{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856587 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1460940856587 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940856827 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1460940856827 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv " "Source file: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""} { "Info" "IFLOW_SR_FILE_ADDED" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v " "A new file was added to the project: C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1460940857062 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1460940857062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460940861615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460940861620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:54:21 2016 " "Processing started: Sun Apr 17 20:54:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460940861620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940861620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940861620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460940862958 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/memory_controller.sv " "Can't analyze file -- file Custom Files/memory_controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/master_controller.sv " "Can't analyze file -- file Custom Files/master_controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/mandelbrot.sv " "Can't analyze file -- file Custom Files/mandelbrot.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/input_manager.sv " "Can't analyze file -- file Custom Files/input_manager.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/initial_calculator.sv " "Can't analyze file -- file Custom Files/initial_calculator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/icb_multiplier.sv " "Can't analyze file -- file Custom Files/icb_multiplier.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/icb_controller.sv " "Can't analyze file -- file Custom Files/icb_controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/icb_column.sv " "Can't analyze file -- file Custom Files/icb_column.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/icb_calculator.sv " "Can't analyze file -- file Custom Files/icb_calculator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/icb.sv " "Can't analyze file -- file Custom Files/icb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Custom Files/counter.sv " "Can't analyze file -- file Custom Files/counter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940877840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 master_example.sv(64) " "Verilog HDL Declaration information at master_example.sv(64): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 master_example.sv(63) " "Verilog HDL Declaration information at master_example.sv(63): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 master_example.sv(62) " "Verilog HDL Declaration information at master_example.sv(62): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 master_example.sv(61) " "Verilog HDL Declaration information at master_example.sv(61): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 master_example.sv(60) " "Verilog HDL Declaration information at master_example.sv(60): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 master_example.sv(59) " "Verilog HDL Declaration information at master_example.sv(59): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 master_example.sv(58) " "Verilog HDL Declaration information at master_example.sv(58): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 master_example.sv(57) " "Verilog HDL Declaration information at master_example.sv(57): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_example " "Found entity 1: master_example" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie " "Found entity 1: amm_master_qsys_with_pcie" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_irq_mapper " "Found entity 1: amm_master_qsys_with_pcie_irq_mapper" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_2_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_2_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_2_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877960 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_1_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940877960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877960 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_1_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_1_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001 " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940877992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940877992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_008 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_008" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_007 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_007" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_006 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_006" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_004 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_002 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router_001 " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_mm_interconnect_0_router " "Found entity 2: amm_master_qsys_with_pcie_mm_interconnect_0_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_video_vga_controller_0 " "Found entity 1: amm_master_qsys_with_pcie_video_vga_controller_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_video_rgb_resampler_0 " "Found entity 1: amm_master_qsys_with_pcie_video_rgb_resampler_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_video_pixel_buffer_dma_0 " "Found entity 1: amm_master_qsys_with_pcie_video_pixel_buffer_dma_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_video_dual_clock_buffer_0 " "Found entity 1: amm_master_qsys_with_pcie_video_dual_clock_buffer_0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v 16 16 " "Found 16 design units, including 16 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 1: control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 3: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 4: descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "5 amm_master_qsys_with_pcie_sgdma_chain " "Found entity 5: amm_master_qsys_with_pcie_sgdma_chain" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "6 amm_master_qsys_with_pcie_sgdma_command_grabber " "Found entity 6: amm_master_qsys_with_pcie_sgdma_command_grabber" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "7 amm_master_qsys_with_pcie_sgdma_m_read " "Found entity 7: amm_master_qsys_with_pcie_sgdma_m_read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "8 amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Found entity 8: amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "9 amm_master_qsys_with_pcie_sgdma_m_readfifo " "Found entity 9: amm_master_qsys_with_pcie_sgdma_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "10 amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Found entity 10: amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "11 amm_master_qsys_with_pcie_sgdma_m_writefifo " "Found entity 11: amm_master_qsys_with_pcie_sgdma_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "12 amm_master_qsys_with_pcie_sgdma_m_write " "Found entity 12: amm_master_qsys_with_pcie_sgdma_m_write" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "13 amm_master_qsys_with_pcie_sgdma_command_fifo " "Found entity 13: amm_master_qsys_with_pcie_sgdma_command_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "14 amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Found entity 14: amm_master_qsys_with_pcie_sgdma_desc_address_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "15 amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Found entity 15: amm_master_qsys_with_pcie_sgdma_status_token_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""} { "Info" "ISGN_ENTITY_NAME" "16 amm_master_qsys_with_pcie_sgdma " "Found entity 16: amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_sdram_input_efifo_module " "Found entity 1: amm_master_qsys_with_pcie_sdram_input_efifo_module" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878060 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_sdram " "Found entity 2: amm_master_qsys_with_pcie_sdram" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460940878060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878060 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878123 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_pcie_ip_altgx_internal " "Found entity 2: amm_master_qsys_with_pcie_pcie_ip_altgx_internal" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master_slave " "Found entity 1: custom_master_slave" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c " "Found entity 1: amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878208 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 " "Found entity 2: amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878208 ""} { "Info" "ISGN_ENTITY_NAME" "3 amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2 " "Found entity 3: amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878208 ""} { "Info" "ISGN_ENTITY_NAME" "4 amm_master_qsys_with_pcie_altpll_qsys " "Found entity 4: amm_master_qsys_with_pcie_altpll_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940878208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/master_example.sv " "Can't analyze file -- file D:/master_example.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(669) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(669): created implicit net for \"txrp_tlp_ack\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 669 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "custom_master_slave custom_master_slave.sv(43) " "Verilog HDL Parameter Declaration warning at custom_master_slave.sv(43): Parameter Declaration in module \"custom_master_slave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "custom_master_slave custom_master_slave.sv(44) " "Verilog HDL Parameter Declaration warning at custom_master_slave.sv(44): Parameter Declaration in module \"custom_master_slave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "custom_master_slave custom_master_slave.sv(45) " "Verilog HDL Parameter Declaration warning at custom_master_slave.sv(45): Parameter Declaration in module \"custom_master_slave\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1460940878208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(316) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(316): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1460940878277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(326) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(326): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1460940878277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(336) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(336): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1460940878277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(680) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(680): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1460940878277 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sgdma.v(1481) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sgdma.v(1481): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1460940878277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_example " "Elaborating entity \"master_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460940878445 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR master_example.sv(56) " "Output port \"LEDR\" at master_example.sv(56) has no driver" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940878462 "|master_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie amm_master_qsys_with_pcie:amm_master_inst " "Elaborating entity \"amm_master_qsys_with_pcie\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\"" {  } { { "master_example.sv" "amm_master_inst" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "altpll_qsys" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878562 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c3 amm_master_qsys_with_pcie_altpll_qsys.v(240) " "Output port \"c3\" at amm_master_qsys_with_pcie_altpll_qsys.v(240) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940878562 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "stdsync2" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "dffpipe3" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "sd1" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master_slave amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module " "Elaborating entity \"custom_master_slave\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "custom_module" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 custom_master_slave.sv(85) " "Verilog HDL assignment warning at custom_master_slave.sv(85): truncated value with size 32 to match size of target (28)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940878647 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 custom_master_slave.sv(118) " "Verilog HDL assignment warning at custom_master_slave.sv(118): truncated value with size 32 to match size of target (28)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940878647 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "master_read custom_master_slave.sv(35) " "Output port \"master_read\" at custom_master_slave.sv(35) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940878662 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|custom_master_slave:custom_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pcie_internal_hip" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940878894 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940878925 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879210 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879210 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879226 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879226 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879226 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940879279 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(414) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(414): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940879279 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879495 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940879511 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940879880 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940879880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940879928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940879928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940879965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940879965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940879965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880382 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940880382 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940880382 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880629 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940880629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940880798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940880798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940880967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940880967 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940880967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940881046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940881046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881167 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940881183 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881452 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940881452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940881499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940881499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940881514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940881514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_vdh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940881583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940881583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940881683 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940881684 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881706 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940881706 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940881968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940881968 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940881968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940882432 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940882432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_reh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940882955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940882955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940882955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883187 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940883187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940883234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940883234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940883255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940883255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940883356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940883356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883456 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940883456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940883534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940883534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(438) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(438): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 438 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940883603 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(830) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(830): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 830 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940883618 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1020) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1020): truncated value with size 32 to match size of target (10)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940883618 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 403 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940883956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940883956 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 403 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940883956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940884019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940884034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_meh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940884119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940884188 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940884335 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940884335 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884404 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884404 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940884404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940884404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1460940884457 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940884535 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "altgx_internal" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940884704 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940884866 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(107) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940884866 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "pll0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886138 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940886138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940886206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940886206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "reset_controller_internal" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886222 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pipe_interface_internal" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460940886307 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "rst_controller" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram " "Elaborating entity \"amm_master_qsys_with_pcie_sdram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram_input_efifo_module amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module " "Elaborating entity \"amm_master_qsys_with_pcie_sdram_input_efifo_module\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "the_amm_master_qsys_with_pcie_sdram_input_efifo_module" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_chain amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_chain\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_chain" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940886986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940886986 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940886986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887008 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940887171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940887171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940887309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940887309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940887456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940887456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887471 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_grabber amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_grabber\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_grabber" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_read amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_read\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_read" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887556 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "amm_master_qsys_with_pcie_sgdma.v(1482) " "Verilog HDL Case Statement information at amm_master_qsys_with_pcie_sgdma.v(1482): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1460940887572 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940887942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940887942 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940887942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_peh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940888611 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940888611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q541 " "Found entity 1: scfifo_q541" {  } { { "db/scfifo_q541.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_q541.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q541 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated " "Elaborating entity \"scfifo_q541\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1c41 " "Found entity 1: a_dpfifo_1c41" {  } { { "db/a_dpfifo_1c41.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1c41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo " "Elaborating entity \"a_dpfifo_1c41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\"" {  } { { "db/scfifo_q541.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_q541.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ih1 " "Found entity 1: altsyncram_7ih1" {  } { { "db/altsyncram_7ih1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_7ih1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ih1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_7ih1:FIFOram " "Elaborating entity \"altsyncram_7ih1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_7ih1:FIFOram\"" {  } { { "db/a_dpfifo_1c41.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g09 " "Found entity 1: cmpr_g09" {  } { { "db/cmpr_g09.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_g09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer\"" {  } { { "db/a_dpfifo_1c41.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison\"" {  } { { "db/a_dpfifo_1c41.tdf" "three_comparison" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trb " "Found entity 1: cntr_trb" {  } { { "db/cntr_trb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_trb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940888974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940888974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb " "Elaborating entity \"cntr_trb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1c41.tdf" "rd_ptr_msb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940888974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_as7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_as7 " "Found entity 1: cntr_as7" {  } { { "db/cntr_as7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_as7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_as7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter " "Elaborating entity \"cntr_as7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter\"" {  } { { "db/a_dpfifo_1c41.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_urb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_urb " "Found entity 1: cntr_urb" {  } { { "db/cntr_urb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_urb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_urb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr " "Elaborating entity \"cntr_urb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr\"" {  } { { "db/a_dpfifo_1c41.tdf" "wr_ptr" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_write amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_write\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_write" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940889476 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940889476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh1 " "Found entity 1: altsyncram_ndh1" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram " "Elaborating entity \"altsyncram_ndh1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940889913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940889913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_desc_address_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940889929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890230 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940890230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940890377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940890377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_status_token_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_status_token_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_status_token_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940890678 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940890678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940890731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940890731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940890762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940890762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pah1 " "Found entity 1: altsyncram_pah1" {  } { { "db/altsyncram_pah1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_pah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940890847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940890847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pah1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram " "Elaborating entity \"altsyncram_pah1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_video_dual_clock_buffer_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"amm_master_qsys_with_pcie_video_dual_clock_buffer_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "video_dual_clock_buffer_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940890878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940891295 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940891295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_h0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_h0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_h0k1 " "Found entity 1: dcfifo_h0k1" {  } { { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_h0k1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated " "Elaborating entity \"dcfifo_h0k1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_nkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_nkb " "Found entity 1: a_gray2bin_nkb" {  } { { "db/a_gray2bin_nkb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_gray2bin_nkb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_nkb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_gray2bin_nkb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_nkb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_gray2bin_nkb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_h0k1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kr6 " "Found entity 1: a_graycounter_kr6" {  } { { "db/a_graycounter_kr6.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_graycounter_kr6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kr6 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_kr6:rdptr_g1p " "Elaborating entity \"a_graycounter_kr6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_kr6:rdptr_g1p\"" {  } { { "db/dcfifo_h0k1.tdf" "rdptr_g1p" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g9c " "Found entity 1: a_graycounter_g9c" {  } { { "db/a_graycounter_g9c.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_graycounter_g9c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g9c amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_g9c:wrptr_g1p " "Elaborating entity \"a_graycounter_g9c\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|a_graycounter_g9c:wrptr_g1p\"" {  } { { "db/dcfifo_h0k1.tdf" "wrptr_g1p" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d821.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d821.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d821 " "Found entity 1: altsyncram_d821" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d821 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram " "Elaborating entity \"altsyncram_d821\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\"" {  } { { "db/dcfifo_h0k1.tdf" "fifo_ram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_h0k1.tdf" "rs_dgwp" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_h0k1.tdf" "ws_brp" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_h0k1.tdf" "ws_dgrp" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4a6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4a6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4a6 " "Found entity 1: cmpr_4a6" {  } { { "db/cmpr_4a6.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_4a6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4a6 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_4a6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|cmpr_4a6:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_h0k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d68.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d68.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d68 " "Found entity 1: mux_d68" {  } { { "db/mux_d68.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/mux_d68.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940891896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940891896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d68 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_d68\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|mux_d68:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_h0k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_video_pixel_buffer_dma_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"amm_master_qsys_with_pcie_video_pixel_buffer_dma_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "video_pixel_buffer_dma_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940891934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(234) " "Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(234): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940891934 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(235) " "Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(235): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940891934 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(240) " "Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(240): truncated value with size 32 to match size of target (16)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940891934 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(319) " "Verilog HDL assignment warning at amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v(319): truncated value with size 32 to match size of target (19)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940891934 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940892202 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940892202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_i8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_i8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_i8a1 " "Found entity 1: scfifo_i8a1" {  } { { "db/scfifo_i8a1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_i8a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_i8a1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated " "Elaborating entity \"scfifo_i8a1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7041 " "Found entity 1: a_dpfifo_7041" {  } { { "db/a_dpfifo_7041.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7041 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo " "Elaborating entity \"a_dpfifo_7041\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\"" {  } { { "db/scfifo_i8a1.tdf" "dpfifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_i8a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71c1 " "Found entity 1: altsyncram_71c1" {  } { { "db/altsyncram_71c1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_71c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71c1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|altsyncram_71c1:FIFOram " "Elaborating entity \"altsyncram_71c1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|altsyncram_71c1:FIFOram\"" {  } { { "db/a_dpfifo_7041.tdf" "FIFOram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e09 " "Found entity 1: cmpr_e09" {  } { { "db/cmpr_e09.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cmpr_e09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cmpr_e09:almost_full_comparer " "Elaborating entity \"cmpr_e09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cmpr_e09:almost_full_comparer\"" {  } { { "db/a_dpfifo_7041.tdf" "almost_full_comparer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cmpr_e09:three_comparison " "Elaborating entity \"cmpr_e09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cmpr_e09:three_comparison\"" {  } { { "db/a_dpfifo_7041.tdf" "three_comparison" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pdb " "Found entity 1: cntr_pdb" {  } { { "db/cntr_pdb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_pdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pdb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_pdb:rd_ptr_msb " "Elaborating entity \"cntr_pdb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_pdb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7041.tdf" "rd_ptr_msb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6e7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6e7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6e7 " "Found entity 1: cntr_6e7" {  } { { "db/cntr_6e7.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_6e7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6e7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_6e7:usedw_counter " "Elaborating entity \"cntr_6e7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_6e7:usedw_counter\"" {  } { { "db/a_dpfifo_7041.tdf" "usedw_counter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdb " "Found entity 1: cntr_qdb" {  } { { "db/cntr_qdb.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_qdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940892682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940892682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qdb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_qdb:wr_ptr " "Elaborating entity \"cntr_qdb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|cntr_qdb:wr_ptr\"" {  } { { "db/a_dpfifo_7041.tdf" "wr_ptr" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_video_rgb_resampler_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"amm_master_qsys_with_pcie_video_rgb_resampler_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "video_rgb_resampler_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892716 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a amm_master_qsys_with_pcie_video_rgb_resampler_0.v(106) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_video_rgb_resampler_0.v(106): object \"a\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_rgb_resampler_0.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940892717 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_video_vga_controller_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"amm_master_qsys_with_pcie_video_vga_controller_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "video_vga_controller_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940892751 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940892751 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940892782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:custom_module_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:custom_module_avalon_master_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "custom_module_avalon_master_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_qsys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_qsys_pll_slave_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "altpll_qsys_pll_slave_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:custom_module_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:custom_module_avalon_master_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "custom_module_avalon_master_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940893887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_agent_rdata_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "altpll_qsys_pll_slave_agent_rsp_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_qsys_pll_slave_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "altpll_qsys_pll_slave_agent_rdata_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\|amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router:router\|amm_master_qsys_with_pcie_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_002" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002:router_002\|amm_master_qsys_with_pcie_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_004" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004:router_004\|amm_master_qsys_with_pcie_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_004.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_006 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_006\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_006" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006:router_006\|amm_master_qsys_with_pcie_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_007 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_007\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_007" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007:router_007\|amm_master_qsys_with_pcie_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_008 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_008\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "router_008" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940894988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008:router_008\|amm_master_qsys_with_pcie_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940895158 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940895390 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pcie_ip_txs_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940895991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_m_read_to_sdram_s1_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_m_read_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 2990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940896230 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_descriptor_read_to_pcie_ip_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "sdram_s1_to_sgdma_m_read_rsp_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940896330 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940896330 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940896330 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_sgdma_m_read_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "pcie_ip_txs_to_sgdma_descriptor_read_rsp_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "crosser" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_006 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "crosser_006" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_006\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_006\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_1" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940896893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "pcie_ip_bar1_0_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:custom_module_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:custom_module_avalon_slave_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "pcie_ip_bar1_0_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:custom_module_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:custom_module_avalon_slave_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:custom_module_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:custom_module_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:custom_module_avalon_slave_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_agent_rsp_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "router" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\|amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router:router\|amm_master_qsys_with_pcie_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "router_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940897447 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:custom_module_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|amm_master_qsys_with_pcie_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_rsp_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940897794 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940897810 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940897810 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:custom_module_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:custom_module_avalon_slave_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "custom_module_avalon_slave_cmd_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" "crosser" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_1.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940897979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "mm_interconnect_2" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "sgdma_csr_translator" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_bar2_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pcie_ip_cra_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_agent" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "router" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\|amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router:router\|amm_master_qsys_with_pcie_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "router_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001:router_001\|amm_master_qsys_with_pcie_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_bar2_limiter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898596 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460940898612 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|amm_master_qsys_with_pcie_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_rsp_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940898950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940898966 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940898966 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460940898966 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" "pcie_ip_cra_cmd_width_adapter" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_2.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_irq_mapper amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper " "Elaborating entity \"amm_master_qsys_with_pcie_irq_mapper\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "irq_mapper" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller_001" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899313 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_hex.v 1 1 " "Using design file seg_hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "seg_hex.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/seg_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940899382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1460940899382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:hex7 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:hex7\"" {  } { { "master_example.sv" "hex7" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940899382 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460940904105 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460940904105 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1460940904105 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904181 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1460940904181 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1460940904188 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460940904274 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1460940904274 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[1\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 70 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[2\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 100 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[3\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 130 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[12\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 400 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[13\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 430 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[22\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 700 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[23\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_h0k1:auto_generated\|altsyncram_d821:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d821.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_d821.tdf" 730 2 0 } } { "db/dcfifo_h0k1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/dcfifo_h0k1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_dual_clock_buffer_0.v" 155 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 531 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_h0k1:auto_generated|altsyncram_d821:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 104 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_7ih1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_7ih1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_7ih1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_7ih1.tdf" 2216 2 0 } } { "db/a_dpfifo_1c41.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_1c41.tdf" 47 2 0 } } { "db/scfifo_q541.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_q541.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_7ih1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_peh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_peh1.tdf" 2216 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_bfh1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_1fh1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_leh1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_heh1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2170 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 458 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906727 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460940906727 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460940906727 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|altsyncram_71c1:FIFOram\|q_b\[25\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_i8a1:auto_generated\|a_dpfifo_7041:dpfifo\|altsyncram_71c1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_71c1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_71c1.tdf" 788 2 0 } } { "db/a_dpfifo_7041.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_7041.tdf" 46 2 0 } } { "db/scfifo_i8a1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_i8a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_video_pixel_buffer_dma_0.v" 377 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 553 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940906780 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_i8a1:auto_generated|a_dpfifo_7041:dpfifo|altsyncram_71c1:FIFOram|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460940906780 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460940906780 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1460940916288 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1460940916288 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940925609 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 1128 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940928800 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940928800 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_ndh1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 514 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940928800 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460940928800 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460940928800 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460940929953 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940929953 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1460940929953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940930014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940930014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9h1 " "Found entity 1: altsyncram_e9h1" {  } { { "db/altsyncram_e9h1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_e9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940930082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940930082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940930298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940930298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460940930298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940930368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940930368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940930438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940930438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940930523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940930523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460940930592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940930592 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 0 " "Ignored assignment(s) for \"PCIE_RX_P\[0\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1460940932270 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 1 " "Ignored assignment(s) for \"PCIE_RX_P\[1\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1460940932270 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 0 " "Ignored assignment(s) for \"PCIE_TX_P\[0\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1460940932270 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 1 " "Ignored assignment(s) for \"PCIE_TX_P\[1\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1460940932271 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1460940932570 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FAN_CTRL GND pin " "The pin \"FAN_CTRL\" is fed by GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1460940932956 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1460940932956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 440 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 945 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 304 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux.sv" 218 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 744 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_mm_interconnect_0_cmd_mux_001.sv" 218 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1460940933218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1460940933218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460940943621 "|master_example|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1460940943621 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1460940945025 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1293 " "1293 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1460940957089 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.map.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940958755 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460940964323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460940964323 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 201 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1460940966033 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 201 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1460940966033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460940967224 "|master_example|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1460940967224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14827 " "Implemented 14827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460940967224 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460940967224 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1460940967224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13664 " "Implemented 13664 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460940967224 ""} { "Info" "ICUT_CUT_TM_RAMS" "957 " "Implemented 957 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1460940967224 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1460940967224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460940967224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 344 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460940969097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:56:09 2016 " "Processing ended: Sun Apr 17 20:56:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460940969097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460940969097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460940969097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460940969097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1460940980235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460940980241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:56:18 2016 " "Processing started: Sun Apr 17 20:56:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460940980241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460940980241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460940980242 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460940980551 ""}
{ "Info" "0" "" "Project  = master_example" {  } {  } 0 0 "Project  = master_example" 0 0 "Fitter" 0 0 1460940980552 ""}
{ "Info" "0" "" "Revision = master_example" {  } {  } 0 0 "Revision = master_example" 0 0 "Fitter" 0 0 1460940980552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460940981073 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "master_example EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"master_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460940981320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460940981394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460940981394 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7 clock1 " "Compensate clock of PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7\" has been set to clock1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22973 10611 11489 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1460940981636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460940982807 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460940982823 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1460940983941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1460940983941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1460940983941 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1460940983941 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1460940983941 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49360 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1460940983979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49362 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1460940983979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49364 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1460940983979 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49366 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1460940983979 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1460940983979 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460940983994 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460940987906 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P PCIE_TX_P(n) " "Pin \"PCIE_TX_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P(n)\"" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 750 10611 11489 0 0 ""} { 0 { 0 ""} 0 49368 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940989882 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P PCIE_RX_P(n) " "Pin \"PCIE_RX_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P(n)\"" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 749 10611 11489 0 0 ""} { 0 { 0 ""} 0 49370 10611 11489 0 0 ""}  }  } } { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1460940989882 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1460940989882 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P 1.5-V PCML " "Pin PCIE_RX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 749 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1460940990083 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P(n) 1.5-V PCML " "Pin PCIE_RX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P(n) } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49370 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1460940990083 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P 1.5-V PCML " "Pin PCIE_TX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 750 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1460940990083 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P(n) 1.5-V PCML " "Pin PCIE_TX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P(n) } } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49368 10611 11489 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1460940990083 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1460940990083 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 197 " "No exact pin location assignment(s) for 2 pins of 197 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1460940990798 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 13634 10611 11489 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7765 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 21761 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 13634 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7686 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 " "CMU_X0_Y28_N6                amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7765 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P " "PIN_AC2                      PCIE_RX_P" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 749 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P~input " "PIN_AC2                      PCIE_RX_P~input" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49125 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 12837 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 16147 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7763 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 16342 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P " "PIN_AB4                      PCIE_TX_P" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 750 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P~output " "PIN_AB4                      PCIE_TX_P~output" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49060 10611 11489 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1460940990949 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1460940990949 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1460940991219 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1460940991219 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 13634 10611 11489 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460940991219 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7765 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460940991219 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7686 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1460940991335 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7687 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1460940991335 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7688 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1460940991335 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7686 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1460940991335 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7 MPLL PLL " "Implemented PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[1\] port" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22974 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1460940991350 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[2\] port" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22975 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1460940991350 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22973 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1460940991350 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h0k1 " "Entity dcfifo_h0k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1460940993614 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1460940993614 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1460940993614 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1460940993614 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460940993846 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460940994031 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460940994115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994435 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994436 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994436 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994454 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994467 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994467 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994467 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994468 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994468 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994468 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994469 ""}
{ "Info" "ISTA_SDC_FOUND" "master_example.sdc " "Reading SDC File: 'master_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1460940994511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *central_clk_div0* clock " "Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *_hssi_pcie_hip* clock " "Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 4 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(4): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994513 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 4 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(4): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 refclk*clkout clock " "Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994514 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 *div0*coreclkout clock " "Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1460940994514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 5 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(5): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460940994514 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994514 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 5 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(5): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1460940994514 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460940994546 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1460940994546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1460940994549 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460940994745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460940994745 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460940994745 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1460940994745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1460940995056 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1460940995065 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "  20.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " "  40.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1460940995065 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1460940995065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22973 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22973 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 21761 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 70 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 48980 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 49124 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 455 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 20850 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|reset_n  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2726 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7073 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 23047 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_rnw~2 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_rnw~2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26327 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26349 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~1 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26350 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[0\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[0\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7307 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[2\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[2\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7305 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[1\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[1\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7306 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 23064 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 23059 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|state\[0\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|state\[0\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 22877 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26218 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[28\]\[31\]~1 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[28\]\[31\]~1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26223 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[26\]\[0\]~2 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[26\]\[0\]~2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26240 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[24\]\[12\]~3 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[24\]\[12\]~3" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26245 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[30\]\[11\]~4 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[30\]\[11\]~4" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26248 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[21\]\[19\]~5 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[21\]\[19\]~5" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26255 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[19\]\[9\]~6 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[19\]\[9\]~6" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26257 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[17\]\[4\]~7 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[17\]\[4\]~7" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26260 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[23\]\[12\]~8 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master_slave:custom_module\|csr_registers\[23\]\[12\]~8" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/custom_master_slave.sv" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26262 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1460940996930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 23068 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 16863 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|merged_reset~0  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26353 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|merged_reset~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|merged_reset~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 26353 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 34828 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1460940996930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1460940996930 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7683 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460940996930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460941000894 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460941000925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460941000942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460941000978 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1460941001094 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1460941001094 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1460941001094 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460941001110 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460941001179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460941001179 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460941001210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460941005898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 EC " "Packed 64 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1460941005944 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1460941005944 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "86 I/O Output Buffer " "Packed 86 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1460941005944 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1460941005944 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460941005944 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1460941006514 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1460941006514 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 13634 10611 11489 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460941006514 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 7765 10611 11489 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1460941006514 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1460941006514 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7 clk\[2\] VGA_CLK~output " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_02o2:sd1\|pll7\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 149 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 276 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 201 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 158 0 0 } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 88 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1460941006530 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK " "Node \"ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT_N " "Node \"ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LINK100 " "Node \"ENET_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC " "Node \"ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO " "Node \"ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK " "Node \"ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_COL " "Node \"ENET_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CRS " "Node \"ENET_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[0\] " "Node \"ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[1\] " "Node \"ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[2\] " "Node \"ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[3\] " "Node \"ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV " "Node \"ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER " "Node \"ENET_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_CLK " "Node \"ENET_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[0\] " "Node \"ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[1\] " "Node \"ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[2\] " "Node \"ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[3\] " "Node \"ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN " "Node \"ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER " "Node \"ENET_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[10\] " "Node \"FS_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[11\] " "Node \"FS_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[12\] " "Node \"FS_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[13\] " "Node \"FS_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[14\] " "Node \"FS_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[15\] " "Node \"FS_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[16\] " "Node \"FS_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[17\] " "Node \"FS_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[18\] " "Node \"FS_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[19\] " "Node \"FS_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[1\] " "Node \"FS_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[20\] " "Node \"FS_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[21\] " "Node \"FS_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[22\] " "Node \"FS_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[23\] " "Node \"FS_ADDR\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[24\] " "Node \"FS_ADDR\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[25\] " "Node \"FS_ADDR\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[26\] " "Node \"FS_ADDR\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[2\] " "Node \"FS_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[3\] " "Node \"FS_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[4\] " "Node \"FS_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[5\] " "Node \"FS_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[6\] " "Node \"FS_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[7\] " "Node \"FS_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[8\] " "Node \"FS_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[9\] " "Node \"FS_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[0\] " "Node \"FS_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[10\] " "Node \"FS_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[11\] " "Node \"FS_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[12\] " "Node \"FS_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[13\] " "Node \"FS_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[14\] " "Node \"FS_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[15\] " "Node \"FS_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[16\] " "Node \"FS_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[17\] " "Node \"FS_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[18\] " "Node \"FS_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[19\] " "Node \"FS_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[1\] " "Node \"FS_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[20\] " "Node \"FS_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[21\] " "Node \"FS_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[22\] " "Node \"FS_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[23\] " "Node \"FS_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[24\] " "Node \"FS_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[25\] " "Node \"FS_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[26\] " "Node \"FS_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[27\] " "Node \"FS_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[28\] " "Node \"FS_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[29\] " "Node \"FS_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[2\] " "Node \"FS_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[30\] " "Node \"FS_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[31\] " "Node \"FS_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[3\] " "Node \"FS_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[4\] " "Node \"FS_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[5\] " "Node \"FS_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[6\] " "Node \"FS_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[7\] " "Node \"FS_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[8\] " "Node \"FS_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[9\] " "Node \"FS_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT1 " "Node \"G_SENSOR_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDAT " "Node \"G_SENSOR_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SCLK " "Node \"HSMC_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SDAT " "Node \"HSMC_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM0_CE_N " "Node \"SSRAM0_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM0_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM1_CE_N " "Node \"SSRAM1_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM1_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSC_N " "Node \"SSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSP_N " "Node \"SSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV_N " "Node \"SSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[0\] " "Node \"SSRAM_BE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[1\] " "Node \"SSRAM_BE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[2\] " "Node \"SSRAM_BE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[3\] " "Node \"SSRAM_BE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_GW_N " "Node \"SSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_N " "Node \"SSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_N " "Node \"SSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1460941010774 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1460941010774 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460941010786 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1460941010819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460941019440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460941028143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460941028460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460941084650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:57 " "Fitter placement operations ending: elapsed time is 00:00:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460941084650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460941089118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X23_Y34 X34_Y45 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45" {  } { { "loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45"} { { 12 { 0 ""} 23 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1460941109654 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460941109654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1460941123379 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1460941123379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460941123395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 30.18 " "Total time spent on timing analysis during the Fitter is 30.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1460941124329 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460941125930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460941128442 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460941128557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460941130938 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460941135474 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1460941140890 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently enabled " "Pin FAN_CTRL has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/" { { 0 { 0 ""} 0 752 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460941141301 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1460941141301 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.fit.smsg " "Generated suppressed messages file C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/output_files/master_example.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1460941142888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 307 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1836 " "Peak virtual memory: 1836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460941147998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:59:07 2016 " "Processing ended: Sun Apr 17 20:59:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460941147998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460941147998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460941147998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460941147998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1460941156628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460941156628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:59:16 2016 " "Processing started: Sun Apr 17 20:59:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460941156628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1460941156628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_asm --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1460941156628 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1460941164774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1460941164958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460941167659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:59:27 2016 " "Processing ended: Sun Apr 17 20:59:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460941167659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460941167659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460941167659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1460941167659 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1460941168577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1460941175444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460941175449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 20:59:34 2016 " "Processing started: Sun Apr 17 20:59:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460941175449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941175449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master_example -c master_example " "Command: quartus_sta master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941175449 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1460941175650 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "PCIE_RX_P\[0\] 0 " "Incompatible bus dimensions on node name \"PCIE_RX_P\[0\]\", expecting <= 0 dimension(s) " {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176329 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "PCIE_RX_P\[1\] 0 " "Incompatible bus dimensions on node name \"PCIE_RX_P\[1\]\", expecting <= 0 dimension(s) " {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176329 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "PCIE_TX_P\[0\] 0 " "Incompatible bus dimensions on node name \"PCIE_TX_P\[0\]\", expecting <= 0 dimension(s) " {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176329 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "PCIE_TX_P\[1\] 0 " "Incompatible bus dimensions on node name \"PCIE_TX_P\[1\]\", expecting <= 0 dimension(s) " {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176698 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941176698 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h0k1 " "Entity dcfifo_h0k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1460941178100 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1460941178100 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1460941178100 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178100 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178278 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178332 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178600 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178600 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178616 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178616 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178616 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups altera_pci_express.sdc 18 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at altera_pci_express.sdc(18): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178616 ""}
{ "Info" "ISTA_SDC_FOUND" "master_example.sdc " "Reading SDC File: 'master_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *central_clk_div0* clock " "Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *_hssi_pcie_hip* clock " "Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 4 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(4): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178663 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 4 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(4): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 refclk*clkout clock " "Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 *div0*coreclkout clock " "Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 5 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(5): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1460941178663 ""}  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups master_example.sdc 5 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at master_example.sdc(5): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178663 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1460941178685 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941178685 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941179234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941179234 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941179234 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941179234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941179365 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1460941179383 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1460941179519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1460941180236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.228 " "Worst-case setup slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -28.379 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -1.228             -28.379 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.788               0.000 clock_50_1  " "    8.788               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.557               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.192               0.000 n/a  " "   14.192               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.473               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   33.473               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.241 " "Worst-case hold slack is 0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.241               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.342               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 clock_50_1  " "    0.374               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.392               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.290               0.000 n/a  " "    5.290               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.781 " "Worst-case recovery slack is 3.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.781               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.688               0.000 clock_50_1  " "   13.688               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.330               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   14.330               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.022 " "Worst-case removal slack is 1.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.022               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.453               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    2.453               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 clock_50_1  " "    4.705               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.591               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.591               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.980               0.000 pcie_ref_clk  " "    4.980               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.607               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.607               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 clock_50_1  " "    9.724               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.617               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.617               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941180536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941180536 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941181254 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.957 ns " "Worst Case Available Settling Time: 6.957 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941181354 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941181354 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1460941181370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941181470 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941184062 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941184790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941184790 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941184790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941184790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941184791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1460941185189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.412 " "Worst-case setup slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -1.550 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.412              -1.550 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.930               0.000 clock_50_1  " "    9.930               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.395               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   10.395               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.652               0.000 n/a  " "   14.652               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.078               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   34.078               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.247               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clock_50_1  " "    0.328               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.344               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.345               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.864               0.000 n/a  " "    4.864               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.178 " "Worst-case recovery slack is 4.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.178               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.178               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.236               0.000 clock_50_1  " "   14.236               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.825               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   14.825               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.926 " "Worst-case removal slack is 0.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.926               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.926               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.195               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    2.195               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.185               0.000 clock_50_1  " "    4.185               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.516               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 pcie_ref_clk  " "    4.975               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.602               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.602               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 clock_50_1  " "    9.709               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.610               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.610               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941185537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941185537 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941186407 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.785 ns " "Worst Case Available Settling Time: 7.785 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941186508 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941186508 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1460941186539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941187093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941187093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1460941187093 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.515 " "Worst-case setup slack is 3.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.515               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.515               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.103               0.000 clock_50_1  " "   14.103               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.690               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   14.690               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.024               0.000 n/a  " "   17.024               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.029               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   37.029               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.081               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    0.142               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clock_50_1  " "    0.166               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "    0.175               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.667               0.000 n/a  " "    2.667               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.792 " "Worst-case recovery slack is 5.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.792               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.792               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.568               0.000 clock_50_1  " "   16.568               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.953               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "   16.953               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.487 " "Worst-case removal slack is 0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.487               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    1.183               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.453               0.000 clock_50_1  " "    2.453               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000               0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.691               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.691               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989               0.000 pcie_ref_clk  " "    4.989               0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.454               0.000 clock_50_1  " "    9.454               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]  " "    9.729               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.730               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\]  " "   19.730               0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1460941187594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941187594 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941188837 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 75 synchronizer chains. " "Report Metastability: Found 75 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 75 " "Number of Synchronizer Chains Found: 75" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.573" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.610 ns " "Worst Case Available Settling Time: 11.610 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1460941188929 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941188929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941190308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941190340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1157 " "Peak virtual memory: 1157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460941191502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 20:59:51 2016 " "Processing ended: Sun Apr 17 20:59:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460941191502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460941191502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460941191502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941191502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1460941201366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460941201372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 21:00:01 2016 " "Processing started: Sun Apr 17 21:00:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460941201372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1460941201372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_eda --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1460941201372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_slow.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_slow.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941216585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_slow.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_slow.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941230332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_fast.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_fast.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941242939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example.vo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example.vo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941255263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_85c_v_slow.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941257088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_7_1200mv_0c_v_slow.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941258965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_min_1200mv_0c_v_fast.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941260804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "master_example_v.sdo C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/ simulation " "Generated file master_example_v.sdo in folder \"C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1460941262611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "937 " "Peak virtual memory: 937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460941263128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 21:01:03 2016 " "Processing ended: Sun Apr 17 21:01:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460941263128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460941263128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460941263128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1460941263128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1460941272752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460941272768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 21:01:11 2016 " "Processing started: Sun Apr 17 21:01:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460941272768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1460941272768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb master_example -c master_example --incremental_compilation_export=master_example_test.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON " "Command: quartus_cdb master_example -c master_example --incremental_compilation_export=master_example_test.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1460941272768 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[0\] " "Node SW\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[1\] " "Node SW\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[2\] " "Node SW\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[3\] " "Node SW\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[4\] " "Node SW\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[5\] " "Node SW\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[6\] " "Node SW\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[7\] " "Node SW\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[8\] " "Node SW\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[9\] " "Node SW\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[10\] " "Node SW\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[11\] " "Node SW\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[12\] " "Node SW\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[13\] " "Node SW\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[14\] " "Node SW\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[15\] " "Node SW\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[16\] " "Node SW\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[17\] " "Node SW\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[1\] " "Node KEY\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[2\] " "Node KEY\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[3\] " "Node KEY\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[0\] " "Node LEDG\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[1\] " "Node LEDG\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[2\] " "Node LEDG\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[3\] " "Node LEDG\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[4\] " "Node LEDG\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[5\] " "Node LEDG\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[6\] " "Node LEDG\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[7\] " "Node LEDG\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[8\] " "Node LEDG\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[0\] " "Node LEDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[1\] " "Node LEDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[2\] " "Node LEDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[3\] " "Node LEDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[4\] " "Node LEDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[5\] " "Node LEDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[6\] " "Node LEDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[7\] " "Node LEDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[8\] " "Node LEDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[9\] " "Node LEDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[10\] " "Node LEDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[11\] " "Node LEDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[12\] " "Node LEDR\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[13\] " "Node LEDR\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[14\] " "Node LEDR\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[15\] " "Node LEDR\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[16\] " "Node LEDR\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[17\] " "Node LEDR\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CLK " "Node DRAM_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CKE " "Node DRAM_CKE is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 69 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[0\] " "Node DRAM_ADDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[1\] " "Node DRAM_ADDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[2\] " "Node DRAM_ADDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[3\] " "Node DRAM_ADDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[4\] " "Node DRAM_ADDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[5\] " "Node DRAM_ADDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[6\] " "Node DRAM_ADDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[7\] " "Node DRAM_ADDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[8\] " "Node DRAM_ADDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[9\] " "Node DRAM_ADDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[10\] " "Node DRAM_ADDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[11\] " "Node DRAM_ADDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[0\] " "Node DRAM_BA\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[1\] " "Node DRAM_BA\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CS_N " "Node DRAM_CS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 71 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CAS_N " "Node DRAM_CAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_RAS_N " "Node DRAM_RAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 74 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_WE_N " "Node DRAM_WE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 75 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[0\] " "Node DRAM_DQM\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[1\] " "Node DRAM_DQM\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[2\] " "Node DRAM_DQM\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[3\] " "Node DRAM_DQM\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[0\] " "Node HEX0\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[1\] " "Node HEX0\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[2\] " "Node HEX0\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[3\] " "Node HEX0\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[4\] " "Node HEX0\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[5\] " "Node HEX0\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[6\] " "Node HEX0\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[0\] " "Node HEX1\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[1\] " "Node HEX1\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[2\] " "Node HEX1\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[3\] " "Node HEX1\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[4\] " "Node HEX1\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[5\] " "Node HEX1\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[6\] " "Node HEX1\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[0\] " "Node HEX2\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[1\] " "Node HEX2\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[2\] " "Node HEX2\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[3\] " "Node HEX2\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[4\] " "Node HEX2\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[5\] " "Node HEX2\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[6\] " "Node HEX2\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[0\] " "Node HEX3\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[1\] " "Node HEX3\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[2\] " "Node HEX3\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[3\] " "Node HEX3\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[4\] " "Node HEX3\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[5\] " "Node HEX3\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[6\] " "Node HEX3\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[0\] " "Node HEX4\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[1\] " "Node HEX4\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[2\] " "Node HEX4\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[3\] " "Node HEX4\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[4\] " "Node HEX4\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[5\] " "Node HEX4\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[6\] " "Node HEX4\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[0\] " "Node HEX5\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[1\] " "Node HEX5\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[2\] " "Node HEX5\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[3\] " "Node HEX5\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[4\] " "Node HEX5\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[5\] " "Node HEX5\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[6\] " "Node HEX5\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[0\] " "Node HEX6\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[1\] " "Node HEX6\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[2\] " "Node HEX6\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[3\] " "Node HEX6\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[4\] " "Node HEX6\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[5\] " "Node HEX6\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[6\] " "Node HEX6\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[0\] " "Node HEX7\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[1\] " "Node HEX7\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[2\] " "Node HEX7\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[3\] " "Node HEX7\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[4\] " "Node HEX7\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[5\] " "Node HEX7\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[6\] " "Node HEX7\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P " "Node PCIE_TX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_WAKE_N " "Node PCIE_WAKE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 83 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[0\] " "Node VGA_B\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[1\] " "Node VGA_B\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[2\] " "Node VGA_B\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[3\] " "Node VGA_B\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[4\] " "Node VGA_B\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[5\] " "Node VGA_B\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[6\] " "Node VGA_B\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[7\] " "Node VGA_B\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_BLANK_N " "Node VGA_BLANK_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 87 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_CLK " "Node VGA_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 88 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[0\] " "Node VGA_G\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[1\] " "Node VGA_G\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[2\] " "Node VGA_G\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[3\] " "Node VGA_G\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[4\] " "Node VGA_G\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[5\] " "Node VGA_G\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[6\] " "Node VGA_G\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[7\] " "Node VGA_G\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_HS " "Node VGA_HS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 90 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[0\] " "Node VGA_R\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[1\] " "Node VGA_R\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[2\] " "Node VGA_R\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[3\] " "Node VGA_R\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[4\] " "Node VGA_R\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[5\] " "Node VGA_R\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[6\] " "Node VGA_R\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[7\] " "Node VGA_R\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_SYNC_N " "Node VGA_SYNC_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 92 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_VS " "Node VGA_VS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 93 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[0\] " "Node DRAM_DQ\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[1\] " "Node DRAM_DQ\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[2\] " "Node DRAM_DQ\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[3\] " "Node DRAM_DQ\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[4\] " "Node DRAM_DQ\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[5\] " "Node DRAM_DQ\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[6\] " "Node DRAM_DQ\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[7\] " "Node DRAM_DQ\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[8\] " "Node DRAM_DQ\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[9\] " "Node DRAM_DQ\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[10\] " "Node DRAM_DQ\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[11\] " "Node DRAM_DQ\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[12\] " "Node DRAM_DQ\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[13\] " "Node DRAM_DQ\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[14\] " "Node DRAM_DQ\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[15\] " "Node DRAM_DQ\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[16\] " "Node DRAM_DQ\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[17\] " "Node DRAM_DQ\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[18\] " "Node DRAM_DQ\[18\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[19\] " "Node DRAM_DQ\[19\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[20\] " "Node DRAM_DQ\[20\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[21\] " "Node DRAM_DQ\[21\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[22\] " "Node DRAM_DQ\[22\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[23\] " "Node DRAM_DQ\[23\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[24\] " "Node DRAM_DQ\[24\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[25\] " "Node DRAM_DQ\[25\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[26\] " "Node DRAM_DQ\[26\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[27\] " "Node DRAM_DQ\[27\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[28\] " "Node DRAM_DQ\[28\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[29\] " "Node DRAM_DQ\[29\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[30\] " "Node DRAM_DQ\[30\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[31\] " "Node DRAM_DQ\[31\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "FAN_CTRL " "Node FAN_CTRL is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLOCK_50 " "Node CLOCK_50 is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P " "Node PCIE_RX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_PERST_N " "Node PCIE_PERST_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 79 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[0\] " "Node KEY\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P " "Node PCIE_REFCLK_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 80 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941273754 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1460941273754 ""}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 142011 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "Compiler Database Interface" 0 -1 1460941278882 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[0\] " "Node SW\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[1\] " "Node SW\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[2\] " "Node SW\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[3\] " "Node SW\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[4\] " "Node SW\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[5\] " "Node SW\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[6\] " "Node SW\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[7\] " "Node SW\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[8\] " "Node SW\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[9\] " "Node SW\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[10\] " "Node SW\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[11\] " "Node SW\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[12\] " "Node SW\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[13\] " "Node SW\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[14\] " "Node SW\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[15\] " "Node SW\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[16\] " "Node SW\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[17\] " "Node SW\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[1\] " "Node KEY\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[2\] " "Node KEY\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[3\] " "Node KEY\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[0\] " "Node LEDG\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[1\] " "Node LEDG\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[2\] " "Node LEDG\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[3\] " "Node LEDG\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[4\] " "Node LEDG\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[5\] " "Node LEDG\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[6\] " "Node LEDG\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[7\] " "Node LEDG\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[8\] " "Node LEDG\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[0\] " "Node LEDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[1\] " "Node LEDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[2\] " "Node LEDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[3\] " "Node LEDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[4\] " "Node LEDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[5\] " "Node LEDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[6\] " "Node LEDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[7\] " "Node LEDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[8\] " "Node LEDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[9\] " "Node LEDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[10\] " "Node LEDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[11\] " "Node LEDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[12\] " "Node LEDR\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[13\] " "Node LEDR\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[14\] " "Node LEDR\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[15\] " "Node LEDR\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[16\] " "Node LEDR\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[17\] " "Node LEDR\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CLK " "Node DRAM_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CKE " "Node DRAM_CKE is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 69 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[0\] " "Node DRAM_ADDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[1\] " "Node DRAM_ADDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[2\] " "Node DRAM_ADDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[3\] " "Node DRAM_ADDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[4\] " "Node DRAM_ADDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[5\] " "Node DRAM_ADDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[6\] " "Node DRAM_ADDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[7\] " "Node DRAM_ADDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[8\] " "Node DRAM_ADDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[9\] " "Node DRAM_ADDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[10\] " "Node DRAM_ADDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[11\] " "Node DRAM_ADDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[0\] " "Node DRAM_BA\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[1\] " "Node DRAM_BA\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CS_N " "Node DRAM_CS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 71 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CAS_N " "Node DRAM_CAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_RAS_N " "Node DRAM_RAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 74 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_WE_N " "Node DRAM_WE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 75 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[0\] " "Node DRAM_DQM\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[1\] " "Node DRAM_DQM\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[2\] " "Node DRAM_DQM\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[3\] " "Node DRAM_DQM\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[0\] " "Node HEX0\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[1\] " "Node HEX0\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[2\] " "Node HEX0\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[3\] " "Node HEX0\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[4\] " "Node HEX0\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[5\] " "Node HEX0\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[6\] " "Node HEX0\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[0\] " "Node HEX1\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[1\] " "Node HEX1\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[2\] " "Node HEX1\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[3\] " "Node HEX1\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[4\] " "Node HEX1\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[5\] " "Node HEX1\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[6\] " "Node HEX1\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[0\] " "Node HEX2\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[1\] " "Node HEX2\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[2\] " "Node HEX2\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[3\] " "Node HEX2\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[4\] " "Node HEX2\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[5\] " "Node HEX2\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[6\] " "Node HEX2\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[0\] " "Node HEX3\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[1\] " "Node HEX3\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[2\] " "Node HEX3\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[3\] " "Node HEX3\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[4\] " "Node HEX3\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[5\] " "Node HEX3\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[6\] " "Node HEX3\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[0\] " "Node HEX4\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[1\] " "Node HEX4\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[2\] " "Node HEX4\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[3\] " "Node HEX4\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[4\] " "Node HEX4\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[5\] " "Node HEX4\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[6\] " "Node HEX4\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[0\] " "Node HEX5\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[1\] " "Node HEX5\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[2\] " "Node HEX5\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[3\] " "Node HEX5\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[4\] " "Node HEX5\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[5\] " "Node HEX5\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[6\] " "Node HEX5\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[0\] " "Node HEX6\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[1\] " "Node HEX6\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[2\] " "Node HEX6\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[3\] " "Node HEX6\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[4\] " "Node HEX6\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[5\] " "Node HEX6\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[6\] " "Node HEX6\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[0\] " "Node HEX7\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[1\] " "Node HEX7\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[2\] " "Node HEX7\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[3\] " "Node HEX7\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[4\] " "Node HEX7\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[5\] " "Node HEX7\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[6\] " "Node HEX7\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P " "Node PCIE_TX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_WAKE_N " "Node PCIE_WAKE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 83 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[0\] " "Node VGA_B\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[1\] " "Node VGA_B\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[2\] " "Node VGA_B\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[3\] " "Node VGA_B\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[4\] " "Node VGA_B\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[5\] " "Node VGA_B\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[6\] " "Node VGA_B\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[7\] " "Node VGA_B\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_BLANK_N " "Node VGA_BLANK_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 87 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_CLK " "Node VGA_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 88 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[0\] " "Node VGA_G\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[1\] " "Node VGA_G\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[2\] " "Node VGA_G\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[3\] " "Node VGA_G\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[4\] " "Node VGA_G\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[5\] " "Node VGA_G\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[6\] " "Node VGA_G\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[7\] " "Node VGA_G\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_HS " "Node VGA_HS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 90 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[0\] " "Node VGA_R\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[1\] " "Node VGA_R\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[2\] " "Node VGA_R\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[3\] " "Node VGA_R\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[4\] " "Node VGA_R\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[5\] " "Node VGA_R\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[6\] " "Node VGA_R\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[7\] " "Node VGA_R\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_SYNC_N " "Node VGA_SYNC_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 92 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_VS " "Node VGA_VS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 93 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[0\] " "Node DRAM_DQ\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[1\] " "Node DRAM_DQ\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[2\] " "Node DRAM_DQ\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[3\] " "Node DRAM_DQ\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[4\] " "Node DRAM_DQ\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[5\] " "Node DRAM_DQ\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[6\] " "Node DRAM_DQ\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[7\] " "Node DRAM_DQ\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[8\] " "Node DRAM_DQ\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[9\] " "Node DRAM_DQ\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[10\] " "Node DRAM_DQ\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[11\] " "Node DRAM_DQ\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[12\] " "Node DRAM_DQ\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[13\] " "Node DRAM_DQ\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[14\] " "Node DRAM_DQ\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[15\] " "Node DRAM_DQ\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[16\] " "Node DRAM_DQ\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[17\] " "Node DRAM_DQ\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[18\] " "Node DRAM_DQ\[18\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[19\] " "Node DRAM_DQ\[19\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[20\] " "Node DRAM_DQ\[20\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[21\] " "Node DRAM_DQ\[21\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[22\] " "Node DRAM_DQ\[22\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[23\] " "Node DRAM_DQ\[23\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[24\] " "Node DRAM_DQ\[24\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[25\] " "Node DRAM_DQ\[25\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[26\] " "Node DRAM_DQ\[26\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[27\] " "Node DRAM_DQ\[27\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[28\] " "Node DRAM_DQ\[28\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[29\] " "Node DRAM_DQ\[29\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[30\] " "Node DRAM_DQ\[30\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[31\] " "Node DRAM_DQ\[31\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "FAN_CTRL " "Node FAN_CTRL is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLOCK_50 " "Node CLOCK_50 is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P " "Node PCIE_RX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_PERST_N " "Node PCIE_PERST_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 79 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[0\] " "Node KEY\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P " "Node PCIE_REFCLK_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 80 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P(n) " "Node PCIE_TX_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P(n) " "Node PCIE_RX_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P(n) " "Node PCIE_REFCLK_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460941281446 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1460941281446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460941287140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 21:01:27 2016 " "Processing ended: Sun Apr 17 21:01:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460941287140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460941287140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460941287140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1460941287140 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 679 s " "Quartus Prime Full Compilation was successful. 0 errors, 679 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1460941287857 ""}
