<?xml version="1.0" encoding="UTF-8"?>
<questel-patent-document lang="en" date-produced="20180805" produced-by="Questel" schema-version="3.23" file="US06179664B2.xml">
  <bibliographic-data lang="en">
    <publication-reference publ-desc="Granted patent as second publication">
      <document-id>
        <country>US</country>
        <doc-number>06179664</doc-number>
        <kind>B2</kind>
        <date>20010130</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>US6179664</doc-number>
      </document-id>
    </publication-reference>
    <original-publication-kind>B2</original-publication-kind>
    <application-reference is-representative="YES" family-id="24014366" extended-family-id="37366008">
      <document-id>
        <country>US</country>
        <doc-number>09506388</doc-number>
        <kind>A</kind>
        <date>20000218</date>
      </document-id>
      <document-id data-format="questel">
        <doc-number>2000US-09506388</doc-number>
      </document-id>
      <document-id data-format="questel_Uid">
        <doc-number>38177163</doc-number>
      </document-id>
    </application-reference>
    <language-of-filing>en</language-of-filing>
    <language-of-publication>en</language-of-publication>
    <priority-claims>
      <priority-claim kind="national" sequence="1">
        <country>US</country>
        <doc-number>50638800</doc-number>
        <kind>A</kind>
        <date>20000218</date>
        <priority-active-indicator>Y</priority-active-indicator>
      </priority-claim>
      <priority-claim data-format="questel" sequence="1">
        <doc-number>2000US-09506388</doc-number>
      </priority-claim>
    </priority-claims>
    <dates-of-public-availability>
      <publication-of-grant-date>
        <date>20010130</date>
      </publication-of-grant-date>
    </dates-of-public-availability>
    <classifications-ipcr>
      <classification-ipcr sequence="1">
        <text>H01R  12/72        20110101A I20140524RMEP</text>
        <ipc-version-indicator>
          <date>20110101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>R</subclass>
        <main-group>12</main-group>
        <subgroup>72</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20140524</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="2">
        <text>H01R  27/00        20060101A N20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>01</class>
        <subclass>R</subclass>
        <main-group>27</main-group>
        <subgroup>00</subgroup>
        <classification-value>N</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
      <classification-ipcr sequence="3">
        <text>H05K   1/11        20060101A I20051008RMEP</text>
        <ipc-version-indicator>
          <date>20060101</date>
        </ipc-version-indicator>
        <classification-level>A</classification-level>
        <section>H</section>
        <class>05</class>
        <subclass>K</subclass>
        <main-group>1</main-group>
        <subgroup>11</subgroup>
        <classification-value>I</classification-value>
        <generating-office>
          <country>EP</country>
        </generating-office>
        <classification-status>R</classification-status>
        <classification-data-source>M</classification-data-source>
        <action-date>
          <date>20051008</date>
        </action-date>
      </classification-ipcr>
    </classifications-ipcr>
    <classification-national>
      <country>US</country>
      <main-classification>
        <text>439633000</text>
        <class>439</class>
        <subclass>633000</subclass>
      </main-classification>
      <further-classification sequence="1">
        <text>439951000</text>
        <class>439</class>
        <subclass>951000</subclass>
      </further-classification>
    </classification-national>
    <patent-classifications>
      <patent-classification sequence="1">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01R-012/721</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>R</subclass>
        <main-group>12</main-group>
        <subgroup>721</subgroup>
        <symbol-position>F</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130618</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="2">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H01R-027/00</classification-symbol>
        <section>H</section>
        <class>01</class>
        <subclass>R</subclass>
        <main-group>27</main-group>
        <subgroup>00</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130823</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="3">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H05K-001/0295</classification-symbol>
        <section>H</section>
        <class>05</class>
        <subclass>K</subclass>
        <main-group>1</main-group>
        <subgroup>0295</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130823</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="4">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H05K-001/117</classification-symbol>
        <section>H</section>
        <class>05</class>
        <subclass>K</subclass>
        <main-group>1</main-group>
        <subgroup>117</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>I</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130823</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="5">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>H05K-2201/09954</classification-symbol>
        <section>H</section>
        <class>05</class>
        <subclass>K</subclass>
        <main-group>2201</main-group>
        <subgroup>09954</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130823</date>
        </action-date>
      </patent-classification>
      <patent-classification sequence="6">
        <classification-scheme office="EP" scheme="CPC">
          <date>20130101</date>
        </classification-scheme>
        <classification-symbol>Y10S-439/951</classification-symbol>
        <section>Y</section>
        <class>10</class>
        <subclass>S</subclass>
        <main-group>439</main-group>
        <subgroup>951</subgroup>
        <symbol-position>L</symbol-position>
        <classification-value>A</classification-value>
        <classification-status>B</classification-status>
        <classification-data-source>H</classification-data-source>
        <action-date>
          <date>20130518</date>
        </action-date>
      </patent-classification>
    </patent-classifications>
    <number-of-claims>3</number-of-claims>
    <exemplary-claim>1</exemplary-claim>
    <figures>
      <number-of-drawing-sheets>3</number-of-drawing-sheets>
      <number-of-figures>3</number-of-figures>
      <image-key data-format="questel">US6179664</image-key>
    </figures>
    <invention-title format="original" lang="en" id="title_en">64PCI-ISA add-on card with a card edge connector that can plug into both 64PCI-ISA and 32PCI-ISA slots</invention-title>
    <references-cited>
      <citation srep-phase="examiner">
        <patcit num="1">
          <text>SILVERSTEIN BERNARD</text>
          <document-id>
            <country>US</country>
            <doc-number>3614714</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US3614714</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="2">
          <text>FELCMAN FRANCIS A, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5277591</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5277591</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="3">
          <text>SARVER DOUGLAS R, et al</text>
          <document-id>
            <country>US</country>
            <doc-number>5387132</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5387132</doc-number>
          </document-id>
        </patcit>
      </citation>
      <citation srep-phase="examiner">
        <patcit num="4">
          <text>TONDREAULT ROBERT J</text>
          <document-id>
            <country>US</country>
            <doc-number>5769668</doc-number>
            <kind>A</kind>
          </document-id>
          <document-id data-format="questel">
            <doc-number>US5769668</doc-number>
          </document-id>
        </patcit>
      </citation>
    </references-cited>
    <parties>
      <applicants>
        <applicant data-format="original" app-type="applicant" sequence="1">
          <addressbook lang="en">
            <orgname>Nexcom International Co. Ltd.</orgname>
            <address>
              <address-1>Taipei Hsien, TW</address-1>
              <city>Taipei Hsien</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
        <applicant data-format="questel" app-type="applicant" sequence="2">
          <addressbook lang="en">
            <orgname>NEXCOM INTERNATIONAL</orgname>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </applicant>
      </applicants>
      <inventors>
        <inventor data-format="original" sequence="1">
          <addressbook lang="en">
            <name>Tung, Huei-Guo</name>
            <address>
              <address-1>Hsin-Chuang, TW</address-1>
              <city>Hsin-Chuang</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
        <inventor data-format="original" sequence="2">
          <addressbook lang="en">
            <name>Liu, Chun-Chun</name>
            <address>
              <address-1>Kao-Hsiung, TW</address-1>
              <city>Kao-Hsiung</city>
              <country>TW</country>
            </address>
          </addressbook>
          <nationality>
            <country>TW</country>
          </nationality>
        </inventor>
      </inventors>
      <agents>
        <agent sequence="1" rep-type="agent">
          <addressbook lang="en">
            <name>Hsu, Winston</name>
          </addressbook>
        </agent>
      </agents>
    </parties>
    <examiners>
      <primary-examiner>
        <name>Nguyen, Khiem</name>
      </primary-examiner>
    </examiners>
    <lgst-data>
      <lgst-status>LAPSED</lgst-status>
    </lgst-data>
  </bibliographic-data>
  <abstract format="original" lang="en" id="abstr_en">
    <p id="P-EN-00001" num="00001">
      <br/>
      A 64PCI-ISA edge connector has a standard ISA edge connector and a 64-bit PCI edge connector.
      <br/>
      The 64-bit PCI edge connector has a 32-bit PCI edge connector and a 64-bit edge connector extension.
      <br/>
      A gap between the 32-bit PCI edge connector and the 64-bit edge connector extension is made large enough to permit the entire 64PCI-ISA edge connector to plug into a 32PCI-ISA slot, providing 32-bit PCI-ISA functionality in a 32PCI-ISA slot, and 64-bit functionality in a 64PCI-ISA slot.
    </p>
  </abstract>
  <description format="original" lang="en" id="desc_en">
    <heading>BACKGROUND OF THE INVENTION</heading>
    <p num="1">
      1.
      <br/>
      Field of the Invention
    </p>
    <p num="2">
      The present invention relates to a 64-bit PCI-ISA edge connector (64PCI-ISA).
      <br/>
      More particularly, the present invention describes a 64PCI-ISA edge connector that can plug into a 32-bit PCI-ISA (32PCI-ISA) slot.
    </p>
    <p num="3">2. Description of the Prior Art</p>
    <p num="4">
      The increasing complexity of processors has necessitated a corresponding increase in bus complexity.
      <br/>
      Such progress can be noted by the various bus standards in use today, such as ISA, 32-bit PCI and, most recently, 64-bit PCI.
      <br/>
      These standards have their corresponding edge connectors and slots.
    </p>
    <p num="5">
      Please refer to FIG. 1.
      <br/>
      FIG. 1 depicts an industry standard 64PCI-ISA edge connector 10 and its associated slot 20.
      <br/>
      The slot 20 is part of a passive backplane, a device which has only connectors mounted on its surface with a minimal amount of associated circuitry.
      <br/>
      Backplanes are common in industrial applications as they permit the rapid replacement of entire motherboards, as well as peripheral expansion boards, the backplane itself having a very low likelihood of failure.
    </p>
    <p num="6">
      The edge connector 10 has two distinct bus lines: an ISA bus edge connector 12 and a 64-bit PCI bus edge connector 14.
      <br/>
      The 64-bit PCI edge connector 14 has a 32-bit PCI edge connector 16 and a 64-bit PCI edge connector extension 18.
      <br/>
      The 32-bit PCI edge connector 16 provides full 32-bit PCI bus connectivity.
      <br/>
      The 32-bit PCI edge connector 16 with the 64-bit PCI edge connector extension 18 together provide full 64-bit PCI bus connectivity.
      <br/>
      A gap 30 with a predetermined width separates the 32-bit PCI edge connector 16 from the 64-bit PCI edge connector extension 18.
      <br/>
      Please note that the number of contacts shown in the edge connector 10 are for illustrative purposes only.
      <br/>
      The actual number of contacts may differ.
      <br/>
      The full specification for the number of contacts, and their function, is publicly available, for example, from the PCI Special Interest Group, or the PCI Industrial Computer Manufacturers Group.
    </p>
    <p num="7">
      The slot 20 comprises two distinct bus slots set a predetermined distance apart from each other: an ISA bus slot 22 and a 64-bit PCI bus slot 24.
      <br/>
      The 64-bit PCI bus slot 24 has a small separator in it (not shown) that corresponds to the gap 30.
      <br/>
      Each of the slots 22, 24 are actually a little bit longer than the lengths of their corresponding edge connectors, as indicated by the dashed lines 32.
      <br/>
      This excess length is required for the structural integrity of the slots 22, 24, and is a source of trouble when attempting to plug the 64PCI-ISA edge connector 10 into a 32PCI-ISA slot.
    </p>
    <p num="8">
      Please refer to FIG. 2.
      <br/>
      FIG. 2 depicts the 64PCI-ISA edge connector 10 adjacent to a 32PCI-ISA slot 40.
      <br/>
      The 32PCI-ISA 40 slot comprises two bus slots: an ISA bus slot 42, and a 32-bit PCI bus slot 44.
      <br/>
      These bus slots are set a predetermined distance apart, a distance equal to that between the two slots of the 64PCI-ISA slot 20.
      <br/>
      Consequently, the ISA edge connector 12, and the 32-bit PCI edge connector 16, should be able to plug into their corresponding slots 42 and 44, respectively.
      <br/>
      However, the 32-bit PCI slot 44 is a little too long, as indicated by the dotted lines 34.
      <br/>
      The extra material required at the ends of the 32-bit PCI slot 44 exceeds the width of the gap 30, and comes into contact with the 64-bit PCI edge connector extension 18.
      <br/>
      This makes it impossible to plug the edge connector 10 into the slot 40.
    </p>
    <p num="9">
      The 64PCI-ISA bus is relatively new.
      <br/>
      Many older systems are not equipped with such slots.
      <br/>
      Consequently, a manufacturer of computer boards must either make two versions of the board (a 32PCI-ISA version and a 64PCI-ISA version), or suffer a loss of customer base.
      <br/>
      Making two version of the same board is expensive, inefficient and may be confusing for the customer.
      <br/>
      Losing potential customers is often simply unacceptable.
    </p>
    <heading>SUMMARY OF THE INVENTION</heading>
    <p num="10">It is therefore a primary objective of this invention to provide a 64PCI-ISA card edge connector that can plug into both a 64PCI-ISA slot and a 32PCI-ISA slot.</p>
    <p num="11">
      The present invention, briefly summarized, calls for an edge connector that comprises an ISA edge connector, a 32-bit PCI edge connector, and a 64-bit PCI edge connector extension.
      <br/>
      A gap exists between the 64-bit PCI edge connector extension and the 32-bit PCI edge connector.
      <br/>
      The width of this gap is made sufficiently large so that the 32-bit PCI edge connector can plug into the 32-bit PCI bus slot of a 32PCI-ISA slot.
    </p>
    <p num="12">
      By enabling a single 64PCI-ISA card, with its associated edge connector, to plug into both a 64PCI-ISA slot and a 32PCI-ISA slot, the present invention ensures the most complete customer base possible for the computer board manufacturer.
      <br/>
      As a single edge connector of the present invention will fit both types of slots, only a single version of the board must be made, which reduces overhead and simplifies purchasing choices for the customer.
    </p>
    <p num="13">These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment, which is illustrated in the various figures and drawings.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="14">
      FIG. 1 is a side view of a prior art 64PCI-ISA edge connector and an associated 64PCI-ISA slot.
      <br/>
      FIG. 2 is a side view of a prior art 64PCI-ISA edge connector and a 32PCI-ISA slot.
      <br/>
      FIG. 3 is a side view of a present invention 64PCI-ISA edge connector and a 32PCI-ISA slot.
    </p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</heading>
    <p num="15">
      Please refer to FIG. 3.
      <br/>
      FIG. 3 shows a present invention 64PCI-ISA edge connector 50 adjacent to a 32PCI-ISA slot 60.
      <br/>
      The present invention 64PCI-ISA edge connector 50 comprises two bus edge connectors: an ISA edge connector 52, and a 64-bit PCI edge connector 58.
      <br/>
      These two distinct edge connectors are separated from each other by a predefined distance, a first gap.
      <br/>
      The 64-bit PCI edge connector 58 comprises a 32-bit PCI edge connector 54, and a 64-bit PCI edge connector extension 56.
      <br/>
      A second gap 70 separates the 32-bit PCI edge connector 54 from the 64-bit PCI edge connector extension 56.
    </p>
    <p num="16">
      The 64PCI-ISA edge connector 50 plugs into a standard 32PCI-ISA slot 60.
      <br/>
      The 32PCI-ISA slot 60 is identical to that described in the prior art, comprising an ISA bus slot 62 and a 32-bit PCI bus slot 64.
    </p>
    <p num="17">
      As shown by the dotted lines 72, the width of the second gap 70 is made just large enough to prevent the 64-bit PCI edge connector extension 56 from contacting the 32-bit PCI slot 64.
      <br/>
      Consequently, both the ISA edge connector 52 and the 32-bit PCI edge connector 54 can plug into their respective slots 62 and 64.
      <br/>
      The 64-bit PCI edge extension 56 simply overhangs the 32-bit PCI slot, making no electrical contact.
    </p>
    <p num="18">
      The second gap 70 should have a width greater than 2.25 mm (millimeters).
      <br/>
      The preferred width of the second gap 70 is 3.14 mm. If the width is made too narrow, the 64-bit PCI edge extension 56 will contact the edge of the 32-bit PCI slot 64, and the edge connectors 52 and 54 will not be able to seat properly into their respective slots.
      <br/>
      If the width is made too great, an excessive number of contacts will be lost on the 64-bit PCI edge extension 56.
    </p>
    <p num="19">
      As shown in FIG. 3, the edge connector 50 comprises a plurality of contacts.
      <br/>
      As in the prior art, the contacts depicted are merely for illustrative purposes and should not be taken literally.
      <br/>
      The edge connector 50 has two faces, and each face has its own plurality of contacts.
      <br/>
      Because of the extra width of the second gap 70, the 64-bit PCI edge extension 56 of the present invention lacks a single contact on each side of its face that would be found on an industry-standard 64PCI-ISA edge contact.
      <br/>
      One of the contacts is ground.
      <br/>
      The other has been reserved for future use.
      <br/>
      Neither of these, then, is of critical importance.
      <br/>
      Consequently, the 32-bit PCI edge connector 54, in combination with the 64-bit PCI edge extension 56, together provide 64-bit PCI functionality.
      <br/>
      Hence, the edge connector 50 can plug into both a 32PCI-ISA slot to provide 32-bit PCI-ISA functionality, and it can also plug into a 64PCI-ISA slot to provide 64-bit PCI-ISA functionality.
    </p>
    <p num="20">
      In contrast to the prior art, the present invention has a slightly larger gap between the 32-bit PCI edge connector and the 64-bit PCI edge extension.
      <br/>
      This wider slot permits the present invention edge connector to plug into both a 64PCI-ISA slot and a 32PCI-ISA slot, and maintain functionality for both.
    </p>
    <p num="21">
      Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teachings of the invention.
      <br/>
      Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
    </p>
  </description>
  <claims format="original" lang="en" id="claim_en">
    <claim num="1">
      <claim-text>What is claimed is:</claim-text>
      <claim-text>1.</claim-text>
      <claim-text>A 64PCI-ISA add-on card with a card edge connector at a bottom side of the 64PCI-ISA add-on card that can plug into a 64PCI-ISA slot or a 32PCI-ISA slot of a printed circuit board, the 32PCI-ISA slot comprising an ISA socket and a 32-bit PCI socket positioned next to the ISA socket, the 64PCI-ISA slot comprising an ISA socket and a 64-bit PCI socket positioned next to the ISA socket, the 64PCI-ISA card edge connector comprising:</claim-text>
      <claim-text>an ISA edge connector; a 32-bit PCI edge connector positioned next to the ISA edge connector, a first gap existed between the 32-bit PCI edge connector and the ISA edge connector for separating the 32-bit PCI edge connector from the ISA edge connector;</claim-text>
      <claim-text>and a 64-bit PCI edge connector extension positioned next to the 32-bit PCI edge connector, the 64-bit PCI edge connector extension substantially providing 64-bit PCI capabilities in conjunction with the 32-bit PCI edge connector, a second gap existing between the 64-bit PCI edge connector extension and the 32-bit PCI edge connector for separating the 64-bit PCI edge connector extension from the 32-bit PCI edge connector;</claim-text>
      <claim-text>wherein when the 64PCI-ISA card edge connector is plugged into the 64PCI-ISA slot, the ISA edge connector, the 32-bit PCI edge connector and the 64-bit PCI edge connector extension of the 64PCI-ISA card edge connector plug into their respective sockets of the 64PCI-ISA slot at the same time, and when the 64PCI-ISA card edge connector is connected to the 32PCI-ISA slot, the width of the second gap is sufficiently large to permit the ISA edge connector and the 32-bit PCI edge connector of the 64PCI-ISA card edge connector to plug into the ISA socket and the 32-bit PCI socket of the 32PCI-ISA slot.</claim-text>
    </claim>
    <claim num="2">
      <claim-text>2. The 64PCI-ISA card edge connector of claim 1 wherein the width of the second gap is greater than 2.25 mm (millimeters).</claim-text>
    </claim>
    <claim num="3">
      <claim-text>3. The 64PCI-ISA card edge connector of claim 1 wherein the second gap is generated by removing at least a ground contact and a reserved contact of the 64-bit PCI edge connector extension that are next to the 32-bit PCI edge connector.</claim-text>
    </claim>
  </claims>
</questel-patent-document>