-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity udp_rshiftWordByOcte is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_d_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    rx_udp2shiftFifo_V_d_empty_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_d_read : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_k_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rx_udp2shiftFifo_V_k_empty_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_k_read : OUT STD_LOGIC;
    rx_udp2shiftFifo_V_l_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_udp2shiftFifo_V_l_empty_n : IN STD_LOGIC;
    rx_udp2shiftFifo_V_l_read : OUT STD_LOGIC;
    rx_udp2ibFifo_V_data_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    rx_udp2ibFifo_V_data_full_n : IN STD_LOGIC;
    rx_udp2ibFifo_V_data_write : OUT STD_LOGIC;
    rx_udp2ibFifo_V_keep_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_udp2ibFifo_V_keep_full_n : IN STD_LOGIC;
    rx_udp2ibFifo_V_keep_write : OUT STD_LOGIC;
    rx_udp2ibFifo_V_last_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_udp2ibFifo_V_last_full_n : IN STD_LOGIC;
    rx_udp2ibFifo_V_last_write : OUT STD_LOGIC );
end;


architecture behav of udp_rshiftWordByOcte is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv56_0 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op7 : STD_LOGIC;
    signal fsmState_load_load_fu_146_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_70_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op39 : STD_LOGIC;
    signal fsmState_load_reg_263 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_267 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_firstWord_load_reg_287 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op39_write_state2 : BOOLEAN;
    signal io_acc_block_signal_op49 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal fsmState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_14 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal rs_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal rx_udp2shiftFifo_V_d_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_udp2shiftFifo_V_k_blk_n : STD_LOGIC;
    signal rx_udp2shiftFifo_V_l_blk_n : STD_LOGIC;
    signal rx_udp2ibFifo_V_data_blk_n : STD_LOGIC;
    signal rx_udp2ibFifo_V_keep_blk_n : STD_LOGIC;
    signal rx_udp2ibFifo_V_last_blk_n : STD_LOGIC;
    signal tmp_data_V_3_reg_271 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_3_reg_277 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_fu_158_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_firstWord_load_load_fu_162_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_291 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_117 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_214_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_2_fu_245_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_1_fu_226_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_3_fu_254_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_9_i_fu_166_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal trunc_ln647_fu_211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_128_p4 : STD_LOGIC_VECTOR (447 downto 0);
    signal trunc_ln647_1_fu_223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_137_p4 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_183 : BOOLEAN;
    signal ap_condition_170 : BOOLEAN;
    signal ap_condition_103 : BOOLEAN;
    signal ap_condition_193 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    fsmState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_103)) then
                if ((fsmState_load_load_fu_146_p1 = ap_const_lv1_1)) then 
                    fsmState <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_170)) then 
                    fsmState <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                fsmState_load_reg_263 <= fsmState;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_reg_267 = ap_const_lv1_1) and (fsmState_load_reg_263 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                prevWord_data_V_14 <= tmp_data_V_3_reg_271;
                prevWord_keep_V_15 <= tmp_keep_V_3_reg_277;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rs_firstWord <= ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rs_firstWord_load_reg_287 <= rs_firstWord;
                tmp_data_V_3_reg_271 <= rx_udp2shiftFifo_V_d_dout;
                tmp_keep_V_3_reg_277 <= rx_udp2shiftFifo_V_k_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (rs_firstWord_load_load_fu_162_p1 = ap_const_lv1_0) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_last_V_1_reg_291 <= tmp_last_V_1_fu_176_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_267 <= tmp_nbreadreq_fu_70_p5;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op39, fsmState_load_reg_263, ap_predicate_op39_write_state2, io_acc_block_signal_op49)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_263 = ap_const_lv1_1) and (io_acc_block_signal_op49 = ap_const_logic_0)) or ((io_acc_block_signal_op39 = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op39, fsmState_load_reg_263, ap_predicate_op39_write_state2, io_acc_block_signal_op49)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_263 = ap_const_lv1_1) and (io_acc_block_signal_op49 = ap_const_logic_0)) or ((io_acc_block_signal_op39 = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op39, fsmState_load_reg_263, ap_predicate_op39_write_state2, io_acc_block_signal_op49)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_load_reg_263 = ap_const_lv1_1) and (io_acc_block_signal_op49 = ap_const_logic_0)) or ((io_acc_block_signal_op39 = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op7, ap_predicate_op7_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op39, fsmState_load_reg_263, ap_predicate_op39_write_state2, io_acc_block_signal_op49)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((fsmState_load_reg_263 = ap_const_lv1_1) and (io_acc_block_signal_op49 = ap_const_logic_0)) or ((io_acc_block_signal_op39 = ap_const_logic_0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_103_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_103 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_170_assign_proc : process(tmp_nbreadreq_fu_70_p5, fsmState, tmp_last_V_fu_158_p1, ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4)
    begin
                ap_condition_170 <= ((tmp_last_V_fu_158_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 = ap_const_lv1_0) and (fsmState = ap_const_lv1_0));
    end process;


    ap_condition_183_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_70_p5, fsmState, ap_block_pp0_stage0)
    begin
                ap_condition_183 <= ((tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_193_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_193 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4_assign_proc : process(rs_firstWord_load_load_fu_162_p1, tmp_last_V_1_fu_176_p2, ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_106, ap_condition_183)
    begin
        if ((ap_const_boolean_1 = ap_condition_183)) then
            if ((rs_firstWord_load_load_fu_162_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 <= ap_const_lv1_0;
            elsif ((rs_firstWord_load_load_fu_162_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 <= tmp_last_V_1_fu_176_p2;
            else 
                ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 <= ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_106;
            end if;
        else 
            ap_phi_mux_p_0256_2_0_i_phi_fu_109_p4 <= ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_106;
        end if; 
    end process;


    ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4_assign_proc : process(tmp_last_V_fu_158_p1, ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_117, ap_condition_183)
    begin
        if ((ap_const_boolean_1 = ap_condition_183)) then
            if ((tmp_last_V_fu_158_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4 <= ap_const_lv1_0;
            elsif ((tmp_last_V_fu_158_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_117;
            end if;
        else 
            ap_phi_mux_rs_firstWord_new_0_i_phi_fu_120_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_117;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0256_2_0_i_reg_106 <= "X";
    ap_phi_reg_pp0_iter0_rs_firstWord_new_0_i_reg_117 <= "X";

    ap_predicate_op39_write_state2_assign_proc : process(fsmState_load_reg_263, tmp_reg_267, rs_firstWord_load_reg_287)
    begin
                ap_predicate_op39_write_state2 <= ((tmp_reg_267 = ap_const_lv1_1) and (rs_firstWord_load_reg_287 = ap_const_lv1_0) and (fsmState_load_reg_263 = ap_const_lv1_0));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(tmp_nbreadreq_fu_70_p5, fsmState)
    begin
                ap_predicate_op7_read_state1 <= ((tmp_nbreadreq_fu_70_p5 = ap_const_lv1_1) and (fsmState = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    fsmState_load_load_fu_146_p1 <= fsmState;
    grp_fu_128_p4 <= prevWord_data_V_14(511 downto 64);
    grp_fu_137_p4 <= prevWord_keep_V_15(63 downto 8);
    io_acc_block_signal_op39 <= (rx_udp2ibFifo_V_last_full_n and rx_udp2ibFifo_V_keep_full_n and rx_udp2ibFifo_V_data_full_n);
    io_acc_block_signal_op49 <= (rx_udp2ibFifo_V_last_full_n and rx_udp2ibFifo_V_keep_full_n and rx_udp2ibFifo_V_data_full_n);
    io_acc_block_signal_op7 <= (rx_udp2shiftFifo_V_l_empty_n and rx_udp2shiftFifo_V_k_empty_n and rx_udp2shiftFifo_V_d_empty_n);
    p_Result_1_fu_226_p3 <= (trunc_ln647_1_fu_223_p1 & grp_fu_137_p4);
    p_Result_2_fu_245_p3 <= (ap_const_lv64_0 & grp_fu_128_p4);
    p_Result_3_fu_254_p3 <= (ap_const_lv8_0 & grp_fu_137_p4);
    p_Result_9_i_fu_166_p4 <= rx_udp2shiftFifo_V_k_dout(63 downto 8);
    p_Result_s_fu_214_p3 <= (trunc_ln647_fu_211_p1 & grp_fu_128_p4);
    rs_firstWord_load_load_fu_162_p1 <= rs_firstWord;

    rx_udp2ibFifo_V_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2ibFifo_V_data_full_n, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_udp2ibFifo_V_data_blk_n <= rx_udp2ibFifo_V_data_full_n;
        else 
            rx_udp2ibFifo_V_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2ibFifo_V_data_din_assign_proc : process(fsmState_load_reg_263, ap_predicate_op39_write_state2, p_Result_s_fu_214_p3, p_Result_2_fu_245_p3, ap_condition_193)
    begin
        if ((ap_const_boolean_1 = ap_condition_193)) then
            if ((fsmState_load_reg_263 = ap_const_lv1_1)) then 
                rx_udp2ibFifo_V_data_din <= p_Result_2_fu_245_p3;
            elsif ((ap_predicate_op39_write_state2 = ap_const_boolean_1)) then 
                rx_udp2ibFifo_V_data_din <= p_Result_s_fu_214_p3;
            else 
                rx_udp2ibFifo_V_data_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_udp2ibFifo_V_data_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_udp2ibFifo_V_data_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) then 
            rx_udp2ibFifo_V_data_write <= ap_const_logic_1;
        else 
            rx_udp2ibFifo_V_data_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2ibFifo_V_keep_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2ibFifo_V_keep_full_n, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_udp2ibFifo_V_keep_blk_n <= rx_udp2ibFifo_V_keep_full_n;
        else 
            rx_udp2ibFifo_V_keep_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2ibFifo_V_keep_din_assign_proc : process(fsmState_load_reg_263, ap_predicate_op39_write_state2, p_Result_1_fu_226_p3, p_Result_3_fu_254_p3, ap_condition_193)
    begin
        if ((ap_const_boolean_1 = ap_condition_193)) then
            if ((fsmState_load_reg_263 = ap_const_lv1_1)) then 
                rx_udp2ibFifo_V_keep_din <= p_Result_3_fu_254_p3;
            elsif ((ap_predicate_op39_write_state2 = ap_const_boolean_1)) then 
                rx_udp2ibFifo_V_keep_din <= p_Result_1_fu_226_p3;
            else 
                rx_udp2ibFifo_V_keep_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_udp2ibFifo_V_keep_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_udp2ibFifo_V_keep_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) then 
            rx_udp2ibFifo_V_keep_write <= ap_const_logic_1;
        else 
            rx_udp2ibFifo_V_keep_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2ibFifo_V_last_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_udp2ibFifo_V_last_full_n, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_udp2ibFifo_V_last_blk_n <= rx_udp2ibFifo_V_last_full_n;
        else 
            rx_udp2ibFifo_V_last_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2ibFifo_V_last_din_assign_proc : process(fsmState_load_reg_263, ap_predicate_op39_write_state2, tmp_last_V_1_reg_291, ap_condition_193)
    begin
        if ((ap_const_boolean_1 = ap_condition_193)) then
            if ((fsmState_load_reg_263 = ap_const_lv1_1)) then 
                rx_udp2ibFifo_V_last_din <= ap_const_lv1_1;
            elsif ((ap_predicate_op39_write_state2 = ap_const_boolean_1)) then 
                rx_udp2ibFifo_V_last_din <= tmp_last_V_1_reg_291;
            else 
                rx_udp2ibFifo_V_last_din <= "X";
            end if;
        else 
            rx_udp2ibFifo_V_last_din <= "X";
        end if; 
    end process;


    rx_udp2ibFifo_V_last_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_load_reg_263, ap_predicate_op39_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (fsmState_load_reg_263 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op39_write_state2 = ap_const_boolean_1)))) then 
            rx_udp2ibFifo_V_last_write <= ap_const_logic_1;
        else 
            rx_udp2ibFifo_V_last_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_V_d_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_udp2shiftFifo_V_d_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_d_blk_n <= rx_udp2shiftFifo_V_d_empty_n;
        else 
            rx_udp2shiftFifo_V_d_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2shiftFifo_V_d_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then 
            rx_udp2shiftFifo_V_d_read <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_d_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_V_k_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_udp2shiftFifo_V_k_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_k_blk_n <= rx_udp2shiftFifo_V_k_empty_n;
        else 
            rx_udp2shiftFifo_V_k_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2shiftFifo_V_k_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then 
            rx_udp2shiftFifo_V_k_read <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_k_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_udp2shiftFifo_V_l_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_udp2shiftFifo_V_l_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_udp2shiftFifo_V_l_blk_n <= rx_udp2shiftFifo_V_l_empty_n;
        else 
            rx_udp2shiftFifo_V_l_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_udp2shiftFifo_V_l_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then 
            rx_udp2shiftFifo_V_l_read <= ap_const_logic_1;
        else 
            rx_udp2shiftFifo_V_l_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_last_V_1_fu_176_p2 <= "1" when (p_Result_9_i_fu_166_p4 = ap_const_lv56_0) else "0";
    tmp_last_V_fu_158_p1 <= rx_udp2shiftFifo_V_l_dout;
    tmp_nbreadreq_fu_70_p5 <= (0=>(rx_udp2shiftFifo_V_l_empty_n and rx_udp2shiftFifo_V_k_empty_n and rx_udp2shiftFifo_V_d_empty_n), others=>'-');
    trunc_ln647_1_fu_223_p1 <= tmp_keep_V_3_reg_277(8 - 1 downto 0);
    trunc_ln647_fu_211_p1 <= tmp_data_V_3_reg_271(64 - 1 downto 0);
end behav;
