# RAM-_16X4
This repository contains the Verilog HDL implementation of a 16x4 Random Access Memory (RAM) module, complete with testbench, simulation, and synthesis results. It is designed, simulated, and synthesized using Xilinx Vivado Design Suite.
