#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: C:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.16299
#Hostname: DESKTOP-AF63KB8
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Thu Jul 28 16:34:38 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Thu Jul 28 16:34:49 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared                 0           1  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared                81           1  {vin_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     353.107 MHz         20.000          2.832         17.168
 vin_clk_Inferred             1.000 MHz     495.295 MHz       1000.000          2.019        997.981
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.168       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           997.981       0.000              0             54
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.166       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.349       0.000              0             54
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.103       0.000              0             88
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.401       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.250       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           998.652       0.000              0             54
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.108       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.250       0.000              0             54
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.761       0.000              0             88
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.270       0.000              0             88
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.800       0.000              0             81
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.085       6.588 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.078       6.666 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.666         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.666         Logic Levels: 6  
                                                                                   Logic: 1.096ns(42.629%), Route: 1.475ns(57.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.111      23.834                          

 Data required time                                                 23.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.834                          
 Data arrival time                                                   6.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.168                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.541       5.547         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.074       5.621 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.546       6.167         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.336       6.503 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.503         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.078       6.581 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.581         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.581         Logic Levels: 5  
                                                                                   Logic: 1.011ns(40.668%), Route: 1.475ns(59.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.408      23.486         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.581      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.111      23.806                          

 Data required time                                                 23.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.806                          
 Data arrival time                                                   6.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.225                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.485
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  0.610

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.477       4.095         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.203       4.298 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.269       4.567         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.224       4.791 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.119       4.910         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.096       5.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.559       5.565         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.108       5.673 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.392       6.065         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.136       6.201 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.201         _N59             
 CLMS_45_625/CECO                  td                    0.136       6.337 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.337         _N58             
 CLMS_45_631/CECO                  td                    0.136       6.473 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.473         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.473         Logic Levels: 6  
                                                                                   Logic: 1.039ns(43.692%), Route: 1.339ns(56.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.407      23.485         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.610      24.095                          
 clock uncertainty                                      -0.150      23.945                          

 Setup time                                             -0.226      23.719                          

 Data required time                                                 23.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.719                          
 Data arrival time                                                   6.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.246                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.416       3.494         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.158       3.652 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.157       3.809         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.809         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   3.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.166                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.101
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.417       3.495         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.158       3.653 f       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.167       3.820         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            f       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   3.820         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.615%), Route: 0.167ns(51.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.483       4.101         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.411       3.690                          
 clock uncertainty                                       0.000       3.690                          

 Hold time                                              -0.080       3.610                          

 Data required time                                                  3.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.610                          
 Data arrival time                                                   3.820                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.099
  Launch Clock Delay      :  3.490
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.412       3.490         _N109            
 CLMA_45_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK

 CLMA_45_600/Q0                    tco                   0.158       3.648 f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       0.237       3.885         i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1
 CLMA_45_612/B5                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.885         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.000%), Route: 0.237ns(60.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMA_45_612/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.688                          
 clock uncertainty                                       0.000       3.688                          

 Hold time                                              -0.015       3.673                          

 Data required time                                                  3.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.673                          
 Data arrival time                                                   3.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.212                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.203       3.707 r       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        1.434       5.141         vin_data_d0[14]  
 CLMA_21_601/M1                                                            r       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   5.141         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.401%), Route: 1.434ns(87.599%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417    1003.014         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.308                          
 clock uncertainty                                      -0.050    1003.258                          

 Setup time                                             -0.136    1003.122                          

 Data required time                                               1003.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.122                          
 Data arrival time                                                   5.141                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.981                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.012
  Launch Clock Delay      :  3.505
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.485       3.505         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.203       3.708 r       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        1.386       5.094         vin_data_d1[22]  
 CLMA_27_594/M2                                                            r       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   5.094         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.775%), Route: 1.386ns(87.225%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415    1003.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.306                          
 clock uncertainty                                      -0.050    1003.256                          

 Setup time                                             -0.136    1003.120                          

 Data required time                                               1003.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.120                          
 Data arrival time                                                   5.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.026                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.009
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.484       3.504         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.203       3.707 r       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        1.446       5.153         vin_data_d1[17]  
 CLMA_21_576/M3                                                            r       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   5.153         Logic Levels: 0  
                                                                                   Logic: 0.203ns(12.310%), Route: 1.446ns(87.690%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1002.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.412    1003.009         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.294    1003.303                          
 clock uncertainty                                      -0.050    1003.253                          

 Setup time                                             -0.033    1003.220                          

 Data required time                                               1003.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.220                          
 Data arrival time                                                   5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.067                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  3.014
  Clock Pessimism Removal :  -0.464

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.417       3.014         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.158       3.172 f       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.260       3.432         vin_data_d1[20]  
 CLMA_21_588/M3                                                            f       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   3.432         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.799%), Route: 0.260ns(62.201%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.484       3.504         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.464       3.040                          
 clock uncertainty                                       0.000       3.040                          

 Hold time                                               0.043       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                   3.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[0]/opit_0_inv/CLK
Endpoint    : vin_data_d2[0]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.503
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.423

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.415       3.012         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d1[0]/opit_0_inv/CLK

 CLMA_27_594/Q3                    tco                   0.158       3.170 f       vin_data_d1[0]/opit_0_inv/Q
                                   net (fanout=1)        0.316       3.486         vin_data_d1[0]   
 CLMA_21_583/M3                                                            f       vin_data_d2[0]/opit_0_inv/D

 Data arrival time                                                   3.486         Logic Levels: 0  
                                                                                   Logic: 0.158ns(33.333%), Route: 0.316ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.483       3.503         _N107            
 CLMA_21_583/CLK                                                           r       vin_data_d2[0]/opit_0_inv/CLK
 clock pessimism                                        -0.423       3.080                          
 clock uncertainty                                       0.000       3.080                          

 Hold time                                               0.043       3.123                          

 Data required time                                                  3.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.123                          
 Data arrival time                                                   3.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.363                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.502
  Launch Clock Delay      :  3.012
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.352         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.415       3.012         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.158       3.170 f       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.367       3.537         vin_data_d1[7]   
 CLMA_21_576/M1                                                            f       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   3.537         Logic Levels: 0  
                                                                                   Logic: 0.158ns(30.095%), Route: 0.367ns(69.905%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.482       3.502         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.294       3.208                          
 clock uncertainty                                       0.000       3.208                          

 Hold time                                              -0.049       3.159                          

 Data required time                                                  3.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.159                          
 Data arrival time                                                   3.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.490
  Launch Clock Delay      :  4.098
  Clock Pessimism Removal :  0.581

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.690       4.973         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.094       5.067 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.067         _N40             
 CLMA_21_589/RSCO                  td                    0.075       5.142 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.142         _N39             
 CLMA_21_595/RSCO                  td                    0.075       5.217 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.217         _N38             
 CLMA_21_601/RSCO                  td                    0.075       5.292 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.292         _N37             
 CLMA_21_607/RSCO                  td                    0.075       5.367 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.367         _N36             
 CLMA_21_613/RSCO                  td                    0.075       5.442 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.442         _N35             
 CLMA_21_619/RSCO                  td                    0.075       5.517 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.517         _N34             
 CLMA_21_625/RSCO                  td                    0.075       5.592 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       5.592         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.592         Logic Levels: 8  
                                                                                   Logic: 0.804ns(53.815%), Route: 0.690ns(46.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143      22.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      22.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245      23.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.412      23.490         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.581      24.071                          
 clock uncertainty                                      -0.150      23.921                          

 Recovery time                                          -0.226      23.695                          

 Data required time                                                 23.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.695                          
 Data arrival time                                                   5.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.103                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.488
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_576/CLKOUT               td                    0.143       2.318 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.410       3.488         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.158       3.646 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.382       4.028         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.028         Logic Levels: 0  
                                                                                   Logic: 0.158ns(29.259%), Route: 0.382ns(70.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.484       4.102         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.691                          
 clock uncertainty                                       0.000       3.691                          

 Removal time                                           -0.064       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                   4.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.401                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_in_nreset (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.480       4.098         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.185       4.283 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       1.496       5.779         nt_hdmi_in_nreset
 IOLHR_16_900/DO_P                 td                    1.172       6.951 f       hdmi_in_nreset_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.951         hdmi_in_nreset_obuf/ntO
 IOBS_0_900/PAD                    td                    2.618       9.569 f       hdmi_in_nreset_obuf/opit_0/O
                                   net (fanout=1)        0.135       9.704         hdmi_in_nreset   
 J16                                                                       f       hdmi_in_nreset (port)

 Data arrival time                                                   9.704         Logic Levels: 2  
                                                                                   Logic: 3.975ns(70.906%), Route: 1.631ns(29.094%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK
Endpoint    : hdmi_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_576/CLKOUT               td                    0.168       2.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.481       4.099         _N108            
 CLMS_45_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/CLK

 CLMS_45_613/Q1                    tco                   0.203       4.302 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        1.436       5.738         i2c_config_m0/scl_padoen_o
 IOLHR_16_780/DO_N                 td                    1.067       6.805 r       i2c_config_m0.i2c_scl_tri/opit_1/DO_N
                                   net (fanout=1)        0.000       6.805         i2c_config_m0.i2c_scl_tri/ntT
 IOBS_0_780/PAD                    tse                   2.618       9.423 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.138       9.561         nt_hdmi_scl      
 G21                                                                       f       hdmi_scl (port)  

 Data arrival time                                                   9.561         Logic Levels: 2  
                                                                                   Logic: 3.888ns(71.183%), Route: 1.574ns(28.817%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.733         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.485       3.505         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.185       3.690 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        2.451       6.141         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    1.172       7.313 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.313         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    2.100       9.413 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       9.534         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   9.534         Logic Levels: 2  
                                                                                   Logic: 3.457ns(57.340%), Route: 2.572ns(42.660%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 f       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.646       0.824 f       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.824         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.091       0.915 f       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.359       1.274         nt_vin_data[12]  
 CLMA_21_619/M0                                                            f       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   1.274         Logic Levels: 2  
                                                                                   Logic: 0.737ns(57.849%), Route: 0.537ns(42.151%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 f       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.646       0.791 f       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.791         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.091       0.882 f       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.437       1.319         nt_vin_data[15]  
 CLMA_21_606/M1                                                            f       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   1.319         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.876%), Route: 0.582ns(44.124%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 f       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.646       0.786 f       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.786         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.091       0.877 f       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.446       1.323         nt_vin_data[0]   
 CLMA_21_636/M0                                                            f       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   1.323         Logic Levels: 2  
                                                                                   Logic: 0.737ns(55.707%), Route: 0.586ns(44.293%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.056       4.262 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.262         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/COUT                  td                    0.046       4.308 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.308         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMS_45_637/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.308         Logic Levels: 6  
                                                                                   Logic: 0.683ns(44.264%), Route: 0.860ns(55.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.057      22.558                          

 Data required time                                                 22.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.558                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.250                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.326
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.319       3.632         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMS_51_625/Y3                    td                    0.040       3.672 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6D_inst_perm/L6
                                   net (fanout=16)       0.306       3.978         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMS_45_619/COUT                  td                    0.228       4.206 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.206         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMS_45_625/COUT                  td                    0.046       4.252 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.252         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMS_45_631/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[8]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.252         Logic Levels: 5  
                                                                                   Logic: 0.627ns(42.165%), Route: 0.860ns(57.835%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.289      22.326         _N108            
 CLMS_45_631/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.425      22.751                          
 clock uncertainty                                      -0.150      22.601                          

 Setup time                                             -0.057      22.544                          

 Data required time                                                 22.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.544                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.292                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.325
  Launch Clock Delay      :  2.765
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.336       2.765         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMS_45_637/Q2                    tco                   0.125       2.890 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.160       3.050         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMA_45_642/Y2                    td                    0.122       3.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_13/gateop_perm/L6
                                   net (fanout=1)        0.075       3.247         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1022
 CLMS_45_643/Y3                    td                    0.066       3.313 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/L6
                                   net (fanout=3)        0.322       3.635         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N1024
 CLMA_51_624/Y0                    td                    0.062       3.697 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251/LUT6_inst_perm/L6
                                   net (fanout=4)        0.221       3.918         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N251
 CLMS_45_619/CECO                  td                    0.088       4.006 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.006         _N59             
 CLMS_45_625/CECO                  td                    0.088       4.094 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.094         _N58             
 CLMS_45_631/CECO                  td                    0.088       4.182 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       4.182         _N57             
 CLMS_45_637/CECI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.182         Logic Levels: 6  
                                                                                   Logic: 0.639ns(45.095%), Route: 0.778ns(54.905%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.288      22.325         _N108            
 CLMS_45_637/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440      22.765                          
 clock uncertainty                                      -0.150      22.615                          

 Setup time                                             -0.116      22.499                          

 Data required time                                                 22.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.499                          
 Data arrival time                                                   4.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.317                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q3                    tco                   0.103       2.436 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.118       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [1]
 CLMS_33_613/A3                                                            r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.606%), Route: 0.118ns(53.394%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.028       2.446                          

 Data required time                                                  2.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.446                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.297       2.334         _N109            
 CLMA_27_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/CLK

 CLMA_27_606/Q0                    tco                   0.103       2.437 r       i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.122       2.559         i2c_config_m0/i2c_master_top_m0/done
 CLMA_27_618/B3                                                            r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/B3

 Data arrival time                                                   2.559         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMA_27_618/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[0]/opit_0_inv_L7Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.049       2.425                          

 Data required time                                                  2.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.425                          
 Data arrival time                                                   2.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.771
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.296       2.333         _N109            
 CLMA_33_606/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/CLK

 CLMA_33_606/Q2                    tco                   0.109       2.442 f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.112       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd [3]
 CLMS_33_613/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.342       2.771         _N108            
 CLMS_33_613/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.474                          
 clock uncertainty                                       0.000       2.474                          

 Hold time                                              -0.056       2.418                          

 Data required time                                                  2.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.418                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.136                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d0[14]/opit_0_inv/CLK
Endpoint    : vin_data_d1[14]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.056
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_21_619/CLK                                                           r       vin_data_d0[14]/opit_0_inv/CLK

 CLMA_21_619/Q1                    tco                   0.125       2.525 f       vin_data_d0[14]/opit_0_inv/Q
                                   net (fanout=1)        0.958       3.483         vin_data_d0[14]  
 CLMA_21_601/M1                                                            f       vin_data_d1[14]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.125ns(11.542%), Route: 0.958ns(88.458%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297    1002.056         _N107            
 CLMA_21_601/CLK                                                           r       vin_data_d1[14]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.259                          
 clock uncertainty                                      -0.050    1002.209                          

 Setup time                                             -0.074    1002.135                          

 Data required time                                               1002.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.135                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.652                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[22]/opit_0_inv/CLK
Endpoint    : vin_data_d2[22]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.054
  Launch Clock Delay      :  2.401
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.344       2.401         _N106            
 CLMA_21_613/CLK                                                           r       vin_data_d1[22]/opit_0_inv/CLK

 CLMA_21_613/Q2                    tco                   0.125       2.526 f       vin_data_d1[22]/opit_0_inv/Q
                                   net (fanout=1)        0.884       3.410         vin_data_d1[22]  
 CLMA_27_594/M2                                                            f       vin_data_d2[22]/opit_0_inv/D

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.389%), Route: 0.884ns(87.611%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.295    1002.054         _N107            
 CLMA_27_594/CLK                                                           r       vin_data_d2[22]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.257                          
 clock uncertainty                                      -0.050    1002.207                          

 Setup time                                             -0.074    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.723                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[17]/opit_0_inv/CLK
Endpoint    : vin_data_d2[17]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.052
  Launch Clock Delay      :  2.400
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.343       2.400         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[17]/opit_0_inv/CLK

 CLMA_27_612/Q3                    tco                   0.125       2.525 f       vin_data_d1[17]/opit_0_inv/Q
                                   net (fanout=1)        0.906       3.431         vin_data_d1[17]  
 CLMA_21_576/M3                                                            f       vin_data_d2[17]/opit_0_inv/D

 Data arrival time                                                   3.431         Logic Levels: 0  
                                                                                   Logic: 0.125ns(12.124%), Route: 0.906ns(87.876%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.293    1002.052         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[17]/opit_0_inv/CLK
 clock pessimism                                         0.203    1002.255                          
 clock uncertainty                                      -0.050    1002.205                          

 Setup time                                             -0.005    1002.200                          

 Data required time                                               1002.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.200                          
 Data arrival time                                                   3.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.769                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[7]/opit_0_inv/CLK
Endpoint    : vin_data_d2[7]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.398
  Launch Clock Delay      :  2.054
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_516/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_47/CLKOUT
                                   net (fanout=29)       0.295       2.054         _N106            
 CLMA_27_612/CLK                                                           r       vin_data_d1[7]/opit_0_inv/CLK

 CLMA_27_612/Q2                    tco                   0.103       2.157 r       vin_data_d1[7]/opit_0_inv/Q
                                   net (fanout=1)        0.263       2.420         vin_data_d1[7]   
 CLMA_21_576/M1                                                            r       vin_data_d2[7]/opit_0_inv/D

 Data arrival time                                                   2.420         Logic Levels: 0  
                                                                                   Logic: 0.103ns(28.142%), Route: 0.263ns(71.858%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.341       2.398         _N107            
 CLMA_21_576/CLK                                                           r       vin_data_d2[7]/opit_0_inv/CLK
 clock pessimism                                        -0.203       2.195                          
 clock uncertainty                                       0.000       2.195                          

 Hold time                                              -0.025       2.170                          

 Data required time                                                  2.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.170                          
 Data arrival time                                                   2.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[20]/opit_0_inv/CLK
Endpoint    : vin_data_d2[20]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.056
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.297       2.056         _N107            
 CLMA_21_600/CLK                                                           r       vin_data_d1[20]/opit_0_inv/CLK

 CLMA_21_600/Q3                    tco                   0.103       2.159 r       vin_data_d1[20]/opit_0_inv/Q
                                   net (fanout=1)        0.190       2.349         vin_data_d1[20]  
 CLMA_21_588/M3                                                            r       vin_data_d2[20]/opit_0_inv/D

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.103ns(35.154%), Route: 0.190ns(64.846%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_588/CLK                                                           r       vin_data_d2[20]/opit_0_inv/CLK
 clock pessimism                                        -0.331       2.069                          
 clock uncertainty                                       0.000       2.069                          

 Hold time                                               0.026       2.095                          

 Data required time                                                  2.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.095                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d1[23]/opit_0_inv/CLK
Endpoint    : vin_data_d2[23]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.400
  Launch Clock Delay      :  2.055
  Clock Pessimism Removal :  -0.298

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445       0.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073       0.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493       1.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.236 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.564         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.195       1.759 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.296       2.055         _N107            
 CLMA_27_600/CLK                                                           r       vin_data_d1[23]/opit_0_inv/CLK

 CLMA_27_600/Q0                    tco                   0.103       2.158 r       vin_data_d1[23]/opit_0_inv/Q
                                   net (fanout=1)        0.178       2.336         vin_data_d1[23]  
 CLMA_21_589/M0                                                            r       vin_data_d2[23]/opit_0_inv/D

 Data arrival time                                                   2.336         Logic Levels: 0  
                                                                                   Logic: 0.103ns(36.655%), Route: 0.178ns(63.345%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.343       2.400         _N107            
 CLMA_21_589/CLK                                                           r       vin_data_d2[23]/opit_0_inv/CLK
 clock pessimism                                        -0.298       2.102                          
 clock uncertainty                                       0.000       2.102                          

 Hold time                                              -0.025       2.077                          

 Data required time                                                  2.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.077                          
 Data arrival time                                                   2.336                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_0/opit_0_inv/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_0/opit_0_inv/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_0/opit_0_inv/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_1/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.330
  Launch Clock Delay      :  2.768
  Clock Pessimism Removal :  0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.339       2.768         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.125       2.893 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.440       3.333         nt_hdmi_in_nreset
 CLMA_21_583/RSCO                  td                    0.052       3.385 r       vin_data_d2[21]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.385         _N40             
 CLMA_21_589/RSCO                  td                    0.049       3.434 r       vin_data_d2[23]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.434         _N39             
 CLMA_21_595/RSCO                  td                    0.049       3.483 r       vin_vs_d2/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.483         _N38             
 CLMA_21_601/RSCO                  td                    0.049       3.532 r       vin_data_d2[9]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.532         _N37             
 CLMA_21_607/RSCO                  td                    0.049       3.581 r       vin_de_d1/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.581         _N36             
 CLMA_21_613/RSCO                  td                    0.049       3.630 r       vin_data_d1[22]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.630         _N35             
 CLMA_21_619/RSCO                  td                    0.049       3.679 r       vin_data_d0[17]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.679         _N34             
 CLMA_21_625/RSCO                  td                    0.049       3.728 r       vin_data_d1[10]/opit_0_inv/RSCO
                                   net (fanout=4)        0.000       3.728         _N33             
 CLMA_21_631/RSCI                                                          r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.728         Logic Levels: 8  
                                                                                   Logic: 0.520ns(54.167%), Route: 0.440ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097      21.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      21.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195      22.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.293      22.330         _N108            
 CLMA_21_631/CLK                                                           r       i2c_config_m0/state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.425      22.755                          
 clock uncertainty                                      -0.150      22.605                          

 Recovery time                                          -0.116      22.489                          

 Data required time                                                 22.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.489                          
 Data arrival time                                                   3.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.761                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMS_33_601/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMS_33_601/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_0/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_2/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.772
  Launch Clock Delay      :  2.328
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_576/CLKOUT               td                    0.097       1.514 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.291       2.328         _N108            
 CLMA_21_642/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_642/Q0                    tco                   0.109       2.437 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.270       2.707         nt_hdmi_in_nreset
 CLMA_33_600/RS                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.707         Logic Levels: 0  
                                                                                   Logic: 0.109ns(28.760%), Route: 0.270ns(71.240%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_469/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_50/CLKOUT
                                   net (fanout=17)       0.343       2.772         _N109            
 CLMA_33_600/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_3/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.475                          
 clock uncertainty                                       0.000       2.475                          

 Removal time                                           -0.038       2.437                          

 Data required time                                                  2.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.437                          
 Data arrival time                                                   2.707                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : vout_vs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_595/Q2                    tco                   0.125       2.526 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.609       4.135         nt_vout_vs       
 IOLHR_16_222/DO_P                 td                    0.488       4.623 f       vout_vs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.623         vout_vs_obuf/ntO 
 IOBD_0_222/PAD                    td                    1.546       6.169 f       vout_vs_obuf/opit_0/O
                                   net (fanout=1)        0.121       6.290         vout_vs          
 AA24                                                                      f       vout_vs (port)   

 Data arrival time                                                   6.290         Logic Levels: 2  
                                                                                   Logic: 2.159ns(55.516%), Route: 1.730ns(44.484%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=1)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_576/CLKOUT               td                    0.115       1.811 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_49/CLKOUT
                                   net (fanout=118)      0.340       2.769         _N108            
 CLMS_27_631/CLK                                                           r       i2c_config_m0/error/opit_0_inv_L6Q_perm/CLK

 CLMS_27_631/Q0                    tco                   0.119       2.888 r       i2c_config_m0/error/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.508       3.396         nt_led[1]        
 IOLHR_16_720/DO_P                 td                    0.488       3.884 r       led_obuf[1]/opit_1/DO_P
                                   net (fanout=1)        0.000       3.884         led_obuf[1]/ntO  
 IOBD_0_720/PAD                    td                    1.954       5.838 r       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.129       5.967         led[1]           
 J24                                                                       r       led[1] (port)    

 Data arrival time                                                   5.967         Logic Levels: 2  
                                                                                   Logic: 2.561ns(80.081%), Route: 0.637ns(19.919%)
====================================================================================================

====================================================================================================

Startpoint  : vin_hs_d2/opit_0_inv/CLK
Endpoint    : vout_hs (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.824         ntclkbufg_0      
 HCKB_213_466/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_48/CLKOUT
                                   net (fanout=52)       0.344       2.401         _N107            
 CLMA_21_595/CLK                                                           r       vin_hs_d2/opit_0_inv/CLK

 CLMA_21_595/Q3                    tco                   0.125       2.526 f       vin_hs_d2/opit_0_inv/Q
                                   net (fanout=1)        1.577       4.103         nt_vout_hs       
 IOLHR_16_216/DO_P                 td                    0.488       4.591 f       vout_hs_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.591         vout_hs_obuf/ntO 
 IOBS_0_216/PAD                    td                    1.148       5.739 f       vout_hs_obuf/opit_0/O
                                   net (fanout=1)        0.120       5.859         vout_hs          
 AB25                                                                      f       vout_hs (port)   

 Data arrival time                                                   5.859         Logic Levels: 2  
                                                                                   Logic: 1.761ns(50.925%), Route: 1.697ns(49.075%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[12] (port)
Endpoint    : vin_data_d0[12]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D26                                                     0.000       0.000 r       vin_data[12] (port)
                                   net (fanout=1)        0.178       0.178         vin_data[12]     
 IOBS_0_654/DIN                    td                    0.445       0.623 r       vin_data_ibuf[12]/opit_0/O
                                   net (fanout=1)        0.000       0.623         vin_data_ibuf[12]/ntD
 IOLHR_16_654/DI_TO_CLK            td                    0.073       0.696 r       vin_data_ibuf[12]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.245       0.941         nt_vin_data[12]  
 CLMA_21_619/M0                                                            r       vin_data_d0[12]/opit_0_inv/D

 Data arrival time                                                   0.941         Logic Levels: 2  
                                                                                   Logic: 0.518ns(55.048%), Route: 0.423ns(44.952%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[0] (port)
Endpoint    : vin_data_d0[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F24                                                     0.000       0.000 r       vin_data[0] (port)
                                   net (fanout=1)        0.140       0.140         vin_data[0]      
 IOBS_0_678/DIN                    td                    0.445       0.585 r       vin_data_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.585         vin_data_ibuf[0]/ntD
 IOLHR_16_678/DI_TO_CLK            td                    0.073       0.658 r       vin_data_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.309       0.967         nt_vin_data[0]   
 CLMA_21_636/M0                                                            r       vin_data_d0[0]/opit_0_inv/D

 Data arrival time                                                   0.967         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.568%), Route: 0.449ns(46.432%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data[15] (port)
Endpoint    : vin_data_d0[15]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G25                                                     0.000       0.000 r       vin_data[15] (port)
                                   net (fanout=1)        0.145       0.145         vin_data[15]     
 IOBD_0_636/DIN                    td                    0.445       0.590 r       vin_data_ibuf[15]/opit_0/O
                                   net (fanout=1)        0.000       0.590         vin_data_ibuf[15]/ntD
 IOLHR_16_636/DI_TO_CLK            td                    0.073       0.663 r       vin_data_ibuf[15]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.305       0.968         nt_vin_data[15]  
 CLMA_21_606/M1                                                            r       vin_data_d0[15]/opit_0_inv/D

 Data arrival time                                                   0.968         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.512%), Route: 0.450ns(46.488%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 14.000 sec
Action report_timing: CPU time elapsed is 12.234 sec
Current time: Thu Jul 28 16:34:50 2022
Action report_timing: Peak memory pool usage is 712,691,712 bytes
Report timing is finished successfully.
