{
  "includes": ["/__builtin__/opentitan.json"],
  "interface": "hyper310",
  "pins": [
    {
      "name": "RESET",
      "mode": "OpenDrain",
      "pull_mode": "PullUp",
      "alias_of": "CN10_29"
    },
    {
      "name": "IOA0",
      "alias_of": "CN8_6"
    },
    {
      "name": "IOA1",
      "alias_of": "CN8_8"
    },
    {
      "name": "IOA2",
      "alias_of": "CN9_29"
    },
    {
      "name": "IOA3",
      "alias_of": "CN7_18"
    },
    {
      "name": "IOA4",
      "alias_of": "CN8_10"
    },
    {
      "name": "IOA5",
      "alias_of": "CN8_12"
    },
    {
      "name": "IOA6",
      "alias_of": "CN7_20"
    },
    {
      "name": "IOA7",
      "alias_of": "CN7_4"
    },
    {
      "name": "IOA8",
      "alias_of": "CN7_2"
    },
    {
      "name": "IOB0",
      "alias_of": "CN9_25"
    },
    {
      "name": "IOB1",
      "alias_of": "CN9_8"
    },
    {
      "name": "IOB2",
      "alias_of": "CN9_10"
    },
    {
      "name": "IOB3",
      "alias_of": "CN9_27"
    },
    {
      "name": "IOB4",
      "alias_of": "CN10_14"
    },
    {
      "name": "IOB5",
      "alias_of": "CN10_16"
    },
    {
      "name": "IOB6",
      "alias_of": "CN9_5"
    },
    {
      "name": "IOB7",
      "alias_of": "CN8_4"
    },
    {
      "name": "IOB8",
      "alias_of": "CN9_2"
    },
    {
      "name": "IOB9",
      "alias_of": "CN9_11"
    },
    {
      "name": "IOB10",
      "alias_of": "CN9_9"
    },
    {
      "name": "IOB11",
      "alias_of": "CN9_19"
    },
    {
      "name": "IOB12",
      "alias_of": "CN9_21"
    },
    {
      "name": "IOC0",
      "alias_of": "CN9_13"
    },
    {
      "name": "IOC1",
      "alias_of": "CN9_15"
    },
    {
      "name": "IOC2",
      "alias_of": "CN9_17"
    },
    {
      "name": "IOC3",
      "alias_of": "CN9_6"
    },
    {
      "name": "IOC4",
      "alias_of": "CN9_4"
    },
    {
      "name": "IOC5",
      "alias_of": "CN8_14"
    },
    {
      "name": "IOC6",
      "alias_of": "CN10_7"
    },
    {
      "name": "IOC7",
      "alias_of": "CN10_18"
    },
    {
      "name": "IOC8",
      "alias_of": "CN8_16"
    },
    {
      "name": "IOC9",
      "alias_of": "CN10_31"
    },
    {
      "name": "IOC10",
      "alias_of": "CN10_33"
    },
    {
      "name": "IOC11",
      "alias_of": "CN10_2"
    },
    {
      "name": "IOC12",
      "alias_of": "CN10_4"
    },
    {
      "name": "IOR0",
      "alias_of": "CN7_7"
    },
    {
      "name": "IOR1",
      "alias_of": "CN7_5"
    },
    {
      "name": "IOR2",
      "alias_of": "CN7_3"
    },
    {
      "name": "IOR3",
      "alias_of": "CN7_1"
    },
    {
      "name": "IOR4",
      "alias_of": "CN7_16"
    },
    {
      "name": "IOR5",
      "alias_of": "CN9_14"
    },
    {
      "name": "IOR6",
      "alias_of": "CN9_16"
    },
    {
      "name": "IOR7",
      "alias_of": "CN9_18"
    },
    {
      "name": "IOR8",
      "alias_of": "CN9_20"
    },
    {
      "name": "IOR9",
      "alias_of": "CN9_22"
    },
    {
      "name": "IOR10",
      "alias_of": "CN9_24"
    },
    {
      "name": "IOR11",
      "alias_of": "CN9_26"
    },
    {
      "name": "IOR12",
      "alias_of": "CN9_28"
    },
    {
      "name": "IOR13",
      "alias_of": "CN9_30"
    },
    {
      "name": "CC1",
      "alias_of": "CN7_9"
    },
    {
      "name": "CC2",
      "alias_of": "CN7_10"
    },
    /*
     * QSPI pins
     */
    {
      "name": "CN10_10",
      "mode": "Alternate"
    },
    {
      "name": "CN10_23",
      "mode": "Alternate"
    },
    {
      "name": "CN10_24",
      "mode": "Alternate"
    },
    /*
     * SPI1 pins
     */
    {
      "name": "CN7_12",
      "mode": "Input"
    },
    {
      "name": "CN7_14",
      "mode": "Input"
    },
    {
      "name": "CN7_15",
      "mode": "Input"
    }
  ],
  "spi": [
    {
      "name": "BOOTSTRAP",
      "bits_per_sec": 8000000,
      "chip_select": "CN10_6",
      "alias_of": "QSPI"
    },
    {
      "name": "TPM",
      "bits_per_sec": 250000,
      //"chip_select": "IOA7",
      "alias_of": "SPI1"
    }
  ],
  "i2c": [
    {
      "name": "DEFAULT",
      "alias_of": "I2C1"
    },
    {
      "name": "TPM",
      "bits_per_sec": 100000,
      "address": 0x50,
      "alias_of": "I2C1"
    }
  ],
  "strappings": [
    {
      /*
       * This strapping enables the SPI1 data pins, and disables QSPI.  To be
       * used when the two are hard-wired together.
       *
       * How to use, from command line:
       * opentitantool --conf ... gpio apply ENABLE_SPI1
       * opentitantool --conf ... gpio remove ENABLE_SPI1
       *
       * How to use, from test script ti50_tpm.go:
       * b.OpenTitanToolCommand(ctx, "gpio", "apply", "ENABLE_SPI1")
       * b.OpenTitanToolCommand(ctx, "gpio", "remove", "ENABLE_SPI1")
       *
       * (The Golang tests do have b.GpioApplyStrap(), but it uses enum values,
       * so additional declarations would be required to be able to use it with
       * this new ENABLE_SPI, and that is not worth it, since this may not be
       * the final solution.)
       */
      "name": "ENABLE_SPI1",
      "pins": [
	/*
	 * QSPI pins
	 */
	{
	  "name": "CN10_10",
	  "mode": "Input"
	},
	{
	  "name": "CN10_23",
	  "mode": "Input"
	},
	{
	  "name": "CN10_24",
	  "mode": "Input"
	},
	/*
	 * SPI1 pins
	 */
	{
	  "name": "CN7_4",
	  "mode": "PushPull"
	},
	{
	  "name": "CN7_12",
	  "mode": "Alternate"
	},
	{
	  "name": "CN7_14",
	  "mode": "Alternate"
	},
	{
	  "name": "CN7_15",
	  "mode": "Alternate"
	}
      ]
    }
  ],
  "uarts": [
    {
      "name": "console",
      "alias_of": "UART2"
    }
  ]
}
