/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU12_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT12_PC0
#define LCD_LCDPort__0__PORT 12u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU12_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT12_PC1
#define LCD_LCDPort__1__PORT 12u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU12_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT12_PC2
#define LCD_LCDPort__2__PORT 12u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU12_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT12_PC3
#define LCD_LCDPort__3__PORT 12u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU12_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT12_PC4
#define LCD_LCDPort__4__PORT 12u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU12_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT12_PC5
#define LCD_LCDPort__5__PORT 12u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU12_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT12_PC6
#define LCD_LCDPort__6__PORT 12u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT12_AG
#define LCD_LCDPort__BIE CYREG_PRT12_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT12_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT12_BYP
#define LCD_LCDPort__DM0 CYREG_PRT12_DM0
#define LCD_LCDPort__DM1 CYREG_PRT12_DM1
#define LCD_LCDPort__DM2 CYREG_PRT12_DM2
#define LCD_LCDPort__DR CYREG_PRT12_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT12_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 12u
#define LCD_LCDPort__PRT CYREG_PRT12_PRT
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT12_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SIO_CFG CYREG_PRT12_SIO_CFG
#define LCD_LCDPort__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LCD_LCDPort__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LCD_LCDPort__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LCD_LCDPort__SLW CYREG_PRT12_SLW

/* SCK */
#define SCK__0__INTTYPE CYREG_PICU1_INTTYPE6
#define SCK__0__MASK 0x40u
#define SCK__0__PC CYREG_PRT1_PC6
#define SCK__0__PORT 1u
#define SCK__0__SHIFT 6u
#define SCK__AG CYREG_PRT1_AG
#define SCK__AMUX CYREG_PRT1_AMUX
#define SCK__BIE CYREG_PRT1_BIE
#define SCK__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCK__BYP CYREG_PRT1_BYP
#define SCK__CTL CYREG_PRT1_CTL
#define SCK__DM0 CYREG_PRT1_DM0
#define SCK__DM1 CYREG_PRT1_DM1
#define SCK__DM2 CYREG_PRT1_DM2
#define SCK__DR CYREG_PRT1_DR
#define SCK__INP_DIS CYREG_PRT1_INP_DIS
#define SCK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCK__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCK__LCD_EN CYREG_PRT1_LCD_EN
#define SCK__MASK 0x40u
#define SCK__PORT 1u
#define SCK__PRT CYREG_PRT1_PRT
#define SCK__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCK__PS CYREG_PRT1_PS
#define SCK__SHIFT 6u
#define SCK__SLW CYREG_PRT1_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU1_INTTYPE7
#define SDA__0__MASK 0x80u
#define SDA__0__PC CYREG_PRT1_PC7
#define SDA__0__PORT 1u
#define SDA__0__SHIFT 7u
#define SDA__AG CYREG_PRT1_AG
#define SDA__AMUX CYREG_PRT1_AMUX
#define SDA__BIE CYREG_PRT1_BIE
#define SDA__BIT_MASK CYREG_PRT1_BIT_MASK
#define SDA__BYP CYREG_PRT1_BYP
#define SDA__CTL CYREG_PRT1_CTL
#define SDA__DM0 CYREG_PRT1_DM0
#define SDA__DM1 CYREG_PRT1_DM1
#define SDA__DM2 CYREG_PRT1_DM2
#define SDA__DR CYREG_PRT1_DR
#define SDA__INP_DIS CYREG_PRT1_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SDA__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SDA__LCD_EN CYREG_PRT1_LCD_EN
#define SDA__MASK 0x80u
#define SDA__PORT 1u
#define SDA__PRT CYREG_PRT1_PRT
#define SDA__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SDA__PS CYREG_PRT1_PS
#define SDA__SHIFT 7u
#define SDA__SLW CYREG_PRT1_SLW

/* SPI */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB09_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB09_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB09_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB08_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB08_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB09_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB09_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB09_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB09_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB09_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB09_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB09_ST
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x00u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x01u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x01u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU1_INTTYPE4
#define MISO__0__MASK 0x10u
#define MISO__0__PC CYREG_PRT1_PC4
#define MISO__0__PORT 1u
#define MISO__0__SHIFT 4u
#define MISO__AG CYREG_PRT1_AG
#define MISO__AMUX CYREG_PRT1_AMUX
#define MISO__BIE CYREG_PRT1_BIE
#define MISO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO__BYP CYREG_PRT1_BYP
#define MISO__CTL CYREG_PRT1_CTL
#define MISO__DM0 CYREG_PRT1_DM0
#define MISO__DM1 CYREG_PRT1_DM1
#define MISO__DM2 CYREG_PRT1_DM2
#define MISO__DR CYREG_PRT1_DR
#define MISO__INP_DIS CYREG_PRT1_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT1_LCD_EN
#define MISO__MASK 0x10u
#define MISO__PORT 1u
#define MISO__PRT CYREG_PRT1_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO__PS CYREG_PRT1_PS
#define MISO__SHIFT 4u
#define MISO__SLW CYREG_PRT1_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU1_INTTYPE5
#define MOSI__0__MASK 0x20u
#define MOSI__0__PC CYREG_PRT1_PC5
#define MOSI__0__PORT 1u
#define MOSI__0__SHIFT 5u
#define MOSI__AG CYREG_PRT1_AG
#define MOSI__AMUX CYREG_PRT1_AMUX
#define MOSI__BIE CYREG_PRT1_BIE
#define MOSI__BIT_MASK CYREG_PRT1_BIT_MASK
#define MOSI__BYP CYREG_PRT1_BYP
#define MOSI__CTL CYREG_PRT1_CTL
#define MOSI__DM0 CYREG_PRT1_DM0
#define MOSI__DM1 CYREG_PRT1_DM1
#define MOSI__DM2 CYREG_PRT1_DM2
#define MOSI__DR CYREG_PRT1_DR
#define MOSI__INP_DIS CYREG_PRT1_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT1_LCD_EN
#define MOSI__MASK 0x20u
#define MOSI__PORT 1u
#define MOSI__PRT CYREG_PRT1_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MOSI__PS CYREG_PRT1_PS
#define MOSI__SHIFT 5u
#define MOSI__SLW CYREG_PRT1_SLW

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU1_INTTYPE2
#define RESET__0__MASK 0x04u
#define RESET__0__PC CYREG_PRT1_PC2
#define RESET__0__PORT 1u
#define RESET__0__SHIFT 2u
#define RESET__AG CYREG_PRT1_AG
#define RESET__AMUX CYREG_PRT1_AMUX
#define RESET__BIE CYREG_PRT1_BIE
#define RESET__BIT_MASK CYREG_PRT1_BIT_MASK
#define RESET__BYP CYREG_PRT1_BYP
#define RESET__CTL CYREG_PRT1_CTL
#define RESET__DM0 CYREG_PRT1_DM0
#define RESET__DM1 CYREG_PRT1_DM1
#define RESET__DM2 CYREG_PRT1_DM2
#define RESET__DR CYREG_PRT1_DR
#define RESET__INP_DIS CYREG_PRT1_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RESET__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT1_LCD_EN
#define RESET__MASK 0x04u
#define RESET__PORT 1u
#define RESET__PRT CYREG_PRT1_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RESET__PS CYREG_PRT1_PS
#define RESET__SHIFT 2u
#define RESET__SLW CYREG_PRT1_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "RFID"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
