
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003579                       # Number of seconds simulated
sim_ticks                                  3578503431                       # Number of ticks simulated
final_tick                               533149847685                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 343604                       # Simulator instruction rate (inst/s)
host_op_rate                                   434669                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303249                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916312                       # Number of bytes of host memory used
host_seconds                                 11800.55                       # Real time elapsed on the host
sim_insts                                  4054713087                       # Number of instructions simulated
sim_ops                                    5129331761                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       274816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       285952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       135552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       104704                       # Number of bytes read from this memory
system.physmem.bytes_read::total               822272                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       272384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            272384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2147                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2234                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1059                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          818                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6424                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2128                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2128                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1502304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     76796349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1573842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     79908265                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1394997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37879522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1466535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29259159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229780973                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1502304                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1573842                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1394997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1466535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5937678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          76116736                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               76116736                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          76116736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1502304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     76796349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1573842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     79908265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1394997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37879522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1466535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29259159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              305897709                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8581544                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3090628                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538349                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207172                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1256236                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194067                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299358                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8863                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3321772                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16823889                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3090628                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493425                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1041275                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        710500                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633994                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8463266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4863204     57.46%     57.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355192      4.20%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334975      3.96%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315523      3.73%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260436      3.08%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187659      2.22%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          136567      1.61%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209492      2.48%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1800218     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8463266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360148                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960473                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478628                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       676808                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3439348                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41407                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        827072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496373                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3879                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19989533                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10406                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        827072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662148                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         321641                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74108                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290697                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287597                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19386458                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155061                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81829                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26890979                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90311187                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90311187                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10095801                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1912                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           706207                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899445                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016373                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23569                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413215                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18063111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3524                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14615387                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23232                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5729935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17513969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8463266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.726920                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2981902     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712693     20.24%     55.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353143     15.99%     71.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817976      9.67%     81.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835688      9.87%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379464      4.48%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244683      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67426      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70291      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8463266                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64246     58.33%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21433     19.46%     77.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24466     22.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12019101     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200494      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545428     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848770      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14615387                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.703119                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110145                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007536                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37827415                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23796792                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725532                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45188                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667082                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234404                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           70                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        827072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         235808                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13932                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18066636                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83025                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899445                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016373                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1902                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9563                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1393                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123008                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239329                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14372704                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466355                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       242681                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301281                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018554                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834926                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674839                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14252462                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205110                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24910307                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.659599                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369530                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5828240                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206330                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7636194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.602787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116388                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3046377     39.89%     39.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049119     26.83%     66.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850519     11.14%     77.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430531      5.64%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450311      5.90%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226574      2.97%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154794      2.03%     94.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89189      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338780      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7636194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338780                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25364689                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36962483                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 118278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858154                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858154                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.165291                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.165291                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64968025                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19490943                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18761224                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8581544                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3143126                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2549057                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213922                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1305837                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1236781                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333816                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9328                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3289771                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17320392                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3143126                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1570597                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3656282                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125083                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        576446                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1618198                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8428771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.533808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4772489     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228118      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260754      3.09%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          475914      5.65%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          214465      2.54%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328288      3.89%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178458      2.12%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152808      1.81%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1817477     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8428771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366266                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018331                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3472131                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       528062                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3488929                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904207                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535253                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2852                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20618478                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4832                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904207                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3661478                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         142595                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       125859                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3330543                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19813679                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3949                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141497                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          516                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27742612                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92297054                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92297054                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17068375                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10674237                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4171                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2514                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           681699                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1847116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944608                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13691                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       214815                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18609514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14990538                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30032                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6278884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18801817                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          801                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8428771                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778496                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929037                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2950651     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811428     21.49%     56.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176514     13.96%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840802      9.98%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       725991      8.61%     89.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380133      4.51%     93.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       379067      4.50%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88835      1.05%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75350      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8428771                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108319     75.86%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15208     10.65%     86.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19269     13.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12490043     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       212109      1.41%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1493628      9.96%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       793107      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14990538                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746835                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             142797                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009526                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38582676                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24892728                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14552309                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15133335                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29201                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721259                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          253                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239055                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904207                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57386                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9284                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18613693                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1847116                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944608                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2493                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249038                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14703470                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393742                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       287068                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2152030                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2082002                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            758288                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713383                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14563805                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14552309                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9523485                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26721649                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695768                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356396                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10004268                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12287157                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6326578                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3375                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216688                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7524564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2963802     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2053698     27.29%     66.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845134     11.23%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419164      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       426571      5.67%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       164649      2.19%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180681      2.40%     93.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94836      1.26%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       376029      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7524564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10004268                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12287157                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831410                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125857                       # Number of loads committed
system.switch_cpus1.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766490                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11069758                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       250000                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       376029                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25762101                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38132528                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4820                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 152773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10004268                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12287157                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10004268                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857788                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857788                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165789                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165789                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66101512                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20109228                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19080471                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3368                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8581544                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3234413                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2635062                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214741                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1356571                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259159                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346085                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9615                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3336012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17678115                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3234413                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1605244                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3703933                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1155512                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        487792                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1637059                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8465376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.586671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.373277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4761443     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257462      3.04%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269951      3.19%     62.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          425905      5.03%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200845      2.37%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284328      3.36%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192589      2.28%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141315      1.67%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1931538     22.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8465376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376903                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.060016                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3512190                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       442293                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3544930                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29511                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        936451                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548840                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1185                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21120709                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4401                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        936451                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3688980                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104414                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109200                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3395851                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       230472                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20361923                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133745                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67501                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28508036                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94939672                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94939672                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17394817                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11113173                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3498                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1785                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           601247                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1895698                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       979790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10303                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       335891                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19080452                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15158331                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27203                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6569614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20288157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8465376                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.790627                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.929891                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2923145     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1837233     21.70%     56.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1207190     14.26%     70.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       807719      9.54%     80.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       741974      8.76%     88.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412656      4.87%     93.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374248      4.42%     98.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82791      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78420      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8465376                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         114149     78.02%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16104     11.01%     89.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16057     10.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12649069     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201419      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1505425      9.93%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       800707      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15158331                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766387                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             146310                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38955549                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25653685                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14725423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15304641                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21599                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       757023                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258909                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        936451                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62939                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12933                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19083966                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        49106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1895698                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       979790                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1775                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129559                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249934                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14883958                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1403470                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274371                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2175681                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2114958                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            772211                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.734415                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14736480                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14725423                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9664507                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27484286                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715941                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351638                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10136877                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12481347                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6602636                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216633                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7528925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657786                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174529                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2870559     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2136191     28.37%     66.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       850599     11.30%     77.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426020      5.66%     83.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392973      5.22%     88.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179914      2.39%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193623      2.57%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99670      1.32%     94.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379376      5.04%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7528925                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10136877                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12481347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1859553                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138675                       # Number of loads committed
system.switch_cpus2.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1802208                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11243954                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257379                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379376                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26233363                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39105426                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 116168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10136877                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12481347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10136877                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.846567                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.846567                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.181242                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.181242                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66832195                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20417902                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19444718                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8581544                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3186611                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2593812                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215257                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1314640                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1243968                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336644                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9519                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3341352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17387066                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3186611                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1580612                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3856008                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1105808                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        459817                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1637537                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87898                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8545770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.516691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.325929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4689762     54.88%     54.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          399503      4.67%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398163      4.66%     64.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          496450      5.81%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153581      1.80%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          194578      2.28%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162623      1.90%     76.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149945      1.75%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1901165     22.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8545770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371333                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.026100                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3504295                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       432031                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3686677                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34478                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        888282                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541114                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          298                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20733047                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1774                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        888282                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3662945                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51750                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       196685                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3560345                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185756                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20019287                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        115487                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28103801                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93276606                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93276606                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17488334                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10615453                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3749                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2008                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           507708                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1852096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       961514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8990                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       291291                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18825514                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3764                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15175584                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31479                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6253907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18881216                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8545770                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.775801                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.911204                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3016777     35.30%     35.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1784478     20.88%     56.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1186618     13.89%     70.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828570      9.70%     79.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       825915      9.66%     89.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       395555      4.63%     94.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       375730      4.40%     98.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60671      0.71%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        71456      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8545770                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95864     76.01%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15321     12.15%     88.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14938     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12682249     83.57%     83.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189736      1.25%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1734      0.01%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1502586      9.90%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       799279      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15175584                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.768398                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126123                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008311                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39054539                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25083313                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14752855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15301707                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19018                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       710540                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       236814                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        888282                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28534                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4603                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18829282                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1852096                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       961514                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1994                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251246                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14913496                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1402586                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262087                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2174850                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2130551                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            772264                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737857                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14769986                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14752855                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9578720                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27025771                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.719138                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354429                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10172712                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12539977                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6289347                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216859                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7657488                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.164371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2996277     39.13%     39.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2099204     27.41%     66.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       854011     11.15%     77.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       464613      6.07%     83.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407502      5.32%     89.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       165946      2.17%     91.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       185205      2.42%     93.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109896      1.44%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374834      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7657488                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10172712                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12539977                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1866255                       # Number of memory references committed
system.switch_cpus3.commit.loads              1141555                       # Number of loads committed
system.switch_cpus3.commit.membars               1763                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1819834                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11288427                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259183                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374834                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26111796                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38547768                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  35774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10172712                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12539977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10172712                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843585                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843585                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185417                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185417                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66946801                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20502284                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19152222                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3542                       # number of misc regfile writes
system.l2.replacements                           6423                       # number of replacements
system.l2.tagsinuse                      16378.325432                       # Cycle average of tags in use
system.l2.total_refs                          1338587                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22799                       # Sample count of references to valid blocks.
system.l2.avg_refs                          58.712531                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            94.509916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.564964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1069.802252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.277924                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1088.731396                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     34.277043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    534.844424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.126413                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    422.485814                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4569.970862                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3824.831822                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2634.882547                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1992.020054                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005768                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.066451                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.032644                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.025786                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.278929                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.233449                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.160820                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.121583                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999654                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8189                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5280                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3444                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3146                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20067                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5261                       # number of Writeback hits
system.l2.Writeback_hits::total                  5261                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           40                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   200                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3496                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3186                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20267                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8236                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5341                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3496                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3186                       # number of overall hits
system.l2.overall_hits::total                   20267                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2147                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2234                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1059                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          818                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6424                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2147                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2234                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          818                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6424                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2147                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2234                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1059                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          818                       # number of overall misses
system.l2.overall_misses::total                  6424                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1761976                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    104038880                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1911978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     99530275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1574871                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     50120750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1853609                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     37121252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       297913591                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1761976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    104038880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1911978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     99530275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1574871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     50120750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1853609                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     37121252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297913591                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1761976                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    104038880                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1911978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     99530275                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1574871                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     50120750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1853609                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     37121252                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297913591                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3964                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26491                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5261                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5261                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               200                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7575                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4555                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26691                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7575                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4555                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26691                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.207721                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.297312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.206357                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.242497                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.206780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.294917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.232492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.204296                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240680                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.206780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.294917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.232492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.204296                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240680                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41951.809524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48457.792268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43454.045455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44552.495524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40381.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47328.375826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45209.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45380.503667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46375.091999                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41951.809524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48457.792268                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43454.045455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44552.495524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40381.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47328.375826                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45209.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45380.503667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46375.091999                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41951.809524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48457.792268                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43454.045455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44552.495524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40381.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47328.375826                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45209.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45380.503667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46375.091999                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2128                       # number of writebacks
system.l2.writebacks::total                      2128                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2147                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1059                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          818                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6424                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6424                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1521108                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     91778873                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1661249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     86635651                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1353885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     44018611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1619829                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     32386591                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    260975797                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1521108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     91778873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1661249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     86635651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1353885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     44018611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1619829                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     32386591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    260975797                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1521108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     91778873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1661249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     86635651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1353885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     44018611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1619829                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     32386591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    260975797                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.207721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.297312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235177                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.206357                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.242497                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.206780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.294917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.232492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.204296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240680                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.206780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.294917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.232492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.204296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240680                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36216.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42747.495575                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37755.659091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38780.506267                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        34715                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41566.204910                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39508.024390                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39592.409535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40625.124066                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36216.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42747.495575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37755.659091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38780.506267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        34715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41566.204910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39508.024390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39592.409535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40625.124066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36216.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42747.495575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37755.659091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38780.506267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        34715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41566.204910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39508.024390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39592.409535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40625.124066                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               576.788579                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642630                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715141.489726                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.748711                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.039867                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062097                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633936                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633936                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633936                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633936                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633936                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633936                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2944361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2944361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2944361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2944361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2944361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2944361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633994                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50764.844828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50764.844828                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50764.844828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50764.844828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50764.844828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50764.844828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2210724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2210724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2210724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2210724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2210724                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2210724                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51412.186047                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51412.186047                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51412.186047                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51412.186047                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51412.186047                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51412.186047                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375512                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16390.216374                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.109743                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.890257                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898866                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101134                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130737                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130737                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909224                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36856                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36856                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37014                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37014                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37014                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37014                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1148068489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1148068489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4646139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4646139                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1152714628                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1152714628                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1152714628                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1152714628                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167593                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946238                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946238                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946238                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946238                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031566                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019018                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019018                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019018                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31150.110945                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31150.110945                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29405.943038                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29405.943038                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31142.665694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31142.665694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31142.665694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31142.665694                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1785                       # number of writebacks
system.cpu0.dcache.writebacks::total             1785                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26520                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26631                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26631                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26631                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10336                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10336                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    193117910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    193117910                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       956250                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       956250                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194074160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194074160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194074160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194074160                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008852                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008852                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005335                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005335                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005335                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005335                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18684.008320                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18684.008320                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20345.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20345.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18691.530386                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18691.530386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18691.530386                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18691.530386                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.959405                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006662382                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1935889.196154                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.959405                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068845                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.825255                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1618136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1618136                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1618136                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1618136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1618136                       # number of overall hits
system.cpu1.icache.overall_hits::total        1618136                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3104161                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3104161                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3104161                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3104161                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3104161                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3104161                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1618198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1618198                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1618198                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1618198                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1618198                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1618198                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50067.112903                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50067.112903                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50067.112903                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50067.112903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50067.112903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50067.112903                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2441107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2441107                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2441107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2441107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2441107                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2441107                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50856.395833                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50856.395833                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50856.395833                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50856.395833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50856.395833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50856.395833                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7575                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165348183                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7831                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21114.568127                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.203645                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.796355                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887514                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112486                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086674                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086674                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701880                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701880                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2427                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2427                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1684                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1684                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1788554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1788554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1788554                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1788554                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14799                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          234                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          234                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15033                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15033                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15033                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15033                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    465713803                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    465713803                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9382345                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9382345                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    475096148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    475096148                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    475096148                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    475096148                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       702114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       702114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1684                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803587                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013436                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000333                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008335                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008335                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008335                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008335                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31469.275154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31469.275154                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 40095.491453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 40095.491453                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31603.548726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31603.548726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31603.548726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31603.548726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1549                       # number of writebacks
system.cpu1.dcache.writebacks::total             1549                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7285                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          173                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          173                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7458                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7458                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7458                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7514                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7575                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7575                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7575                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7575                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    159497844                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    159497844                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1681862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1681862                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    161179706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    161179706                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    161179706                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    161179706                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21226.755922                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21226.755922                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27571.508197                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27571.508197                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21277.848977                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21277.848977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21277.848977                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21277.848977                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               499.366342                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004685573                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1997386.825050                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.366342                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059882                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.800267                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1637010                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1637010                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1637010                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1637010                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1637010                       # number of overall hits
system.cpu2.icache.overall_hits::total        1637010                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           49                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2229840                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2229840                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2229840                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2229840                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2229840                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2229840                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1637059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1637059                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1637059                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1637059                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1637059                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1637059                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000030                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45506.938776                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45506.938776                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45506.938776                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45506.938776                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45506.938776                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45506.938776                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1798022                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1798022                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1798022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1798022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1798022                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1798022                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43854.195122                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 43854.195122                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 43854.195122                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 43854.195122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 43854.195122                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 43854.195122                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4555                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153825589                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4811                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31973.724589                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.630506                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.369494                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885275                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114725                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1098501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1098501                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717222                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717222                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1736                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1815723                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1815723                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1815723                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1815723                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11427                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11427                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11593                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11593                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11593                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11593                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    390976162                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    390976162                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6118560                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6118560                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    397094722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    397094722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    397094722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    397094722                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1109928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1109928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1827316                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1827316                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1827316                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1827316                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010295                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010295                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006344                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006344                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006344                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006344                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34215.118754                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34215.118754                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 36858.795181                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36858.795181                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34252.973519                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34252.973519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34252.973519                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34252.973519                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          985                       # number of writebacks
system.cpu2.dcache.writebacks::total              985                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6924                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6924                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7038                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7038                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7038                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7038                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4503                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4503                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4555                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4555                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     86229010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     86229010                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1397880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1397880                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     87626890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     87626890                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     87626890                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     87626890                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002493                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002493                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19149.236065                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19149.236065                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 26882.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26882.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 19237.517014                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19237.517014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 19237.517014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19237.517014                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.503348                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007970234                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1976412.223529                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.503348                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063307                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813307                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1637486                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1637486                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1637486                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1637486                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1637486                       # number of overall hits
system.cpu3.icache.overall_hits::total        1637486                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2715974                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2715974                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2715974                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2715974                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2715974                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2715974                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1637537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1637537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1637537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1637537                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1637537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1637537                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53254.392157                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53254.392157                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53254.392157                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53254.392157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53254.392157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53254.392157                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2248843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2248843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2248843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2248843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2248843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2248843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 53543.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53543.880952                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 53543.880952                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53543.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 53543.880952                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53543.880952                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4004                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148897052                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4260                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34952.359624                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.216142                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.783858                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871938                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128062                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1098735                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1098735                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720875                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720875                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1932                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1932                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1771                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1771                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1819610                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1819610                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1819610                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1819610                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7912                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7912                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          166                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8078                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8078                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8078                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8078                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    227396113                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    227396113                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6006910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6006910                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    233403023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    233403023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    233403023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    233403023                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1106647                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1106647                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       721041                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       721041                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1771                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1827688                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1827688                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1827688                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1827688                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007150                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007150                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004420                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004420                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004420                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004420                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28740.661400                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28740.661400                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 36186.204819                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36186.204819                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28893.664645                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28893.664645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28893.664645                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28893.664645                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          942                       # number of writebacks
system.cpu3.dcache.writebacks::total              942                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3948                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3948                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          126                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4074                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4074                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4074                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3964                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3964                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           40                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           40                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4004                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4004                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4004                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4004                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     72909618                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     72909618                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1053469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1053469                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     73963087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     73963087                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     73963087                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     73963087                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003582                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18392.940969                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18392.940969                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26336.725000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26336.725000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18472.299451                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18472.299451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18472.299451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18472.299451                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
