Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 22 17:08:36 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file sistema_complessivo_control_sets_placed.rpt
| Design       : sistema_complessivo
| Device       : xc7a50ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              35 |           10 |
| Yes          | No                    | No                     |              31 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             176 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     | sisB/control_unit/FE0               |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | sisB/uartB/dataIncr                 | sisB/uartB/dataRST                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sisB/uartB/eqOp0_in                 | sisB/uartB/ctRst                    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sisA/uartA/tfSReg[9]_i_1_n_0        |                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | sisB/uartB/rdReg0                   |                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sisB/deb/I17                        |                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sisA/uartA/tfIncr                   | sisA/uartA/Q[1]                     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                     | sisB/uartB/clkDiv0                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | sisB/uartB/dataIncr                 |                                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                     |                                     |                7 |             10 |         1.43 |
|  clk_IBUF_BUFG |                                     | debouncer1/reset_cleared            |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG |                                     | sisA/uartA/tDelayCtr0               |                4 |             13 |         3.25 |
| ~clk_IBUF_BUFG |                                     |                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | sisB/control_unit/write             |                                     |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | debouncer1/deb.count2[0]_i_2__0_n_0 | debouncer1/deb.count2[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | sisB/deb/deb.count2[0]_i_2_n_0      | sisB/deb/deb.count2[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | sisB/deb/I17                        | sisB/mam/count_read[31]_i_1_n_0     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | debouncer1/deb.count[0]_i_1__0_n_0  | debouncer1/deb.count2[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | sisB/deb/deb.count[0]_i_1_n_0       | sisB/deb/deb.count2[0]_i_1_n_0      |                8 |             32 |         4.00 |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+


