;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RX
RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
RX__0__MASK EQU 0x10
RX__0__PC EQU CYREG_PRT12_PC4
RX__0__PORT EQU 12
RX__0__SHIFT EQU 4
RX__AG EQU CYREG_PRT12_AG
RX__BIE EQU CYREG_PRT12_BIE
RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RX__BYP EQU CYREG_PRT12_BYP
RX__DM0 EQU CYREG_PRT12_DM0
RX__DM1 EQU CYREG_PRT12_DM1
RX__DM2 EQU CYREG_PRT12_DM2
RX__DR EQU CYREG_PRT12_DR
RX__INP_DIS EQU CYREG_PRT12_INP_DIS
RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RX__MASK EQU 0x10
RX__PORT EQU 12
RX__PRT EQU CYREG_PRT12_PRT
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RX__PS EQU CYREG_PRT12_PS
RX__SHIFT EQU 4
RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RX__SLW EQU CYREG_PRT12_SLW

; TX
TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
TX__0__MASK EQU 0x20
TX__0__PC EQU CYREG_PRT12_PC5
TX__0__PORT EQU 12
TX__0__SHIFT EQU 5
TX__AG EQU CYREG_PRT12_AG
TX__BIE EQU CYREG_PRT12_BIE
TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX__BYP EQU CYREG_PRT12_BYP
TX__DM0 EQU CYREG_PRT12_DM0
TX__DM1 EQU CYREG_PRT12_DM1
TX__DM2 EQU CYREG_PRT12_DM2
TX__DR EQU CYREG_PRT12_DR
TX__INP_DIS EQU CYREG_PRT12_INP_DIS
TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX__MASK EQU 0x20
TX__PORT EQU 12
TX__PRT EQU CYREG_PRT12_PRT
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX__PS EQU CYREG_PRT12_PS
TX__SHIFT EQU 5
TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX__SLW EQU CYREG_PRT12_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC1
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU0_INTTYPE2
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC2
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU0_INTTYPE3
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC3
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC4
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC5
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU0_INTTYPE6
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC6
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU0_INTTYPE7
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC7
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__AG EQU CYREG_PRT0_AG
LCD_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 1
LCD_LCDPort__SLW EQU CYREG_PRT0_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; VRef
VRef__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
VRef__0__MASK EQU 0x08
VRef__0__PC EQU CYREG_PRT3_PC3
VRef__0__PORT EQU 3
VRef__0__SHIFT EQU 3
VRef__AG EQU CYREG_PRT3_AG
VRef__AMUX EQU CYREG_PRT3_AMUX
VRef__BIE EQU CYREG_PRT3_BIE
VRef__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VRef__BYP EQU CYREG_PRT3_BYP
VRef__CTL EQU CYREG_PRT3_CTL
VRef__DM0 EQU CYREG_PRT3_DM0
VRef__DM1 EQU CYREG_PRT3_DM1
VRef__DM2 EQU CYREG_PRT3_DM2
VRef__DR EQU CYREG_PRT3_DR
VRef__INP_DIS EQU CYREG_PRT3_INP_DIS
VRef__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VRef__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VRef__LCD_EN EQU CYREG_PRT3_LCD_EN
VRef__MASK EQU 0x08
VRef__PORT EQU 3
VRef__PRT EQU CYREG_PRT3_PRT
VRef__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VRef__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VRef__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VRef__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VRef__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VRef__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VRef__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VRef__PS EQU CYREG_PRT3_PS
VRef__SHIFT EQU 3
VRef__SLW EQU CYREG_PRT3_SLW

; Offset
Offset_DAC__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Offset_DAC__0__MASK EQU 0x01
Offset_DAC__0__PC EQU CYREG_PRT0_PC0
Offset_DAC__0__PORT EQU 0
Offset_DAC__0__SHIFT EQU 0
Offset_DAC__AG EQU CYREG_PRT0_AG
Offset_DAC__AMUX EQU CYREG_PRT0_AMUX
Offset_DAC__BIE EQU CYREG_PRT0_BIE
Offset_DAC__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Offset_DAC__BYP EQU CYREG_PRT0_BYP
Offset_DAC__CTL EQU CYREG_PRT0_CTL
Offset_DAC__DM0 EQU CYREG_PRT0_DM0
Offset_DAC__DM1 EQU CYREG_PRT0_DM1
Offset_DAC__DM2 EQU CYREG_PRT0_DM2
Offset_DAC__DR EQU CYREG_PRT0_DR
Offset_DAC__INP_DIS EQU CYREG_PRT0_INP_DIS
Offset_DAC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Offset_DAC__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Offset_DAC__LCD_EN EQU CYREG_PRT0_LCD_EN
Offset_DAC__MASK EQU 0x01
Offset_DAC__PORT EQU 0
Offset_DAC__PRT EQU CYREG_PRT0_PRT
Offset_DAC__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Offset_DAC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Offset_DAC__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Offset_DAC__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Offset_DAC__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Offset_DAC__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Offset_DAC__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Offset_DAC__PS EQU CYREG_PRT0_PS
Offset_DAC__SHIFT EQU 0
Offset_DAC__SLW EQU CYREG_PRT0_SLW
Offset_Gain_SC__BST EQU CYREG_SC1_BST
Offset_Gain_SC__CLK EQU CYREG_SC1_CLK
Offset_Gain_SC__CMPINV EQU CYREG_SC_CMPINV
Offset_Gain_SC__CMPINV_MASK EQU 0x02
Offset_Gain_SC__CPTR EQU CYREG_SC_CPTR
Offset_Gain_SC__CPTR_MASK EQU 0x02
Offset_Gain_SC__CR0 EQU CYREG_SC1_CR0
Offset_Gain_SC__CR1 EQU CYREG_SC1_CR1
Offset_Gain_SC__CR2 EQU CYREG_SC1_CR2
Offset_Gain_SC__MSK EQU CYREG_SC_MSK
Offset_Gain_SC__MSK_MASK EQU 0x02
Offset_Gain_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Offset_Gain_SC__PM_ACT_MSK EQU 0x02
Offset_Gain_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Offset_Gain_SC__PM_STBY_MSK EQU 0x02
Offset_Gain_SC__SR EQU CYREG_SC_SR
Offset_Gain_SC__SR_MASK EQU 0x02
Offset_Gain_SC__SW0 EQU CYREG_SC1_SW0
Offset_Gain_SC__SW10 EQU CYREG_SC1_SW10
Offset_Gain_SC__SW2 EQU CYREG_SC1_SW2
Offset_Gain_SC__SW3 EQU CYREG_SC1_SW3
Offset_Gain_SC__SW4 EQU CYREG_SC1_SW4
Offset_Gain_SC__SW6 EQU CYREG_SC1_SW6
Offset_Gain_SC__SW7 EQU CYREG_SC1_SW7
Offset_Gain_SC__SW8 EQU CYREG_SC1_SW8
Offset_Gain_SC__WRK1 EQU CYREG_SC_WRK1
Offset_Gain_SC__WRK1_MASK EQU 0x02
Offset_viDAC8__CR0 EQU CYREG_DAC2_CR0
Offset_viDAC8__CR1 EQU CYREG_DAC2_CR1
Offset_viDAC8__D EQU CYREG_DAC2_D
Offset_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Offset_viDAC8__PM_ACT_MSK EQU 0x04
Offset_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Offset_viDAC8__PM_STBY_MSK EQU 0x04
Offset_viDAC8__STROBE EQU CYREG_DAC2_STROBE
Offset_viDAC8__SW0 EQU CYREG_DAC2_SW0
Offset_viDAC8__SW2 EQU CYREG_DAC2_SW2
Offset_viDAC8__SW3 EQU CYREG_DAC2_SW3
Offset_viDAC8__SW4 EQU CYREG_DAC2_SW4
Offset_viDAC8__TR EQU CYREG_DAC2_TR
Offset_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
Offset_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
Offset_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
Offset_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
Offset_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
Offset_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
Offset_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
Offset_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
Offset_viDAC8__TST EQU CYREG_DAC2_TST

; PIDIsr
PIDIsr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PIDIsr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PIDIsr__INTC_MASK EQU 0x01
PIDIsr__INTC_NUMBER EQU 0
PIDIsr__INTC_PRIOR_NUM EQU 7
PIDIsr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
PIDIsr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PIDIsr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x04
USBUART_ep_1__INTC_NUMBER EQU 2
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x08
USBUART_ep_2__INTC_NUMBER EQU 3
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x10
USBUART_ep_3__INTC_NUMBER EQU 4
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; CapSense
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB09_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB09_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB09_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB11_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB08_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB08_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB08_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB08_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB08_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB08_F1
CapSense_CmodCH0__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_CmodCH0__0__MASK EQU 0x10
CapSense_CmodCH0__0__PC EQU CYREG_PRT2_PC4
CapSense_CmodCH0__0__PORT EQU 2
CapSense_CmodCH0__0__SHIFT EQU 4
CapSense_CmodCH0__AG EQU CYREG_PRT2_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT2_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT2_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT2_BYP
CapSense_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x10
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT2_PC4
CapSense_CmodCH0__Cmod_CH0__PORT EQU 2
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 4
CapSense_CmodCH0__CTL EQU CYREG_PRT2_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT2_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT2_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT2_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT2_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_CmodCH0__MASK EQU 0x10
CapSense_CmodCH0__PORT EQU 2
CapSense_CmodCH0__PRT EQU CYREG_PRT2_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT2_PS
CapSense_CmodCH0__SHIFT EQU 4
CapSense_CmodCH0__SLW EQU CYREG_PRT2_SLW
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP2_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x04
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 2
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP2_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT2_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 2
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT2_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x04
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 2
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x04
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x04
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP2_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP2_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP2_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP2_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP2_SW6
CapSense_CompCH0_ctComp__TR0 EQU CYREG_CMP2_TR0
CapSense_CompCH0_ctComp__TR1 EQU CYREG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
CapSense_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
CapSense_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x04
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 2
CapSense_IdacCH0_viDAC8__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0_viDAC8__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0_viDAC8__D EQU CYREG_DAC0_D
CapSense_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0_viDAC8__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0_viDAC8__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0_viDAC8__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0_viDAC8__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0_viDAC8__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0_viDAC8__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0_viDAC8__TST EQU CYREG_DAC0_TST
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__INDEX EQU 0x01
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x02
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x02
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x02
CapSense_IsrCH0__INTC_NUMBER EQU 1
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB15_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB15_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB15_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB15_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB15_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB15_F1
CapSense_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB12_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB12_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB12_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB12_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB12_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB12_F1
CapSense_PortCH0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__0__MASK EQU 0x01
CapSense_PortCH0__0__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__0__PORT EQU 2
CapSense_PortCH0__0__SHIFT EQU 0
CapSense_PortCH0__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
CapSense_PortCH0__1__MASK EQU 0x02
CapSense_PortCH0__1__PC EQU CYREG_PRT2_PC1
CapSense_PortCH0__1__PORT EQU 2
CapSense_PortCH0__1__SHIFT EQU 1
CapSense_PortCH0__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
CapSense_PortCH0__2__MASK EQU 0x04
CapSense_PortCH0__2__PC EQU CYREG_PRT2_PC2
CapSense_PortCH0__2__PORT EQU 2
CapSense_PortCH0__2__SHIFT EQU 2
CapSense_PortCH0__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
CapSense_PortCH0__3__MASK EQU 0x08
CapSense_PortCH0__3__PC EQU CYREG_PRT2_PC3
CapSense_PortCH0__3__PORT EQU 2
CapSense_PortCH0__3__SHIFT EQU 3
CapSense_PortCH0__AG EQU CYREG_PRT2_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT2_AMUX
CapSense_PortCH0__BACK__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE0
CapSense_PortCH0__BACK__BTN__MASK EQU 0x01
CapSense_PortCH0__BACK__BTN__PC EQU CYREG_PRT2_PC0
CapSense_PortCH0__BACK__BTN__PORT EQU 2
CapSense_PortCH0__BACK__BTN__SHIFT EQU 0
CapSense_PortCH0__BIE EQU CYREG_PRT2_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CapSense_PortCH0__BYP EQU CYREG_PRT2_BYP
CapSense_PortCH0__CTL EQU CYREG_PRT2_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT2_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT2_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT2_DM2
CapSense_PortCH0__DOWN__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE2
CapSense_PortCH0__DOWN__BTN__MASK EQU 0x04
CapSense_PortCH0__DOWN__BTN__PC EQU CYREG_PRT2_PC2
CapSense_PortCH0__DOWN__BTN__PORT EQU 2
CapSense_PortCH0__DOWN__BTN__SHIFT EQU 2
CapSense_PortCH0__DR EQU CYREG_PRT2_DR
CapSense_PortCH0__ENTER__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE1
CapSense_PortCH0__ENTER__BTN__MASK EQU 0x02
CapSense_PortCH0__ENTER__BTN__PC EQU CYREG_PRT2_PC1
CapSense_PortCH0__ENTER__BTN__PORT EQU 2
CapSense_PortCH0__ENTER__BTN__SHIFT EQU 1
CapSense_PortCH0__INP_DIS EQU CYREG_PRT2_INP_DIS
CapSense_PortCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT2_LCD_EN
CapSense_PortCH0__PORT EQU 2
CapSense_PortCH0__PRT EQU CYREG_PRT2_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT2_PS
CapSense_PortCH0__SLW EQU CYREG_PRT2_SLW
CapSense_PortCH0__UP__BTN__INTTYPE EQU CYREG_PICU2_INTTYPE3
CapSense_PortCH0__UP__BTN__MASK EQU 0x08
CapSense_PortCH0__UP__BTN__PC EQU CYREG_PRT2_PC3
CapSense_PortCH0__UP__BTN__PORT EQU 2
CapSense_PortCH0__UP__BTN__SHIFT EQU 3

; O_Buffer
O_Buffer_ABuf__CR EQU CYREG_OPAMP2_CR
O_Buffer_ABuf__MX EQU CYREG_OPAMP2_MX
O_Buffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
O_Buffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
O_Buffer_ABuf__PM_ACT_MSK EQU 0x04
O_Buffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
O_Buffer_ABuf__PM_STBY_MSK EQU 0x04
O_Buffer_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
O_Buffer_ABuf__SW EQU CYREG_OPAMP2_SW
O_Buffer_ABuf__TR0 EQU CYREG_OPAMP2_TR0
O_Buffer_ABuf__TR1 EQU CYREG_OPAMP2_TR1

; BufferDMA
BufferDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
BufferDMA__DRQ_NUMBER EQU 10
BufferDMA__NUMBEROF_TDS EQU 0
BufferDMA__PRIORITY EQU 2
BufferDMA__TERMIN_EN EQU 0
BufferDMA__TERMIN_SEL EQU 0
BufferDMA__TERMOUT0_EN EQU 1
BufferDMA__TERMOUT0_SEL EQU 10
BufferDMA__TERMOUT1_EN EQU 0
BufferDMA__TERMOUT1_SEL EQU 0

; SourceDMA
SourceDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
SourceDMA__DRQ_NUMBER EQU 1
SourceDMA__NUMBEROF_TDS EQU 0
SourceDMA__PRIORITY EQU 3
SourceDMA__TERMIN_EN EQU 0
SourceDMA__TERMIN_SEL EQU 0
SourceDMA__TERMOUT0_EN EQU 0
SourceDMA__TERMOUT0_SEL EQU 0
SourceDMA__TERMOUT1_EN EQU 0
SourceDMA__TERMOUT1_SEL EQU 0

; CurrentDMA
CurrentDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
CurrentDMA__DRQ_NUMBER EQU 0
CurrentDMA__NUMBEROF_TDS EQU 0
CurrentDMA__PRIORITY EQU 2
CurrentDMA__TERMIN_EN EQU 0
CurrentDMA__TERMIN_SEL EQU 0
CurrentDMA__TERMOUT0_EN EQU 0
CurrentDMA__TERMOUT0_SEL EQU 0
CurrentDMA__TERMOUT1_EN EQU 0
CurrentDMA__TERMOUT1_SEL EQU 0

; GDT_Buffer
GDT_Buffer_ABuf__CR EQU CYREG_OPAMP1_CR
GDT_Buffer_ABuf__MX EQU CYREG_OPAMP1_MX
GDT_Buffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
GDT_Buffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
GDT_Buffer_ABuf__PM_ACT_MSK EQU 0x02
GDT_Buffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
GDT_Buffer_ABuf__PM_STBY_MSK EQU 0x02
GDT_Buffer_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
GDT_Buffer_ABuf__SW EQU CYREG_OPAMP1_SW
GDT_Buffer_ABuf__TR0 EQU CYREG_OPAMP1_TR0
GDT_Buffer_ABuf__TR1 EQU CYREG_OPAMP1_TR1

; Gate_Drive
Gate_Drive__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Gate_Drive__0__MASK EQU 0x80
Gate_Drive__0__PC EQU CYREG_PRT3_PC7
Gate_Drive__0__PORT EQU 3
Gate_Drive__0__SHIFT EQU 7
Gate_Drive__AG EQU CYREG_PRT3_AG
Gate_Drive__AMUX EQU CYREG_PRT3_AMUX
Gate_Drive__BIE EQU CYREG_PRT3_BIE
Gate_Drive__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Gate_Drive__BYP EQU CYREG_PRT3_BYP
Gate_Drive__CTL EQU CYREG_PRT3_CTL
Gate_Drive__DM0 EQU CYREG_PRT3_DM0
Gate_Drive__DM1 EQU CYREG_PRT3_DM1
Gate_Drive__DM2 EQU CYREG_PRT3_DM2
Gate_Drive__DR EQU CYREG_PRT3_DR
Gate_Drive__INP_DIS EQU CYREG_PRT3_INP_DIS
Gate_Drive__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Gate_Drive__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Gate_Drive__LCD_EN EQU CYREG_PRT3_LCD_EN
Gate_Drive__MASK EQU 0x80
Gate_Drive__PORT EQU 3
Gate_Drive__PRT EQU CYREG_PRT3_PRT
Gate_Drive__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Gate_Drive__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Gate_Drive__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Gate_Drive__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Gate_Drive__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Gate_Drive__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Gate_Drive__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Gate_Drive__PS EQU CYREG_PRT3_PS
Gate_Drive__SHIFT EQU 7
Gate_Drive__SLW EQU CYREG_PRT3_SLW
Gate_Drive_Tune_DAC__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Gate_Drive_Tune_DAC__0__MASK EQU 0x40
Gate_Drive_Tune_DAC__0__PC EQU CYREG_PRT3_PC6
Gate_Drive_Tune_DAC__0__PORT EQU 3
Gate_Drive_Tune_DAC__0__SHIFT EQU 6
Gate_Drive_Tune_DAC__AG EQU CYREG_PRT3_AG
Gate_Drive_Tune_DAC__AMUX EQU CYREG_PRT3_AMUX
Gate_Drive_Tune_DAC__BIE EQU CYREG_PRT3_BIE
Gate_Drive_Tune_DAC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Gate_Drive_Tune_DAC__BYP EQU CYREG_PRT3_BYP
Gate_Drive_Tune_DAC__CTL EQU CYREG_PRT3_CTL
Gate_Drive_Tune_DAC__DM0 EQU CYREG_PRT3_DM0
Gate_Drive_Tune_DAC__DM1 EQU CYREG_PRT3_DM1
Gate_Drive_Tune_DAC__DM2 EQU CYREG_PRT3_DM2
Gate_Drive_Tune_DAC__DR EQU CYREG_PRT3_DR
Gate_Drive_Tune_DAC__INP_DIS EQU CYREG_PRT3_INP_DIS
Gate_Drive_Tune_DAC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Gate_Drive_Tune_DAC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Gate_Drive_Tune_DAC__LCD_EN EQU CYREG_PRT3_LCD_EN
Gate_Drive_Tune_DAC__MASK EQU 0x40
Gate_Drive_Tune_DAC__PORT EQU 3
Gate_Drive_Tune_DAC__PRT EQU CYREG_PRT3_PRT
Gate_Drive_Tune_DAC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Gate_Drive_Tune_DAC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Gate_Drive_Tune_DAC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Gate_Drive_Tune_DAC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Gate_Drive_Tune_DAC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Gate_Drive_Tune_DAC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Gate_Drive_Tune_DAC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Gate_Drive_Tune_DAC__PS EQU CYREG_PRT3_PS
Gate_Drive_Tune_DAC__SHIFT EQU 6
Gate_Drive_Tune_DAC__SLW EQU CYREG_PRT3_SLW
Gate_Drive_Tune_viDAC8__CR0 EQU CYREG_DAC3_CR0
Gate_Drive_Tune_viDAC8__CR1 EQU CYREG_DAC3_CR1
Gate_Drive_Tune_viDAC8__D EQU CYREG_DAC3_D
Gate_Drive_Tune_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Gate_Drive_Tune_viDAC8__PM_ACT_MSK EQU 0x08
Gate_Drive_Tune_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Gate_Drive_Tune_viDAC8__PM_STBY_MSK EQU 0x08
Gate_Drive_Tune_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Gate_Drive_Tune_viDAC8__SW0 EQU CYREG_DAC3_SW0
Gate_Drive_Tune_viDAC8__SW2 EQU CYREG_DAC3_SW2
Gate_Drive_Tune_viDAC8__SW3 EQU CYREG_DAC3_SW3
Gate_Drive_Tune_viDAC8__SW4 EQU CYREG_DAC3_SW4
Gate_Drive_Tune_viDAC8__TR EQU CYREG_DAC3_TR
Gate_Drive_Tune_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Gate_Drive_Tune_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Gate_Drive_Tune_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Gate_Drive_Tune_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Gate_Drive_Tune_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Gate_Drive_Tune_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Gate_Drive_Tune_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Gate_Drive_Tune_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Gate_Drive_Tune_viDAC8__TST EQU CYREG_DAC3_TST

; Source_ADC
Source_ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
Source_ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
Source_ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
Source_ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
Source_ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
Source_ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
Source_ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
Source_ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
Source_ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Source_ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
Source_ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Source_ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
Source_ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
Source_ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
Source_ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
Source_ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
Source_ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
Source_ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
Source_ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
Source_ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
Source_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
Source_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
Source_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
Source_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
Source_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
Source_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
Source_ADC_theACLK__INDEX EQU 0x01
Source_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
Source_ADC_theACLK__PM_ACT_MSK EQU 0x02
Source_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
Source_ADC_theACLK__PM_STBY_MSK EQU 0x02

; I_Sense_Low
I_Sense_Low__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
I_Sense_Low__0__MASK EQU 0x80
I_Sense_Low__0__PC EQU CYREG_PRT1_PC7
I_Sense_Low__0__PORT EQU 1
I_Sense_Low__0__SHIFT EQU 7
I_Sense_Low__AG EQU CYREG_PRT1_AG
I_Sense_Low__AMUX EQU CYREG_PRT1_AMUX
I_Sense_Low__BIE EQU CYREG_PRT1_BIE
I_Sense_Low__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I_Sense_Low__BYP EQU CYREG_PRT1_BYP
I_Sense_Low__CTL EQU CYREG_PRT1_CTL
I_Sense_Low__DM0 EQU CYREG_PRT1_DM0
I_Sense_Low__DM1 EQU CYREG_PRT1_DM1
I_Sense_Low__DM2 EQU CYREG_PRT1_DM2
I_Sense_Low__DR EQU CYREG_PRT1_DR
I_Sense_Low__INP_DIS EQU CYREG_PRT1_INP_DIS
I_Sense_Low__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
I_Sense_Low__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I_Sense_Low__LCD_EN EQU CYREG_PRT1_LCD_EN
I_Sense_Low__MASK EQU 0x80
I_Sense_Low__PORT EQU 1
I_Sense_Low__PRT EQU CYREG_PRT1_PRT
I_Sense_Low__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I_Sense_Low__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I_Sense_Low__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I_Sense_Low__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I_Sense_Low__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I_Sense_Low__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I_Sense_Low__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I_Sense_Low__PS EQU CYREG_PRT1_PS
I_Sense_Low__SHIFT EQU 7
I_Sense_Low__SLW EQU CYREG_PRT1_SLW

; I_Sense_High
I_Sense_High__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
I_Sense_High__0__MASK EQU 0x40
I_Sense_High__0__PC EQU CYREG_PRT1_PC6
I_Sense_High__0__PORT EQU 1
I_Sense_High__0__SHIFT EQU 6
I_Sense_High__AG EQU CYREG_PRT1_AG
I_Sense_High__AMUX EQU CYREG_PRT1_AMUX
I_Sense_High__BIE EQU CYREG_PRT1_BIE
I_Sense_High__BIT_MASK EQU CYREG_PRT1_BIT_MASK
I_Sense_High__BYP EQU CYREG_PRT1_BYP
I_Sense_High__CTL EQU CYREG_PRT1_CTL
I_Sense_High__DM0 EQU CYREG_PRT1_DM0
I_Sense_High__DM1 EQU CYREG_PRT1_DM1
I_Sense_High__DM2 EQU CYREG_PRT1_DM2
I_Sense_High__DR EQU CYREG_PRT1_DR
I_Sense_High__INP_DIS EQU CYREG_PRT1_INP_DIS
I_Sense_High__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
I_Sense_High__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
I_Sense_High__LCD_EN EQU CYREG_PRT1_LCD_EN
I_Sense_High__MASK EQU 0x40
I_Sense_High__PORT EQU 1
I_Sense_High__PRT EQU CYREG_PRT1_PRT
I_Sense_High__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
I_Sense_High__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
I_Sense_High__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
I_Sense_High__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
I_Sense_High__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
I_Sense_High__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
I_Sense_High__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
I_Sense_High__PS EQU CYREG_PRT1_PS
I_Sense_High__SHIFT EQU 6
I_Sense_High__SLW EQU CYREG_PRT1_SLW

; I_Source_ADC
I_Source_ADC_DEC__COHER EQU CYREG_DEC_COHER
I_Source_ADC_DEC__CR EQU CYREG_DEC_CR
I_Source_ADC_DEC__DR1 EQU CYREG_DEC_DR1
I_Source_ADC_DEC__DR2 EQU CYREG_DEC_DR2
I_Source_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
I_Source_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
I_Source_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
I_Source_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
I_Source_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
I_Source_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
I_Source_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
I_Source_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
I_Source_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
I_Source_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
I_Source_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
I_Source_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
I_Source_ADC_DEC__PM_ACT_MSK EQU 0x01
I_Source_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
I_Source_ADC_DEC__PM_STBY_MSK EQU 0x01
I_Source_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
I_Source_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
I_Source_ADC_DEC__SR EQU CYREG_DEC_SR
I_Source_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
I_Source_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
I_Source_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
I_Source_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
I_Source_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
I_Source_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
I_Source_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
I_Source_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
I_Source_ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
I_Source_ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
I_Source_ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
I_Source_ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
I_Source_ADC_DSM__CLK EQU CYREG_DSM0_CLK
I_Source_ADC_DSM__CR0 EQU CYREG_DSM0_CR0
I_Source_ADC_DSM__CR1 EQU CYREG_DSM0_CR1
I_Source_ADC_DSM__CR10 EQU CYREG_DSM0_CR10
I_Source_ADC_DSM__CR11 EQU CYREG_DSM0_CR11
I_Source_ADC_DSM__CR12 EQU CYREG_DSM0_CR12
I_Source_ADC_DSM__CR13 EQU CYREG_DSM0_CR13
I_Source_ADC_DSM__CR14 EQU CYREG_DSM0_CR14
I_Source_ADC_DSM__CR15 EQU CYREG_DSM0_CR15
I_Source_ADC_DSM__CR16 EQU CYREG_DSM0_CR16
I_Source_ADC_DSM__CR17 EQU CYREG_DSM0_CR17
I_Source_ADC_DSM__CR2 EQU CYREG_DSM0_CR2
I_Source_ADC_DSM__CR3 EQU CYREG_DSM0_CR3
I_Source_ADC_DSM__CR4 EQU CYREG_DSM0_CR4
I_Source_ADC_DSM__CR5 EQU CYREG_DSM0_CR5
I_Source_ADC_DSM__CR6 EQU CYREG_DSM0_CR6
I_Source_ADC_DSM__CR7 EQU CYREG_DSM0_CR7
I_Source_ADC_DSM__CR8 EQU CYREG_DSM0_CR8
I_Source_ADC_DSM__CR9 EQU CYREG_DSM0_CR9
I_Source_ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
I_Source_ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
I_Source_ADC_DSM__MISC EQU CYREG_DSM0_MISC
I_Source_ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
I_Source_ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
I_Source_ADC_DSM__REF0 EQU CYREG_DSM0_REF0
I_Source_ADC_DSM__REF1 EQU CYREG_DSM0_REF1
I_Source_ADC_DSM__REF2 EQU CYREG_DSM0_REF2
I_Source_ADC_DSM__REF3 EQU CYREG_DSM0_REF3
I_Source_ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
I_Source_ADC_DSM__SW0 EQU CYREG_DSM0_SW0
I_Source_ADC_DSM__SW2 EQU CYREG_DSM0_SW2
I_Source_ADC_DSM__SW3 EQU CYREG_DSM0_SW3
I_Source_ADC_DSM__SW4 EQU CYREG_DSM0_SW4
I_Source_ADC_DSM__SW6 EQU CYREG_DSM0_SW6
I_Source_ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
I_Source_ADC_DSM__TST0 EQU CYREG_DSM0_TST0
I_Source_ADC_DSM__TST1 EQU CYREG_DSM0_TST1
I_Source_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
I_Source_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
I_Source_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
I_Source_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
I_Source_ADC_Ext_CP_Clk__INDEX EQU 0x00
I_Source_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I_Source_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
I_Source_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I_Source_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
I_Source_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
I_Source_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
I_Source_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
I_Source_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
I_Source_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
I_Source_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
I_Source_ADC_theACLK__INDEX EQU 0x00
I_Source_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
I_Source_ADC_theACLK__PM_ACT_MSK EQU 0x01
I_Source_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
I_Source_ADC_theACLK__PM_STBY_MSK EQU 0x01

; Source_Sense
Source_Sense__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Source_Sense__0__MASK EQU 0x10
Source_Sense__0__PC EQU CYREG_PRT3_PC4
Source_Sense__0__PORT EQU 3
Source_Sense__0__SHIFT EQU 4
Source_Sense__AG EQU CYREG_PRT3_AG
Source_Sense__AMUX EQU CYREG_PRT3_AMUX
Source_Sense__BIE EQU CYREG_PRT3_BIE
Source_Sense__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Source_Sense__BYP EQU CYREG_PRT3_BYP
Source_Sense__CTL EQU CYREG_PRT3_CTL
Source_Sense__DM0 EQU CYREG_PRT3_DM0
Source_Sense__DM1 EQU CYREG_PRT3_DM1
Source_Sense__DM2 EQU CYREG_PRT3_DM2
Source_Sense__DR EQU CYREG_PRT3_DR
Source_Sense__INP_DIS EQU CYREG_PRT3_INP_DIS
Source_Sense__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Source_Sense__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Source_Sense__LCD_EN EQU CYREG_PRT3_LCD_EN
Source_Sense__MASK EQU 0x10
Source_Sense__PORT EQU 3
Source_Sense__PRT EQU CYREG_PRT3_PRT
Source_Sense__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Source_Sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Source_Sense__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Source_Sense__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Source_Sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Source_Sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Source_Sense__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Source_Sense__PS EQU CYREG_PRT3_PS
Source_Sense__SHIFT EQU 4
Source_Sense__SLW EQU CYREG_PRT3_SLW

; Output_On_LED
Output_On_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Output_On_LED__0__MASK EQU 0x01
Output_On_LED__0__PC EQU CYREG_PRT3_PC0
Output_On_LED__0__PORT EQU 3
Output_On_LED__0__SHIFT EQU 0
Output_On_LED__AG EQU CYREG_PRT3_AG
Output_On_LED__AMUX EQU CYREG_PRT3_AMUX
Output_On_LED__BIE EQU CYREG_PRT3_BIE
Output_On_LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_On_LED__BYP EQU CYREG_PRT3_BYP
Output_On_LED__CTL EQU CYREG_PRT3_CTL
Output_On_LED__DM0 EQU CYREG_PRT3_DM0
Output_On_LED__DM1 EQU CYREG_PRT3_DM1
Output_On_LED__DM2 EQU CYREG_PRT3_DM2
Output_On_LED__DR EQU CYREG_PRT3_DR
Output_On_LED__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_On_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Output_On_LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_On_LED__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_On_LED__MASK EQU 0x01
Output_On_LED__PORT EQU 3
Output_On_LED__PRT EQU CYREG_PRT3_PRT
Output_On_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_On_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_On_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_On_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_On_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_On_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_On_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_On_LED__PS EQU CYREG_PRT3_PS
Output_On_LED__SHIFT EQU 0
Output_On_LED__SLW EQU CYREG_PRT3_SLW

; ConversionClock
ConversionClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ConversionClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ConversionClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ConversionClock__CFG2_SRC_SEL_MASK EQU 0x07
ConversionClock__INDEX EQU 0x03
ConversionClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ConversionClock__PM_ACT_MSK EQU 0x08
ConversionClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ConversionClock__PM_STBY_MSK EQU 0x08

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x400
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000403
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
