<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Mon, 30 Sep 2024 19:03:50 GMT</pubDate>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,228</stars>
      <forks>688</forks>
      <addStars>3</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>efabless/caravel_user_project</title>
      <link>https://github.com/efabless/caravel_user_project</link>
      <description>https://caravel-user-project.readthedocs.io</description>
      <guid>https://github.com/efabless/caravel_user_project</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>180</stars>
      <forks>330</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42048757?s=40&amp;v=4</avatar>
          <name>jeffdi</name>
          <url>https://github.com/jeffdi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67271180?s=40&amp;v=4</avatar>
          <name>marwaneltoukhy</name>
          <url>https://github.com/marwaneltoukhy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25064257?s=40&amp;v=4</avatar>
          <name>Manarabdelaty</name>
          <url>https://github.com/Manarabdelaty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12303699?s=40&amp;v=4</avatar>
          <name>kareefardi</name>
          <url>https://github.com/kareefardi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47463234?s=40&amp;v=4</avatar>
          <name>a-omla</name>
          <url>https://github.com/a-omla</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>olofk/serv</title>
      <link>https://github.com/olofk/serv</link>
      <description>SERV - The SErial RISC-V CPU</description>
      <guid>https://github.com/olofk/serv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,398</stars>
      <forks>184</forks>
      <addStars>10</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6585129?s=40&amp;v=4</avatar>
          <name>trabucayre</name>
          <url>https://github.com/trabucayre</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/82087831?s=40&amp;v=4</avatar>
          <name>Abdulwadoodd</name>
          <url>https://github.com/Abdulwadoodd</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/299017?s=40&amp;v=4</avatar>
          <name>wallento</name>
          <url>https://github.com/wallento</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/789580?s=40&amp;v=4</avatar>
          <name>Martoni</name>
          <url>https://github.com/Martoni</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>riscv-mcu/e203_hbirdv2</title>
      <link>https://github.com/riscv-mcu/e203_hbirdv2</link>
      <description>The Ultra-Low Power RISC-V Core</description>
      <guid>https://github.com/riscv-mcu/e203_hbirdv2</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,215</stars>
      <forks>338</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13828612?s=40&amp;v=4</avatar>
          <name>hucan7</name>
          <url>https://github.com/hucan7</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1538922?s=40&amp;v=4</avatar>
          <name>fanghuaqi</name>
          <url>https://github.com/fanghuaqi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/144345?s=40&amp;v=4</avatar>
          <name>Carton</name>
          <url>https://github.com/Carton</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/766788?s=40&amp;v=4</avatar>
          <name>howard0su</name>
          <url>https://github.com/howard0su</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1916518?s=40&amp;v=4</avatar>
          <name>Icenowy</name>
          <url>https://github.com/Icenowy</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>3,077</stars>
      <forks>748</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lnis-uofu/OpenFPGA</title>
      <link>https://github.com/lnis-uofu/OpenFPGA</link>
      <description>An Open-source FPGA IP Generator</description>
      <guid>https://github.com/lnis-uofu/OpenFPGA</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>821</stars>
      <forks>160</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11499826?s=40&amp;v=4</avatar>
          <name>tangxifan</name>
          <url>https://github.com/tangxifan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6169914?s=40&amp;v=4</avatar>
          <name>ganeshgore</name>
          <url>https://github.com/ganeshgore</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43420516?s=40&amp;v=4</avatar>
          <name>BaudouinChauviere</name>
          <url>https://github.com/BaudouinChauviere</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>sheldonucr/ucr-eecs168-lab</title>
      <link>https://github.com/sheldonucr/ucr-eecs168-lab</link>
      <description>The lab schedules for EECS168 at UC Riverside</description>
      <guid>https://github.com/sheldonucr/ucr-eecs168-lab</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>474</stars>
      <forks>32</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/16601970?s=40&amp;v=4</avatar>
          <name>craje92</name>
          <url>https://github.com/craje92</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33165412?s=40&amp;v=4</avatar>
          <name>hzhou012</name>
          <url>https://github.com/hzhou012</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22084012?s=40&amp;v=4</avatar>
          <name>hzhouplus</name>
          <url>https://github.com/hzhouplus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22083843?s=40&amp;v=4</avatar>
          <name>psythefirst</name>
          <url>https://github.com/psythefirst</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/49456654?s=40&amp;v=4</avatar>
          <name>jinweizhang001</name>
          <url>https://github.com/jinweizhang001</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>