Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : top
Version: Q-2019.12-SP5-2
Date   : Sun Jun 27 20:33:11 2021
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.08 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.71 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1815/Y (AOI21X1)                                       0.18      19.37 r
  U640/Y (XOR2X1)                                         0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.08 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.71 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1817/Y (AOI21X1)                                       0.18      19.37 r
  U1819/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.08 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.71 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1822/Y (AOI21X1)                                       0.18      19.37 r
  U1824/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.66 f
  U494/CO (ADDFHX1)                                       0.28      17.94 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.76 r
  U1156/Y (OAI21X2)                                       0.11      18.87 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1380/Y (OAI2BB1X1)                                     0.25      19.39 f
  U652/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.66 f
  U494/CO (ADDFHX1)                                       0.28      17.94 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.76 r
  U1156/Y (OAI21X2)                                       0.11      18.87 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1378/Y (OAI2BB1X1)                                     0.25      19.39 f
  U653/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.66 f
  U494/CO (ADDFHX1)                                       0.28      17.94 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.76 r
  U1156/Y (OAI21X2)                                       0.11      18.87 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1382/Y (OAI2BB1X1)                                     0.25      19.39 f
  U655/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.65 f
  U494/CO (ADDFHX1)                                       0.28      17.93 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.75 r
  U1156/Y (OAI21X2)                                       0.11      18.86 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1380/Y (OAI2BB1X1)                                     0.25      19.39 f
  U652/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.65 f
  U494/CO (ADDFHX1)                                       0.28      17.93 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.75 r
  U1156/Y (OAI21X2)                                       0.11      18.86 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1378/Y (OAI2BB1X1)                                     0.25      19.39 f
  U653/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U1134/Y (INVXL)                                         0.11      16.53 r
  U961/Y (NOR2X1)                                         0.07      16.60 f
  U856/S (ADDFX1)                                         0.57      17.17 f
  U1143/CO (ADDFHX1)                                      0.48      17.65 f
  U494/CO (ADDFHX1)                                       0.28      17.93 f
  U1598/S (ADDFX1)                                        0.62      18.55 f
  U1597/Y (NOR2X2)                                        0.20      18.75 r
  U1156/Y (OAI21X2)                                       0.11      18.86 f
  U717/Y (AOI21X1)                                        0.16      19.02 r
  U1078/Y (OAI21X1)                                       0.12      19.14 f
  U1382/Y (OAI2BB1X1)                                     0.25      19.39 f
  U655/Y (XOR2X1)                                         0.21      19.60 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.07 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.70 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1815/Y (AOI21X1)                                       0.18      19.37 r
  U640/Y (XOR2X1)                                         0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.07 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.70 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1817/Y (AOI21X1)                                       0.18      19.37 r
  U1819/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U595/Y (INVX1)                                          0.14      16.56 r
  U1759/Y (NOR2X1)                                        0.08      16.65 f
  U1790/S (ADDFX1)                                        0.56      17.21 f
  U1792/CO (ADDFHX1)                                      0.50      17.71 f
  U1795/CO (ADDFX2)                                       0.37      18.07 f
  U1175/S (ADDFHX1)                                       0.42      18.49 f
  U1075/Y (NOR2X1)                                        0.21      18.70 r
  U364/Y (OAI21X1)                                        0.14      18.85 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.19 f
  U1822/Y (AOI21X1)                                       0.18      19.37 r
  U1824/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.47       0.47 r
  U1620/Y (OAI21X1)                                       0.19       0.66 f
  U371/Y (INVXL)                                          0.12       0.78 r
  U406/Y (NAND2X1)                                        0.07       0.86 f
  U1307/Y (NAND2X1)                                       0.13       0.99 r
  U1192/Y (NAND2X1)                                       0.13       1.12 f
  U491/Y (OAI21X1)                                        0.16       1.28 r
  U400/Y (INVXL)                                          0.08       1.36 f
  U486/Y (NAND2X1)                                        0.11       1.48 r
  U476/Y (OAI21X1)                                        0.13       1.60 f
  U472/Y (OAI21X1)                                        0.26       1.86 r
  U1626/Y (NAND2X2)                                       0.11       1.97 f
  U1627/Y (INVX2)                                         0.08       2.05 r
  U1283/Y (MXI2X1)                                        0.14       2.20 f
  U676/Y (NAND2X1)                                        0.21       2.41 r
  U1630/Y (OAI2BB1X2)                                     0.13       2.53 f
  U1125/Y (NOR2X2)                                        0.13       2.66 r
  U330/Y (NOR2X1)                                         0.10       2.76 f
  U638/Y (NAND2X2)                                        0.14       2.90 r
  U1199/Y (NAND2X2)                                       0.10       3.00 f
  U1635/Y (NAND2X4)                                       0.16       3.16 r
  U1636/Y (NAND2X4)                                       0.09       3.25 f
  U632/Y (NAND2X2)                                        0.09       3.34 r
  U629/Y (OAI21X2)                                        0.11       3.45 f
  U1101/Y (NOR2X1)                                        0.20       3.65 r
  U625/Y (NOR2X1)                                         0.11       3.76 f
  U1640/Y (OAI2BB1X2)                                     0.18       3.94 f
  U1641/Y (NAND2XL)                                       0.06       4.00 r
  FIR_out0_7[6] (out)                                     0.00       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.47       0.47 r
  U1620/Y (OAI21X1)                                       0.19       0.66 f
  U371/Y (INVXL)                                          0.12       0.78 r
  U406/Y (NAND2X1)                                        0.07       0.86 f
  U1307/Y (NAND2X1)                                       0.13       0.99 r
  U1192/Y (NAND2X1)                                       0.13       1.12 f
  U491/Y (OAI21X1)                                        0.16       1.28 r
  U400/Y (INVXL)                                          0.08       1.36 f
  U486/Y (NAND2X1)                                        0.11       1.48 r
  U476/Y (OAI21X1)                                        0.13       1.60 f
  U472/Y (OAI21X1)                                        0.26       1.86 r
  U1626/Y (NAND2X2)                                       0.11       1.97 f
  U1629/Y (NAND2X2)                                       0.12       2.09 r
  U459/Y (NAND2X1)                                        0.09       2.18 f
  U675/Y (NOR2X1)                                         0.10       2.28 r
  U1630/Y (OAI2BB1X2)                                     0.24       2.52 r
  U1125/Y (NOR2X2)                                        0.08       2.60 f
  U330/Y (NOR2X1)                                         0.19       2.79 r
  U638/Y (NAND2X2)                                        0.13       2.92 f
  U1199/Y (NAND2X2)                                       0.13       3.04 r
  U1635/Y (NAND2X4)                                       0.13       3.17 f
  U1636/Y (NAND2X4)                                       0.12       3.30 r
  U632/Y (NAND2X2)                                        0.07       3.37 f
  U629/Y (OAI21X2)                                        0.11       3.47 r
  U442/Y (INVX2)                                          0.08       3.55 f
  U627/Y (NOR2X2)                                         0.13       3.68 r
  U625/Y (NOR2X1)                                         0.08       3.76 f
  U1640/Y (OAI2BB1X2)                                     0.18       3.94 f
  U1641/Y (NAND2XL)                                       0.06       4.00 r
  FIR_out0_7[6] (out)                                     0.00       4.00 r
  data arrival time                                                  4.00

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/S (ADDFX1)                                         0.38      17.51 r
  U238/CO (ADDFX2)                                        0.64      18.15 r
  U1077/S (ADDFHX1)                                       0.41      18.56 f
  U706/Y (NAND2X1)                                        0.14      18.69 r
  U364/Y (OAI21X1)                                        0.15      18.84 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.18 f
  U1815/Y (AOI21X1)                                       0.18      19.37 r
  U640/Y (XOR2X1)                                         0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/S (ADDFX1)                                         0.38      17.51 r
  U238/CO (ADDFX2)                                        0.64      18.15 r
  U1077/S (ADDFHX1)                                       0.41      18.56 f
  U706/Y (NAND2X1)                                        0.14      18.69 r
  U364/Y (OAI21X1)                                        0.15      18.84 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.18 f
  U1817/Y (AOI21X1)                                       0.18      19.37 r
  U1819/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/S (ADDFX1)                                         0.38      17.51 r
  U238/CO (ADDFX2)                                        0.64      18.15 r
  U1077/S (ADDFHX1)                                       0.41      18.56 f
  U706/Y (NAND2X1)                                        0.14      18.69 r
  U364/Y (OAI21X1)                                        0.15      18.84 f
  U216/Y (AOI21X1)                                        0.20      19.05 r
  U1811/Y (OAI21X2)                                       0.14      19.18 f
  U1822/Y (AOI21X1)                                       0.18      19.37 r
  U1824/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U440/Y (INVX4)                                          0.07      16.36 f
  U378/Y (INVX2)                                          0.17      16.54 r
  U337/Y (INVX2)                                          0.11      16.64 f
  U1842/Y (NOR2X1)                                        0.14      16.79 r
  U1864/CO (ADDFX1)                                       0.60      17.38 r
  U1868/CO (ADDFX1)                                       0.59      17.97 r
  U1069/S (ADDFHX1)                                       0.51      18.48 f
  U227/Y (NOR2X1)                                         0.21      18.69 r
  U361/Y (OAI21X1)                                        0.14      18.83 f
  U385/Y (AOI21X1)                                        0.20      19.03 r
  U452/Y (OAI21X2)                                        0.15      19.18 f
  U1068/Y (AOI21X1)                                       0.18      19.37 r
  U642/Y (XOR2X1)                                         0.23      19.60 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U440/Y (INVX4)                                          0.07      16.36 f
  U378/Y (INVX2)                                          0.17      16.54 r
  U337/Y (INVX2)                                          0.11      16.64 f
  U1842/Y (NOR2X1)                                        0.14      16.79 r
  U1864/CO (ADDFX1)                                       0.60      17.38 r
  U1868/CO (ADDFX1)                                       0.59      17.97 r
  U1069/S (ADDFHX1)                                       0.51      18.48 f
  U227/Y (NOR2X1)                                         0.21      18.69 r
  U361/Y (OAI21X1)                                        0.14      18.83 f
  U385/Y (AOI21X1)                                        0.20      19.03 r
  U452/Y (OAI21X2)                                        0.15      19.18 f
  U1132/Y (AOI21X1)                                       0.18      19.37 r
  U1891/Y (XOR2X1)                                        0.23      19.60 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U440/Y (INVX4)                                          0.07      16.36 f
  U378/Y (INVX2)                                          0.17      16.54 r
  U337/Y (INVX2)                                          0.11      16.64 f
  U1842/Y (NOR2X1)                                        0.14      16.79 r
  U1864/CO (ADDFX1)                                       0.60      17.38 r
  U1868/CO (ADDFX1)                                       0.59      17.97 r
  U1069/S (ADDFHX1)                                       0.51      18.48 f
  U227/Y (NOR2X1)                                         0.21      18.69 r
  U361/Y (OAI21X1)                                        0.14      18.83 f
  U385/Y (AOI21X1)                                        0.20      19.03 r
  U452/Y (OAI21X2)                                        0.15      19.18 f
  U1067/Y (AOI21X1)                                       0.18      19.37 r
  U651/Y (XOR2X1)                                         0.23      19.60 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1135/Y (NAND3X4)                                       0.15      16.16 f
  U1142/Y (INVX2)                                         0.22      16.38 r
  U1080/Y (INVX2)                                         0.18      16.57 f
  U1079/Y (NOR2X1)                                        0.16      16.73 r
  U845/CO (ADDFX1)                                        0.61      17.34 r
  U245/CO (ADDFX1)                                        0.53      17.87 r
  U1616/S (ADDFHX4)                                       0.38      18.24 r
  U742/S (ADDFHX2)                                        0.31      18.55 f
  U1610/Y (NOR2X2)                                        0.12      18.67 r
  U1174/Y (OAI21X1)                                       0.12      18.79 f
  U1163/Y (AOI21X2)                                       0.17      18.96 r
  U365/Y (INVXL)                                          0.17      19.13 f
  U1388/Y (AOI21XL)                                       0.22      19.35 r
  U656/Y (XOR2X1)                                         0.25      19.60 f
  UFIRROOT/UFIR/Reg7_reg[10]/D (DFFHQX1)                  0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[10]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1135/Y (NAND3X4)                                       0.15      16.16 f
  U1142/Y (INVX2)                                         0.22      16.38 r
  U1080/Y (INVX2)                                         0.18      16.57 f
  U1079/Y (NOR2X1)                                        0.16      16.73 r
  U845/CO (ADDFX1)                                        0.61      17.34 r
  U245/CO (ADDFX1)                                        0.53      17.87 r
  U1616/S (ADDFHX4)                                       0.38      18.24 r
  U742/S (ADDFHX2)                                        0.31      18.55 f
  U1610/Y (NOR2X2)                                        0.12      18.67 r
  U1174/Y (OAI21X1)                                       0.12      18.79 f
  U1163/Y (AOI21X2)                                       0.17      18.96 r
  U365/Y (INVXL)                                          0.17      19.13 f
  U1386/Y (AOI21XL)                                       0.22      19.35 r
  U660/Y (XOR2X1)                                         0.25      19.60 f
  UFIRROOT/UFIR/Reg7_reg[9]/D (DFFHQX1)                   0.00      19.60 f
  data arrival time                                                 19.60

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[9]/CK (DFFHQX1)                  0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.44      17.13 f
  U832/S (ADDFX1)                                         0.57      17.70 f
  U240/S (ADDFX1)                                         0.44      18.13 r
  U1687/S (ADDFHX1)                                       0.45      18.59 f
  U1117/Y (NOR2X2)                                        0.17      18.75 r
  U1116/Y (OAI21X2)                                       0.11      18.86 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.20 f
  U1732/Y (AOI21X1)                                       0.18      19.39 r
  U1733/Y (XOR2X1)                                        0.24      19.63 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX4)                  0.00      19.63 f
  data arrival time                                                 19.63

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.44      17.13 f
  U832/S (ADDFX1)                                         0.57      17.70 f
  U240/S (ADDFX1)                                         0.44      18.13 r
  U1687/S (ADDFHX1)                                       0.45      18.59 f
  U1117/Y (NOR2X2)                                        0.17      18.75 r
  U1116/Y (OAI21X2)                                       0.11      18.86 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.20 f
  U1743/Y (AOI21X1)                                       0.18      19.39 r
  U1745/Y (XOR2X1)                                        0.24      19.63 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX4)                  0.00      19.63 f
  data arrival time                                                 19.63

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.44      17.13 f
  U832/S (ADDFX1)                                         0.57      17.70 f
  U240/S (ADDFX1)                                         0.44      18.13 r
  U1687/S (ADDFHX1)                                       0.45      18.59 f
  U1117/Y (NOR2X2)                                        0.17      18.75 r
  U1116/Y (OAI21X2)                                       0.11      18.86 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.20 f
  U1739/Y (AOI21X1)                                       0.18      19.39 r
  U1741/Y (XOR2X1)                                        0.24      19.63 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00      19.63 f
  data arrival time                                                 19.63

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.47       0.47 r
  U1620/Y (OAI21X1)                                       0.19       0.66 f
  U371/Y (INVXL)                                          0.12       0.78 r
  U406/Y (NAND2X1)                                        0.07       0.86 f
  U1307/Y (NAND2X1)                                       0.13       0.99 r
  U1192/Y (NAND2X1)                                       0.13       1.12 f
  U491/Y (OAI21X1)                                        0.16       1.28 r
  U400/Y (INVXL)                                          0.08       1.36 f
  U486/Y (NAND2X1)                                        0.11       1.48 r
  U476/Y (OAI21X1)                                        0.13       1.60 f
  U472/Y (OAI21X1)                                        0.26       1.86 r
  U1626/Y (NAND2X2)                                       0.11       1.97 f
  U1627/Y (INVX2)                                         0.08       2.05 r
  U1283/Y (MXI2X1)                                        0.14       2.20 f
  U676/Y (NAND2X1)                                        0.21       2.41 r
  U1630/Y (OAI2BB1X2)                                     0.13       2.53 f
  U1125/Y (NOR2X2)                                        0.13       2.66 r
  U330/Y (NOR2X1)                                         0.10       2.76 f
  U638/Y (NAND2X2)                                        0.14       2.90 r
  U1199/Y (NAND2X2)                                       0.10       3.00 f
  U1635/Y (NAND2X4)                                       0.16       3.16 r
  U1636/Y (NAND2X4)                                       0.09       3.25 f
  U632/Y (NAND2X2)                                        0.09       3.34 r
  U629/Y (OAI21X2)                                        0.11       3.45 f
  U442/Y (INVX2)                                          0.11       3.56 r
  U627/Y (NOR2X2)                                         0.07       3.63 f
  U625/Y (NOR2X1)                                         0.13       3.76 r
  U1640/Y (OAI2BB1X2)                                     0.18       3.94 r
  U1641/Y (NAND2XL)                                       0.05       3.99 f
  FIR_out0_7[6] (out)                                     0.00       3.99 f
  data arrival time                                                  3.99

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U440/Y (INVX4)                                          0.07      16.36 f
  U378/Y (INVX2)                                          0.17      16.54 r
  U337/Y (INVX2)                                          0.11      16.64 f
  U324/Y (NOR2X1)                                         0.21      16.86 r
  U1778/CO (ADDFHX1)                                      0.38      17.23 r
  U1782/S (ADDFX1)                                        0.57      17.80 f
  U1785/S (ADDFX1)                                        0.29      18.09 f
  U363/Y (OR2X1)                                          0.28      18.37 f
  U690/Y (AOI21X1)                                        0.25      18.62 r
  U1786/Y (OAI21X1)                                       0.16      18.78 f
  U1789/Y (AOI21X2)                                       0.25      19.03 r
  U1232/Y (INVX2)                                         0.09      19.12 f
  U1438/Y (AOI21XL)                                       0.23      19.35 r
  U648/Y (XOR2X1)                                         0.25      19.59 f
  UFIRROOT/UFIR/Reg5_reg[11]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[11]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[3] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[3] (in)                                          0.00      16.00 f
  U374/Y (AND3X4)                                         0.44      16.45 f
  U1146/Y (INVX2)                                         0.23      16.67 r
  U413/Y (NOR2X1)                                         0.10      16.77 f
  U289/S (ADDFX1)                                         0.57      17.34 f
  U1286/CO (ADDFHX1)                                      0.51      17.85 f
  U746/CO (ADDFHX2)                                       0.26      18.11 f
  U1166/S (ADDFHX1)                                       0.42      18.53 f
  U1164/Y (NOR2X2)                                        0.14      18.67 r
  U468/Y (OAI21X1)                                        0.13      18.80 f
  U1617/Y (AOI21X1)                                       0.20      19.00 r
  U1618/Y (OAI21X2)                                       0.15      19.15 f
  U1092/Y (AOI21X1)                                       0.19      19.34 r
  U366/Y (XOR2XL)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg7_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.35       0.35 f
  U1620/Y (OAI21X1)                                       0.30       0.65 r
  U371/Y (INVXL)                                          0.08       0.73 f
  U406/Y (NAND2X1)                                        0.10       0.83 r
  U1307/Y (NAND2X1)                                       0.11       0.94 f
  U1192/Y (NAND2X1)                                       0.16       1.10 r
  U491/Y (OAI21X1)                                        0.15       1.25 f
  U400/Y (INVXL)                                          0.12       1.37 r
  U486/Y (NAND2X1)                                        0.09       1.46 f
  U476/Y (OAI21X1)                                        0.14       1.60 r
  U472/Y (OAI21X1)                                        0.16       1.76 f
  U1626/Y (NAND2X2)                                       0.14       1.89 r
  U1629/Y (NAND2X2)                                       0.09       1.98 f
  U683/Y (AOI21X1)                                        0.20       2.18 r
  U676/Y (NAND2X1)                                        0.16       2.34 f
  U1630/Y (OAI2BB1X2)                                     0.17       2.51 r
  U1125/Y (NOR2X2)                                        0.08       2.59 f
  U330/Y (NOR2X1)                                         0.19       2.78 r
  U638/Y (NAND2X2)                                        0.13       2.91 f
  U1199/Y (NAND2X2)                                       0.13       3.04 r
  U1635/Y (NAND2X4)                                       0.13       3.16 f
  U1636/Y (NAND2X4)                                       0.12       3.29 r
  U632/Y (NAND2X2)                                        0.07       3.36 f
  U629/Y (OAI21X2)                                        0.11       3.46 r
  U442/Y (INVX2)                                          0.08       3.54 f
  U627/Y (NOR2X2)                                         0.13       3.67 r
  U625/Y (NOR2X1)                                         0.08       3.75 f
  U1640/Y (OAI2BB1X2)                                     0.18       3.93 f
  U1641/Y (NAND2XL)                                       0.06       3.99 r
  FIR_out0_7[6] (out)                                     0.00       3.99 r
  data arrival time                                                  3.99

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.36 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.36 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.36 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U440/Y (INVX4)                                          0.07      16.36 f
  U378/Y (INVX2)                                          0.17      16.54 r
  U337/Y (INVX2)                                          0.11      16.64 f
  U324/Y (NOR2X1)                                         0.21      16.86 r
  U1778/CO (ADDFHX1)                                      0.37      17.23 r
  U1782/S (ADDFX1)                                        0.57      17.80 f
  U1785/S (ADDFX1)                                        0.29      18.08 f
  U363/Y (OR2X1)                                          0.28      18.37 f
  U690/Y (AOI21X1)                                        0.25      18.61 r
  U1786/Y (OAI21X1)                                       0.16      18.77 f
  U1789/Y (AOI21X2)                                       0.25      19.02 r
  U1232/Y (INVX2)                                         0.09      19.12 f
  U1438/Y (AOI21XL)                                       0.23      19.34 r
  U648/Y (XOR2X1)                                         0.25      19.59 f
  UFIRROOT/UFIR/Reg5_reg[11]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[11]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.36 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.36 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/S (ADDFHX1)                                       0.39      18.47 f
  U227/Y (NOR2X1)                                         0.21      18.68 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.36 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1135/Y (NAND3X4)                                       0.15      16.16 f
  U1142/Y (INVX2)                                         0.22      16.38 r
  U1080/Y (INVX2)                                         0.18      16.57 f
  U1079/Y (NOR2X1)                                        0.16      16.73 r
  U845/CO (ADDFX1)                                        0.61      17.34 r
  U245/CO (ADDFX1)                                        0.53      17.87 r
  U1616/S (ADDFHX4)                                       0.38      18.24 r
  U742/S (ADDFHX2)                                        0.31      18.55 f
  U1610/Y (NOR2X2)                                        0.12      18.67 r
  U1160/Y (NOR2X1)                                        0.10      18.77 f
  U1163/Y (AOI21X2)                                       0.19      18.95 r
  U365/Y (INVXL)                                          0.17      19.12 f
  U1388/Y (AOI21XL)                                       0.22      19.34 r
  U656/Y (XOR2X1)                                         0.25      19.59 f
  UFIRROOT/UFIR/Reg7_reg[10]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[10]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1135/Y (NAND3X4)                                       0.15      16.16 f
  U1142/Y (INVX2)                                         0.22      16.38 r
  U1080/Y (INVX2)                                         0.18      16.57 f
  U1079/Y (NOR2X1)                                        0.16      16.73 r
  U845/CO (ADDFX1)                                        0.61      17.34 r
  U245/CO (ADDFX1)                                        0.53      17.87 r
  U1616/S (ADDFHX4)                                       0.38      18.24 r
  U742/S (ADDFHX2)                                        0.31      18.55 f
  U1610/Y (NOR2X2)                                        0.12      18.67 r
  U1160/Y (NOR2X1)                                        0.10      18.77 f
  U1163/Y (AOI21X2)                                       0.19      18.95 r
  U365/Y (INVXL)                                          0.17      19.12 f
  U1386/Y (AOI21XL)                                       0.22      19.34 r
  U660/Y (XOR2X1)                                         0.25      19.59 f
  UFIRROOT/UFIR/Reg7_reg[9]/D (DFFHQX1)                   0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[9]/CK (DFFHQX1)                  0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U1113/Y (NAND3X2)                                       0.30      16.30 r
  U1056/Y (INVX3)                                         0.09      16.39 f
  U440/Y (INVX4)                                          0.09      16.48 r
  U378/Y (INVX2)                                          0.12      16.60 f
  U337/Y (INVX2)                                          0.13      16.74 r
  U324/Y (NOR2X1)                                         0.11      16.85 f
  U1778/CO (ADDFHX1)                                      0.38      17.23 f
  U1782/S (ADDFX1)                                        0.57      17.80 f
  U1785/S (ADDFX1)                                        0.29      18.08 f
  U363/Y (OR2X1)                                          0.28      18.37 f
  U690/Y (AOI21X1)                                        0.25      18.61 r
  U1786/Y (OAI21X1)                                       0.16      18.77 f
  U1789/Y (AOI21X2)                                       0.25      19.02 r
  U1232/Y (INVX2)                                         0.09      19.12 f
  U1438/Y (AOI21XL)                                       0.23      19.34 r
  U648/Y (XOR2X1)                                         0.25      19.59 f
  UFIRROOT/UFIR/Reg5_reg[11]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[11]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[7] (in)                                          0.00      16.00 f
  U1162/Y (NAND3X4)                                       0.27      16.27 r
  U375/Y (INVX2)                                          0.14      16.41 f
  U1905/Y (INVX2)                                         0.29      16.69 r
  U903/Y (NOR2X1)                                         0.10      16.80 f
  U1875/CO (ADDFX1)                                       0.53      17.33 f
  U1885/S (ADDFX1)                                        0.58      17.91 f
  U779/S (ADDFX1)                                         0.58      18.49 f
  U768/Y (NOR2X1)                                         0.21      18.70 r
  U1121/Y (NOR2X1)                                        0.10      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[7] (in)                                          0.00      16.00 f
  U1162/Y (NAND3X4)                                       0.27      16.27 r
  U375/Y (INVX2)                                          0.14      16.41 f
  U1905/Y (INVX2)                                         0.29      16.69 r
  U903/Y (NOR2X1)                                         0.10      16.80 f
  U1875/CO (ADDFX1)                                       0.53      17.33 f
  U1885/S (ADDFX1)                                        0.58      17.91 f
  U779/S (ADDFX1)                                         0.58      18.49 f
  U768/Y (NOR2X1)                                         0.21      18.70 r
  U1121/Y (NOR2X1)                                        0.10      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[7] (in)                                          0.00      16.00 f
  U1162/Y (NAND3X4)                                       0.27      16.27 r
  U375/Y (INVX2)                                          0.14      16.41 f
  U1905/Y (INVX2)                                         0.29      16.69 r
  U903/Y (NOR2X1)                                         0.10      16.80 f
  U1875/CO (ADDFX1)                                       0.53      17.33 f
  U1885/S (ADDFX1)                                        0.58      17.91 f
  U779/S (ADDFX1)                                         0.58      18.49 f
  U768/Y (NOR2X1)                                         0.21      18.70 r
  U1121/Y (NOR2X1)                                        0.10      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[3] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[3] (in)                                          0.00      16.00 f
  U374/Y (AND3X4)                                         0.44      16.45 f
  U1146/Y (INVX2)                                         0.23      16.67 r
  U413/Y (NOR2X1)                                         0.10      16.77 f
  U289/S (ADDFX1)                                         0.57      17.34 f
  U1286/CO (ADDFHX1)                                      0.51      17.84 f
  U746/CO (ADDFHX2)                                       0.26      18.10 f
  U1166/S (ADDFHX1)                                       0.42      18.52 f
  U1164/Y (NOR2X2)                                        0.14      18.66 r
  U468/Y (OAI21X1)                                        0.13      18.80 f
  U1617/Y (AOI21X1)                                       0.20      19.00 r
  U1618/Y (OAI21X2)                                       0.15      19.15 f
  U1092/Y (AOI21X1)                                       0.19      19.33 r
  U366/Y (XOR2XL)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg7_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U344/Y (INVX2)                                          0.24      16.66 r
  U1914/Y (NOR2X1)                                        0.08      16.75 f
  U1915/S (ADDFHX1)                                       0.40      17.15 r
  U1917/CO (ADDFX1)                                       0.57      17.71 r
  U1942/CO (ADDFHX1)                                      0.26      17.98 r
  U482/S (ADDFX1)                                         0.59      18.56 f
  U474/Y (NAND2X1)                                        0.16      18.72 r
  U1958/Y (OAI21X1)                                       0.15      18.87 f
  U1549/Y (AOI21X1)                                       0.20      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1964/Y (AOI21X1)                                       0.18      19.38 r
  U1965/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U344/Y (INVX2)                                          0.24      16.66 r
  U1914/Y (NOR2X1)                                        0.08      16.75 f
  U1915/S (ADDFHX1)                                       0.40      17.15 r
  U1917/CO (ADDFX1)                                       0.57      17.71 r
  U1942/CO (ADDFHX1)                                      0.26      17.98 r
  U482/S (ADDFX1)                                         0.59      18.56 f
  U474/Y (NAND2X1)                                        0.16      18.72 r
  U1958/Y (OAI21X1)                                       0.15      18.87 f
  U1549/Y (AOI21X1)                                       0.20      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1967/Y (AOI21X1)                                       0.18      19.38 r
  U1969/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.47       0.47 r
  U1620/Y (OAI21X1)                                       0.19       0.66 f
  U371/Y (INVXL)                                          0.12       0.78 r
  U406/Y (NAND2X1)                                        0.07       0.86 f
  U1307/Y (NAND2X1)                                       0.13       0.99 r
  U1192/Y (NAND2X1)                                       0.13       1.12 f
  U491/Y (OAI21X1)                                        0.16       1.28 r
  U400/Y (INVXL)                                          0.08       1.36 f
  U486/Y (NAND2X1)                                        0.11       1.48 r
  U476/Y (OAI21X1)                                        0.13       1.60 f
  U472/Y (OAI21X1)                                        0.26       1.86 r
  U1626/Y (NAND2X2)                                       0.11       1.97 f
  U1629/Y (NAND2X2)                                       0.12       2.09 r
  U683/Y (AOI21X1)                                        0.13       2.21 f
  U676/Y (NAND2X1)                                        0.18       2.39 r
  U1630/Y (OAI2BB1X2)                                     0.13       2.52 f
  U1125/Y (NOR2X2)                                        0.13       2.65 r
  U330/Y (NOR2X1)                                         0.10       2.75 f
  U638/Y (NAND2X2)                                        0.14       2.89 r
  U1199/Y (NAND2X2)                                       0.10       2.99 f
  U1635/Y (NAND2X4)                                       0.16       3.15 r
  U1636/Y (NAND2X4)                                       0.09       3.24 f
  U632/Y (NAND2X2)                                        0.09       3.33 r
  U629/Y (OAI21X2)                                        0.11       3.44 f
  U1101/Y (NOR2X1)                                        0.20       3.64 r
  U625/Y (NOR2X1)                                         0.11       3.75 f
  U1640/Y (OAI2BB1X2)                                     0.18       3.93 f
  U1641/Y (NAND2XL)                                       0.06       3.98 r
  FIR_out0_7[6] (out)                                     0.00       3.98 r
  data arrival time                                                  3.98

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  B4[4] (in)                                              0.00      16.00 r
  U352/Y (INVXL)                                          0.41      16.41 f
  U1026/Y (NOR2X1)                                        0.22      16.63 r
  U1676/CO (ADDFX1)                                       0.60      17.23 r
  U1678/CO (ADDFX1)                                       0.59      17.82 r
  U1684/S (ADDFX1)                                        0.35      18.17 r
  U1196/S (ADDFHX1)                                       0.38      18.56 f
  U488/Y (NAND2X1)                                        0.17      18.72 r
  U1116/Y (OAI21X2)                                       0.13      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1732/Y (AOI21X1)                                       0.18      19.38 r
  U1733/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  B4[4] (in)                                              0.00      16.00 r
  U352/Y (INVXL)                                          0.41      16.41 f
  U1026/Y (NOR2X1)                                        0.22      16.63 r
  U1676/CO (ADDFX1)                                       0.60      17.23 r
  U1678/CO (ADDFX1)                                       0.59      17.82 r
  U1684/S (ADDFX1)                                        0.35      18.17 r
  U1196/S (ADDFHX1)                                       0.38      18.56 f
  U488/Y (NAND2X1)                                        0.17      18.72 r
  U1116/Y (OAI21X2)                                       0.13      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1743/Y (AOI21X1)                                       0.18      19.38 r
  U1745/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  B4[4] (in)                                              0.00      16.00 r
  U352/Y (INVXL)                                          0.41      16.41 f
  U1026/Y (NOR2X1)                                        0.22      16.63 r
  U1676/CO (ADDFX1)                                       0.60      17.23 r
  U1678/CO (ADDFX1)                                       0.59      17.82 r
  U1684/S (ADDFX1)                                        0.35      18.17 r
  U1196/S (ADDFHX1)                                       0.38      18.56 f
  U488/Y (NAND2X1)                                        0.17      18.72 r
  U1116/Y (OAI21X2)                                       0.13      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.05 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1739/Y (AOI21X1)                                       0.18      19.38 r
  U1741/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[6] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[6] (in)                                          0.00      16.00 f
  U348/Y (NAND3X2)                                        0.28      16.28 r
  U372/Y (INVX2)                                          0.14      16.42 f
  U1091/Y (INVX2)                                         0.31      16.74 r
  U1087/Y (NOR2X1)                                        0.11      16.84 f
  U1951/CO (ADDFX1)                                       0.52      17.36 f
  U1297/S (ADDFHX1)                                       0.41      17.77 r
  U1954/CO (ADDFX1)                                       0.37      18.14 r
  U1956/S (ADDFHX1)                                       0.45      18.59 f
  U1184/Y (NAND2XL)                                       0.18      18.76 r
  U1303/Y (OAI21XL)                                       0.13      18.89 f
  U1549/Y (AOI21X1)                                       0.18      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1964/Y (AOI21X1)                                       0.18      19.38 r
  U1965/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[6] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[6] (in)                                          0.00      16.00 f
  U348/Y (NAND3X2)                                        0.28      16.28 r
  U372/Y (INVX2)                                          0.14      16.42 f
  U1091/Y (INVX2)                                         0.31      16.74 r
  U1087/Y (NOR2X1)                                        0.11      16.84 f
  U1951/CO (ADDFX1)                                       0.52      17.36 f
  U1297/S (ADDFHX1)                                       0.41      17.77 r
  U1954/CO (ADDFX1)                                       0.37      18.14 r
  U1956/S (ADDFHX1)                                       0.45      18.59 f
  U1184/Y (NAND2XL)                                       0.18      18.76 r
  U1303/Y (OAI21XL)                                       0.13      18.89 f
  U1549/Y (AOI21X1)                                       0.18      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1967/Y (AOI21X1)                                       0.18      19.38 r
  U1969/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.50      17.81 f
  U769/CO (ADDFHX2)                                       0.27      18.08 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[4] (in)                                          0.00      16.00 f
  U1135/Y (NAND3X4)                                       0.29      16.30 r
  U1142/Y (INVX2)                                         0.15      16.44 f
  U321/Y (INVX2)                                          0.27      16.72 r
  U969/Y (NOR2X1)                                         0.13      16.85 f
  U2063/ICO (CMPR42X1)                                    0.34      17.18 f
  U2062/S (CMPR42X1)                                      0.73      17.91 f
  UFIRROOT/mult_x_4/U126/S (CMPR42X1)                     0.70      18.61 r
  U465/Y (NAND2X1)                                        0.11      18.73 f
  U1270/Y (OAI21XL)                                       0.32      19.04 r
  U1349/Y (AOI21XL)                                       0.14      19.19 f
  U449/Y (OAI21XL)                                        0.15      19.33 r
  U1660/Y (XNOR2X1)                                       0.25      19.59 f
  UFIRROOT/UFIR/Reg1_reg[12]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg1_reg[12]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[4] (in)                                          0.00      16.00 f
  U1135/Y (NAND3X4)                                       0.29      16.30 r
  U1142/Y (INVX2)                                         0.15      16.44 f
  U321/Y (INVX2)                                          0.27      16.72 r
  U969/Y (NOR2X1)                                         0.13      16.85 f
  U2063/ICO (CMPR42X1)                                    0.34      17.18 f
  U2062/S (CMPR42X1)                                      0.73      17.91 f
  UFIRROOT/mult_x_4/U126/S (CMPR42X1)                     0.70      18.61 r
  U465/Y (NAND2X1)                                        0.11      18.73 f
  U1270/Y (OAI21XL)                                       0.32      19.04 r
  U1266/Y (AOI21XL)                                       0.14      19.19 f
  U448/Y (OAI21XL)                                        0.15      19.33 r
  U1652/Y (XNOR2X1)                                       0.25      19.59 f
  UFIRROOT/UFIR/Reg1_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg1_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U344/Y (INVX2)                                          0.24      16.66 r
  U1914/Y (NOR2X1)                                        0.08      16.75 f
  U1915/S (ADDFHX1)                                       0.40      17.15 r
  U1917/CO (ADDFX1)                                       0.57      17.71 r
  U1942/CO (ADDFHX1)                                      0.26      17.98 r
  U482/CO (ADDFX1)                                        0.59      18.56 r
  U1952/Y (NOR2X1)                                        0.12      18.68 f
  U1953/Y (NOR2X1)                                        0.20      18.88 r
  U1257/Y (NAND2X1)                                       0.12      19.00 f
  U1959/Y (OAI21X2)                                       0.21      19.21 r
  U1505/Y (XNOR2XL)                                       0.37      19.58 f
  UFIRROOT/UFIR/Reg2_reg[12]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[12]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[6] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[6] (in)                                          0.00      16.00 f
  U348/Y (NAND3X2)                                        0.28      16.28 r
  U372/Y (INVX2)                                          0.14      16.42 f
  U1091/Y (INVX2)                                         0.31      16.74 r
  U1087/Y (NOR2X1)                                        0.11      16.84 f
  U1951/CO (ADDFX1)                                       0.52      17.36 f
  U1297/S (ADDFHX1)                                       0.41      17.77 r
  U1954/CO (ADDFX1)                                       0.37      18.14 r
  U1956/S (ADDFHX1)                                       0.45      18.59 f
  U719/Y (NOR2X2)                                         0.17      18.76 r
  U696/Y (NOR2X1)                                         0.09      18.85 f
  U1549/Y (AOI21X1)                                       0.22      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1964/Y (AOI21X1)                                       0.18      19.37 r
  U1965/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[14]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[6] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[6] (in)                                          0.00      16.00 f
  U348/Y (NAND3X2)                                        0.28      16.28 r
  U372/Y (INVX2)                                          0.14      16.42 f
  U1091/Y (INVX2)                                         0.31      16.74 r
  U1087/Y (NOR2X1)                                        0.11      16.84 f
  U1951/CO (ADDFX1)                                       0.52      17.36 f
  U1297/S (ADDFHX1)                                       0.41      17.77 r
  U1954/CO (ADDFX1)                                       0.37      18.14 r
  U1956/S (ADDFHX1)                                       0.45      18.59 f
  U719/Y (NOR2X2)                                         0.17      18.76 r
  U696/Y (NOR2X1)                                         0.09      18.85 f
  U1549/Y (AOI21X1)                                       0.22      19.07 r
  U1959/Y (OAI21X2)                                       0.13      19.20 f
  U1967/Y (AOI21X1)                                       0.18      19.37 r
  U1969/Y (XOR2X1)                                        0.24      19.62 f
  UFIRROOT/UFIR/Reg2_reg[13]/D (DFFHQX4)                  0.00      19.62 f
  data arrival time                                                 19.62

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/S (ADDFHX1)                                       0.39      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/S (ADDFHX1)                                       0.39      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/S (ADDFHX1)                                       0.39      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.59 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.59 f
  data arrival time                                                 19.59

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U1113/Y (NAND3X2)                                       0.13      16.13 f
  U1056/Y (INVX3)                                         0.15      16.28 r
  U440/Y (INVX4)                                          0.07      16.35 f
  U378/Y (INVX2)                                          0.17      16.52 r
  U337/Y (INVX2)                                          0.11      16.63 f
  U1842/Y (NOR2X1)                                        0.14      16.77 r
  U1864/CO (ADDFX1)                                       0.60      17.37 r
  U1868/CO (ADDFX1)                                       0.59      17.96 r
  U1069/S (ADDFHX1)                                       0.51      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U1113/Y (NAND3X2)                                       0.13      16.13 f
  U1056/Y (INVX3)                                         0.15      16.28 r
  U440/Y (INVX4)                                          0.07      16.35 f
  U378/Y (INVX2)                                          0.17      16.52 r
  U337/Y (INVX2)                                          0.11      16.63 f
  U1842/Y (NOR2X1)                                        0.14      16.77 r
  U1864/CO (ADDFX1)                                       0.60      17.37 r
  U1868/CO (ADDFX1)                                       0.59      17.96 r
  U1069/S (ADDFHX1)                                       0.51      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[1] (in)                                          0.00      16.00 r
  U1113/Y (NAND3X2)                                       0.13      16.13 f
  U1056/Y (INVX3)                                         0.15      16.28 r
  U440/Y (INVX4)                                          0.07      16.35 f
  U378/Y (INVX2)                                          0.17      16.52 r
  U337/Y (INVX2)                                          0.11      16.63 f
  U1842/Y (NOR2X1)                                        0.14      16.77 r
  U1864/CO (ADDFX1)                                       0.60      17.37 r
  U1868/CO (ADDFX1)                                       0.59      17.96 r
  U1069/S (ADDFHX1)                                       0.51      18.46 f
  U227/Y (NOR2X1)                                         0.21      18.67 r
  U361/Y (OAI21X1)                                        0.14      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[3] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[3] (in)                                          0.00      16.00 f
  U374/Y (AND3X4)                                         0.44      16.45 f
  U1155/Y (INVX4)                                         0.15      16.60 r
  U1147/Y (NOR2X1)                                        0.09      16.68 f
  U1566/CO (ADDFX1)                                       0.57      17.26 f
  U1143/CO (ADDFHX1)                                      0.38      17.64 f
  U494/CO (ADDFHX1)                                       0.28      17.92 f
  U1598/S (ADDFX1)                                        0.62      18.53 f
  U1597/Y (NOR2X2)                                        0.20      18.74 r
  U1156/Y (OAI21X2)                                       0.11      18.85 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1380/Y (OAI2BB1X1)                                     0.25      19.37 f
  U652/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[3] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[3] (in)                                          0.00      16.00 f
  U374/Y (AND3X4)                                         0.44      16.45 f
  U1155/Y (INVX4)                                         0.15      16.60 r
  U1147/Y (NOR2X1)                                        0.09      16.68 f
  U1566/CO (ADDFX1)                                       0.57      17.26 f
  U1143/CO (ADDFHX1)                                      0.38      17.64 f
  U494/CO (ADDFHX1)                                       0.28      17.92 f
  U1598/S (ADDFX1)                                        0.62      18.53 f
  U1597/Y (NOR2X2)                                        0.20      18.74 r
  U1156/Y (OAI21X2)                                       0.11      18.85 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1378/Y (OAI2BB1X1)                                     0.25      19.37 f
  U653/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[3] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[3] (in)                                          0.00      16.00 f
  U374/Y (AND3X4)                                         0.44      16.45 f
  U1155/Y (INVX4)                                         0.15      16.60 r
  U1147/Y (NOR2X1)                                        0.09      16.68 f
  U1566/CO (ADDFX1)                                       0.57      17.26 f
  U1143/CO (ADDFHX1)                                      0.38      17.64 f
  U494/CO (ADDFHX1)                                       0.28      17.92 f
  U1598/S (ADDFX1)                                        0.62      18.53 f
  U1597/Y (NOR2X2)                                        0.20      18.74 r
  U1156/Y (OAI21X2)                                       0.11      18.85 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1382/Y (OAI2BB1X1)                                     0.25      19.37 f
  U655/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[4] (in)                                          0.00      16.00 r
  U1135/Y (NAND3X4)                                       0.14      16.15 f
  U1142/Y (INVX2)                                         0.22      16.37 r
  U1080/Y (INVX2)                                         0.18      16.55 f
  U1079/Y (NOR2X1)                                        0.16      16.71 r
  U845/CO (ADDFX1)                                        0.61      17.32 r
  U245/CO (ADDFX1)                                        0.53      17.85 r
  U1616/S (ADDFHX4)                                       0.38      18.23 r
  U742/S (ADDFHX2)                                        0.31      18.54 f
  U1610/Y (NOR2X2)                                        0.12      18.65 r
  U1174/Y (OAI21X1)                                       0.12      18.77 f
  U1163/Y (AOI21X2)                                       0.17      18.95 r
  U365/Y (INVXL)                                          0.17      19.12 f
  U1388/Y (AOI21XL)                                       0.22      19.34 r
  U656/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg7_reg[10]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[10]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg7_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[4] (in)                                          0.00      16.00 r
  U1135/Y (NAND3X4)                                       0.14      16.15 f
  U1142/Y (INVX2)                                         0.22      16.37 r
  U1080/Y (INVX2)                                         0.18      16.55 f
  U1079/Y (NOR2X1)                                        0.16      16.71 r
  U845/CO (ADDFX1)                                        0.61      17.32 r
  U245/CO (ADDFX1)                                        0.53      17.85 r
  U1616/S (ADDFHX4)                                       0.38      18.23 r
  U742/S (ADDFHX2)                                        0.31      18.54 f
  U1610/Y (NOR2X2)                                        0.12      18.65 r
  U1174/Y (OAI21X1)                                       0.12      18.77 f
  U1163/Y (AOI21X2)                                       0.17      18.95 r
  U365/Y (INVXL)                                          0.17      19.12 f
  U1386/Y (AOI21XL)                                       0.22      19.34 r
  U660/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg7_reg[9]/D (DFFHQX1)                   0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg7_reg[9]/CK (DFFHQX1)                  0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U332/Y (CLKINVX2)                                       0.15      16.44 f
  U1065/Y (NOR2X1)                                        0.16      16.60 r
  U860/CO (ADDFX1)                                        0.60      17.20 r
  U1157/CO (ADDFHX1)                                      0.47      17.67 r
  U1290/CO (ADDFHX1)                                      0.26      17.92 r
  U1867/S (ADDFX1)                                        0.59      18.51 f
  U1879/Y (NAND2X1)                                       0.16      18.67 r
  U361/Y (OAI21X1)                                        0.15      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U332/Y (CLKINVX2)                                       0.15      16.44 f
  U1065/Y (NOR2X1)                                        0.16      16.60 r
  U860/CO (ADDFX1)                                        0.60      17.20 r
  U1157/CO (ADDFHX1)                                      0.47      17.67 r
  U1290/CO (ADDFHX1)                                      0.26      17.92 r
  U1867/S (ADDFX1)                                        0.59      18.51 f
  U1879/Y (NAND2X1)                                       0.16      18.67 r
  U361/Y (OAI21X1)                                        0.15      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1113/Y (NAND3X2)                                       0.14      16.15 f
  U1056/Y (INVX3)                                         0.15      16.29 r
  U332/Y (CLKINVX2)                                       0.15      16.44 f
  U1065/Y (NOR2X1)                                        0.16      16.60 r
  U860/CO (ADDFX1)                                        0.60      17.20 r
  U1157/CO (ADDFHX1)                                      0.47      17.67 r
  U1290/CO (ADDFHX1)                                      0.26      17.92 r
  U1867/S (ADDFX1)                                        0.59      18.51 f
  U1879/Y (NAND2X1)                                       0.16      18.67 r
  U361/Y (OAI21X1)                                        0.15      18.82 f
  U385/Y (AOI21X1)                                        0.20      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.17 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[7] (in)                                          0.00      16.00 r
  U1162/Y (NAND3X4)                                       0.11      16.11 f
  U375/Y (INVX2)                                          0.21      16.32 r
  U1052/Y (INVX4)                                         0.14      16.46 f
  U1682/Y (NOR2X1)                                        0.22      16.68 r
  U1102/S (ADDFHX1)                                       0.44      17.12 f
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1732/Y (AOI21X1)                                       0.18      19.37 r
  U1733/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[7] (in)                                          0.00      16.00 r
  U1162/Y (NAND3X4)                                       0.11      16.11 f
  U375/Y (INVX2)                                          0.21      16.32 r
  U1052/Y (INVX4)                                         0.14      16.46 f
  U1682/Y (NOR2X1)                                        0.22      16.68 r
  U1102/S (ADDFHX1)                                       0.44      17.12 f
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1743/Y (AOI21X1)                                       0.18      19.37 r
  U1745/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_2[7] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  data_2[7] (in)                                          0.00      16.00 r
  U1162/Y (NAND3X4)                                       0.11      16.11 f
  U375/Y (INVX2)                                          0.21      16.32 r
  U1052/Y (INVX4)                                         0.14      16.46 f
  U1682/Y (NOR2X1)                                        0.22      16.68 r
  U1102/S (ADDFHX1)                                       0.44      17.12 f
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1739/Y (AOI21X1)                                       0.18      19.37 r
  U1741/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.43      17.12 r
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1732/Y (AOI21X1)                                       0.18      19.37 r
  U1733/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[14]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[14]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.43      17.12 r
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1743/Y (AOI21X1)                                       0.18      19.37 r
  U1745/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[13]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[13]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: PEbar (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 r
  PEbar (in)                                              0.01      16.01 r
  U1162/Y (NAND3X4)                                       0.11      16.12 f
  U375/Y (INVX2)                                          0.21      16.33 r
  U1052/Y (INVX4)                                         0.14      16.47 f
  U1682/Y (NOR2X1)                                        0.22      16.69 r
  U1102/S (ADDFHX1)                                       0.43      17.12 r
  U832/S (ADDFX1)                                         0.57      17.68 f
  U240/S (ADDFX1)                                         0.44      18.12 r
  U1687/S (ADDFHX1)                                       0.45      18.57 f
  U1117/Y (NOR2X2)                                        0.17      18.74 r
  U1116/Y (OAI21X2)                                       0.11      18.85 f
  U711/Y (AOI21X1)                                        0.19      19.04 r
  U1726/Y (OAI21X2)                                       0.15      19.19 f
  U1739/Y (AOI21X1)                                       0.18      19.37 r
  U1741/Y (XOR2X1)                                        0.24      19.61 f
  UFIRROOT/UFIR/Reg3_reg[15]/D (DFFHQX4)                  0.00      19.61 f
  data arrival time                                                 19.61

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[15]/CK (DFFHQX4)                 0.00      20.00 r
  library setup time                                     -0.36      19.64
  data required time                                                19.64
  --------------------------------------------------------------------------
  data required time                                                19.64
  data arrival time                                                -19.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  B4[4] (in)                                              0.00      16.00 f
  U352/Y (INVXL)                                          0.55      16.55 r
  U902/Y (NOR2X1)                                         0.14      16.69 f
  U862/CO (ADDFX1)                                        0.54      17.23 f
  U1692/CO (ADDFX1)                                       0.34      17.57 f
  U235/CO (ADDFX1)                                        0.34      17.91 f
  U1689/S (ADDFX1)                                        0.59      18.49 f
  U759/Y (NOR2X1)                                         0.21      18.70 r
  U1710/Y (OAI21X1)                                       0.13      18.84 f
  U1122/Y (AOI21X2)                                       0.20      19.03 r
  U1086/Y (INVX2)                                         0.10      19.13 f
  U1480/Y (AOI21XL)                                       0.21      19.34 r
  U641/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg3_reg[10]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[10]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  B4[4] (in)                                              0.00      16.00 f
  U352/Y (INVXL)                                          0.55      16.55 r
  U902/Y (NOR2X1)                                         0.14      16.69 f
  U862/CO (ADDFX1)                                        0.54      17.23 f
  U1692/CO (ADDFX1)                                       0.34      17.57 f
  U235/CO (ADDFX1)                                        0.34      17.91 f
  U1689/S (ADDFX1)                                        0.59      18.49 f
  U759/Y (NOR2X1)                                         0.21      18.70 r
  U1710/Y (OAI21X1)                                       0.13      18.84 f
  U1122/Y (AOI21X2)                                       0.20      19.03 r
  U1086/Y (INVX2)                                         0.10      19.13 f
  U1478/Y (AOI21XL)                                       0.21      19.34 r
  U646/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg3_reg[9]/D (DFFHQX1)                   0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[9]/CK (DFFHQX1)                  0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: bcd_fir/bin_reg_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: FIR_out0_7[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  bcd_fir/bin_reg_reg[5]/CK (DFFRHQX1)                    0.00       0.00 r
  bcd_fir/bin_reg_reg[5]/Q (DFFRHQX1)                     0.47       0.47 r
  U1620/Y (OAI21X1)                                       0.19       0.66 f
  U371/Y (INVXL)                                          0.12       0.78 r
  U406/Y (NAND2X1)                                        0.07       0.86 f
  U1307/Y (NAND2X1)                                       0.13       0.99 r
  U1192/Y (NAND2X1)                                       0.13       1.12 f
  U491/Y (OAI21X1)                                        0.16       1.28 r
  U400/Y (INVXL)                                          0.08       1.36 f
  U486/Y (NAND2X1)                                        0.11       1.48 r
  U476/Y (OAI21X1)                                        0.13       1.60 f
  U472/Y (OAI21X1)                                        0.26       1.86 r
  U1626/Y (NAND2X2)                                       0.11       1.97 f
  U1629/Y (NAND2X2)                                       0.12       2.09 r
  U683/Y (AOI21X1)                                        0.13       2.21 f
  U676/Y (NAND2X1)                                        0.18       2.39 r
  U1630/Y (OAI2BB1X2)                                     0.13       2.52 f
  U1125/Y (NOR2X2)                                        0.13       2.65 r
  U330/Y (NOR2X1)                                         0.10       2.75 f
  U638/Y (NAND2X2)                                        0.14       2.89 r
  U1199/Y (NAND2X2)                                       0.10       2.99 f
  U1635/Y (NAND2X4)                                       0.16       3.15 r
  U1636/Y (NAND2X4)                                       0.09       3.24 f
  U632/Y (NAND2X2)                                        0.09       3.33 r
  U629/Y (OAI21X2)                                        0.11       3.44 f
  U442/Y (INVX2)                                          0.11       3.55 r
  U627/Y (NOR2X2)                                         0.07       3.62 f
  U625/Y (NOR2X1)                                         0.13       3.75 r
  U1640/Y (OAI2BB1X2)                                     0.18       3.93 r
  U1641/Y (NAND2XL)                                       0.05       3.98 f
  FIR_out0_7[6] (out)                                     0.00       3.98 f
  data arrival time                                                  3.98

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  output external delay                                 -16.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg2_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1911/Y (NOR2X1)                                        0.10      16.74 f
  U288/S (ADDFX1)                                         0.57      17.30 f
  U1944/CO (ADDFHX1)                                      0.48      17.79 f
  U1947/S (ADDFHX1)                                       0.40      18.18 r
  U482/S (ADDFX1)                                         0.38      18.56 r
  U474/Y (NAND2X1)                                        0.12      18.68 f
  U1958/Y (OAI21X1)                                       0.25      18.93 r
  U1549/Y (AOI21X1)                                       0.15      19.08 f
  U1959/Y (OAI21X2)                                       0.12      19.20 r
  U1505/Y (XNOR2XL)                                       0.37      19.57 f
  UFIRROOT/UFIR/Reg2_reg[12]/D (DFFHQX1)                  0.00      19.57 f
  data arrival time                                                 19.57

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg2_reg[12]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U1113/Y (NAND3X2)                                       0.30      16.30 r
  U1056/Y (INVX3)                                         0.09      16.39 f
  U440/Y (INVX4)                                          0.09      16.48 r
  U1563/Y (NOR2X1)                                        0.07      16.56 f
  U284/S (ADDFX1)                                         0.57      17.13 f
  U1567/CO (ADDFX1)                                       0.53      17.65 f
  U1294/CO (ADDFHX1)                                      0.29      17.95 f
  U1596/S (ADDFX1)                                        0.58      18.53 f
  U1602/Y (NAND2X1)                                       0.19      18.72 r
  U1156/Y (OAI21X2)                                       0.13      18.84 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1380/Y (OAI2BB1X1)                                     0.25      19.37 f
  U652/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U1113/Y (NAND3X2)                                       0.30      16.30 r
  U1056/Y (INVX3)                                         0.09      16.39 f
  U440/Y (INVX4)                                          0.09      16.48 r
  U1563/Y (NOR2X1)                                        0.07      16.56 f
  U284/S (ADDFX1)                                         0.57      17.13 f
  U1567/CO (ADDFX1)                                       0.53      17.65 f
  U1294/CO (ADDFHX1)                                      0.29      17.95 f
  U1596/S (ADDFX1)                                        0.58      18.53 f
  U1602/Y (NAND2X1)                                       0.19      18.72 r
  U1156/Y (OAI21X2)                                       0.13      18.84 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1378/Y (OAI2BB1X1)                                     0.25      19.37 f
  U653/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[1] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[1] (in)                                          0.00      16.00 f
  U1113/Y (NAND3X2)                                       0.30      16.30 r
  U1056/Y (INVX3)                                         0.09      16.39 f
  U440/Y (INVX4)                                          0.09      16.48 r
  U1563/Y (NOR2X1)                                        0.07      16.56 f
  U284/S (ADDFX1)                                         0.57      17.13 f
  U1567/CO (ADDFX1)                                       0.53      17.65 f
  U1294/CO (ADDFHX1)                                      0.29      17.95 f
  U1596/S (ADDFX1)                                        0.58      18.53 f
  U1602/Y (NAND2X1)                                       0.19      18.72 r
  U1156/Y (OAI21X2)                                       0.13      18.84 f
  U717/Y (AOI21X1)                                        0.16      19.00 r
  U1078/Y (OAI21X1)                                       0.12      19.12 f
  U1382/Y (OAI2BB1X1)                                     0.25      19.37 f
  U655/Y (XOR2X1)                                         0.21      19.58 f
  UFIRROOT/UFIR/Reg4_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  B4[4] (in)                                              0.00      16.00 f
  U352/Y (INVXL)                                          0.55      16.55 r
  U902/Y (NOR2X1)                                         0.14      16.69 f
  U862/CO (ADDFX1)                                        0.54      17.23 f
  U1692/CO (ADDFX1)                                       0.34      17.57 f
  U235/CO (ADDFX1)                                        0.34      17.91 f
  U1689/S (ADDFX1)                                        0.59      18.49 f
  U759/Y (NOR2X1)                                         0.21      18.70 r
  U1695/Y (NOR2X1)                                        0.11      18.82 f
  U1122/Y (AOI21X2)                                       0.21      19.03 r
  U1086/Y (INVX2)                                         0.10      19.13 f
  U1480/Y (AOI21XL)                                       0.21      19.34 r
  U641/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg3_reg[10]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[10]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: B4[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg3_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  B4[4] (in)                                              0.00      16.00 f
  U352/Y (INVXL)                                          0.55      16.55 r
  U902/Y (NOR2X1)                                         0.14      16.69 f
  U862/CO (ADDFX1)                                        0.54      17.23 f
  U1692/CO (ADDFX1)                                       0.34      17.57 f
  U235/CO (ADDFX1)                                        0.34      17.91 f
  U1689/S (ADDFX1)                                        0.59      18.49 f
  U759/Y (NOR2X1)                                         0.21      18.70 r
  U1695/Y (NOR2X1)                                        0.11      18.82 f
  U1122/Y (AOI21X2)                                       0.21      19.03 r
  U1086/Y (INVX2)                                         0.10      19.13 f
  U1478/Y (AOI21XL)                                       0.21      19.34 r
  U646/Y (XOR2X1)                                         0.25      19.58 f
  UFIRROOT/UFIR/Reg3_reg[9]/D (DFFHQX1)                   0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg3_reg[9]/CK (DFFHQX1)                  0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[4] (in)                                          0.00      16.00 f
  U1135/Y (NAND3X4)                                       0.29      16.30 r
  U1142/Y (INVX2)                                         0.15      16.44 f
  U321/Y (INVX2)                                          0.27      16.72 r
  U969/Y (NOR2X1)                                         0.13      16.85 f
  U2063/ICO (CMPR42X1)                                    0.34      17.18 f
  U2062/S (CMPR42X1)                                      0.73      17.91 f
  UFIRROOT/mult_x_4/U126/S (CMPR42X1)                     0.70      18.61 r
  U465/Y (NAND2X1)                                        0.11      18.72 f
  U1270/Y (OAI21XL)                                       0.32      19.04 r
  U1349/Y (AOI21XL)                                       0.14      19.18 f
  U449/Y (OAI21XL)                                        0.15      19.33 r
  U1660/Y (XNOR2X1)                                       0.25      19.58 f
  UFIRROOT/UFIR/Reg1_reg[12]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg1_reg[12]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[4] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg1_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[4] (in)                                          0.00      16.00 f
  U1135/Y (NAND3X4)                                       0.29      16.30 r
  U1142/Y (INVX2)                                         0.15      16.44 f
  U321/Y (INVX2)                                          0.27      16.72 r
  U969/Y (NOR2X1)                                         0.13      16.85 f
  U2063/ICO (CMPR42X1)                                    0.34      17.18 f
  U2062/S (CMPR42X1)                                      0.73      17.91 f
  UFIRROOT/mult_x_4/U126/S (CMPR42X1)                     0.70      18.61 r
  U465/Y (NAND2X1)                                        0.11      18.72 f
  U1270/Y (OAI21XL)                                       0.32      19.04 r
  U1266/Y (AOI21XL)                                       0.14      19.18 f
  U448/Y (OAI21XL)                                        0.15      19.33 r
  U1652/Y (XNOR2X1)                                       0.25      19.58 f
  UFIRROOT/UFIR/Reg1_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg1_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.16 f
  U1068/Y (AOI21X1)                                       0.18      19.35 r
  U642/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.16 f
  U1132/Y (AOI21X1)                                       0.18      19.35 r
  U1891/Y (XOR2X1)                                        0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg6_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1839/Y (NOR2X1)                                        0.10      16.74 f
  U1863/S (ADDFX1)                                        0.57      17.31 f
  U1865/CO (ADDFX1)                                       0.49      17.80 f
  U769/CO (ADDFHX2)                                       0.27      18.07 f
  U1069/CO (ADDFHX1)                                      0.38      18.45 f
  U1878/Y (NOR2X1)                                        0.22      18.67 r
  U1121/Y (NOR2X1)                                        0.13      18.80 f
  U385/Y (AOI21X1)                                        0.22      19.02 r
  U452/Y (OAI21X2)                                        0.15      19.16 f
  U1067/Y (AOI21X1)                                       0.18      19.35 r
  U651/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg6_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg6_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg4_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U439/Y (INVX3)                                          0.22      16.64 r
  U1564/Y (NOR2X1)                                        0.10      16.73 f
  U284/S (ADDFX1)                                         0.36      17.10 r
  U1567/CO (ADDFX1)                                       0.57      17.67 r
  U1294/CO (ADDFHX1)                                      0.26      17.93 r
  U1596/CO (ADDFX1)                                       0.62      18.55 r
  U1597/Y (NOR2X2)                                        0.13      18.68 f
  U1105/Y (NOR2X2)                                        0.15      18.83 r
  U1131/Y (NAND2X1)                                       0.08      18.91 f
  U1078/Y (OAI21X1)                                       0.21      19.11 r
  U1378/Y (OAI2BB1X1)                                     0.25      19.37 r
  U653/Y (XOR2X1)                                         0.22      19.58 f
  UFIRROOT/UFIR/Reg4_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg4_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/CO (ADDFX1)                                        0.34      17.47 f
  U1795/CO (ADDFX2)                                       0.59      18.06 f
  U1175/S (ADDFHX1)                                       0.42      18.47 f
  U1075/Y (NOR2X1)                                        0.21      18.68 r
  U364/Y (OAI21X1)                                        0.14      18.83 f
  U216/Y (AOI21X1)                                        0.20      19.03 r
  U1811/Y (OAI21X2)                                       0.14      19.17 f
  U1815/Y (AOI21X1)                                       0.18      19.35 r
  U640/Y (XOR2X1)                                         0.23      19.58 f
  UFIRROOT/UFIR/Reg5_reg[14]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[14]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/CO (ADDFX1)                                        0.34      17.47 f
  U1795/CO (ADDFX2)                                       0.59      18.06 f
  U1175/S (ADDFHX1)                                       0.42      18.47 f
  U1075/Y (NOR2X1)                                        0.21      18.68 r
  U364/Y (OAI21X1)                                        0.14      18.83 f
  U216/Y (AOI21X1)                                        0.20      19.03 r
  U1811/Y (OAI21X2)                                       0.14      19.17 f
  U1817/Y (AOI21X1)                                       0.18      19.35 r
  U1819/Y (XOR2X1)                                        0.23      19.58 f
  UFIRROOT/UFIR/Reg5_reg[13]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[13]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: data_1[2] (input port clocked by clk)
  Endpoint: UFIRROOT/UFIR/Reg5_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   16.00      16.00 f
  data_1[2] (in)                                          0.00      16.00 f
  U1114/Y (NAND3X4)                                       0.28      16.28 r
  U376/Y (INVX2)                                          0.14      16.42 f
  U377/Y (INVX2)                                          0.28      16.70 r
  U984/Y (NOR2X1)                                         0.10      16.80 f
  U286/CO (ADDFX1)                                        0.33      17.13 f
  U834/CO (ADDFX1)                                        0.34      17.47 f
  U1795/CO (ADDFX2)                                       0.59      18.06 f
  U1175/S (ADDFHX1)                                       0.42      18.47 f
  U1075/Y (NOR2X1)                                        0.21      18.68 r
  U364/Y (OAI21X1)                                        0.14      18.83 f
  U216/Y (AOI21X1)                                        0.20      19.03 r
  U1811/Y (OAI21X2)                                       0.14      19.17 f
  U1822/Y (AOI21X1)                                       0.18      19.35 r
  U1824/Y (XOR2X1)                                        0.23      19.58 f
  UFIRROOT/UFIR/Reg5_reg[15]/D (DFFHQX1)                  0.00      19.58 f
  data arrival time                                                 19.58

  clock clk (rise edge)                                  22.00      22.00
  clock network delay (ideal)                             0.00      22.00
  clock uncertainty                                      -2.00      20.00
  UFIRROOT/UFIR/Reg5_reg[15]/CK (DFFHQX1)                 0.00      20.00 r
  library setup time                                     -0.40      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
