{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744358210411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744358210418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 09:56:34 2025 " "Processing started: Fri Apr 11 09:56:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744358210418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358210418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cic_comp -c cic_comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cic_comp -c cic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358210418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744358211673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744358211673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_wrp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_wrp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_wrp " "Found entity 1: comp_cic_wrp" {  } { { "../src/comp_cic_wrp.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_wrp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_rom " "Found entity 1: comp_cic_rom" {  } { { "../src/comp_cic_rom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_reg_desp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_reg_desp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_reg_desp " "Found entity 1: comp_cic_reg_desp" {  } { { "../src/comp_cic_reg_desp.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_reg_desp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_pc " "Found entity 1: comp_cic_pc" {  } { { "../src/comp_cic_pc.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_mac " "Found entity 1: comp_cic_mac" {  } { { "../src/comp_cic_mac.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic_control " "Found entity 1: comp_cic_control" {  } { { "../src/comp_cic_control.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master_1/pds-practicas/practica4/p4_1/src/comp_cic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /master_1/pds-practicas/practica4/p4_1/src/comp_cic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp_cic " "Found entity 1: comp_cic" {  } { { "../src/comp_cic.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358224646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358224646 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp_cic_wrp " "Elaborating entity \"comp_cic_wrp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744358224836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic comp_cic:UUT " "Elaborating entity \"comp_cic\" for hierarchy \"comp_cic:UUT\"" {  } { { "../src/comp_cic_wrp.sv" "UUT" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_wrp.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic_pc comp_cic:UUT\|comp_cic_pc:UUT " "Elaborating entity \"comp_cic_pc\" for hierarchy \"comp_cic:UUT\|comp_cic_pc:UUT\"" {  } { { "../src/comp_cic.sv" "UUT" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic_control comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_control:control " "Elaborating entity \"comp_cic_control\" for hierarchy \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_control:control\"" {  } { { "../src/comp_cic_pc.sv" "control" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_pc.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 comp_cic_control.sv(95) " "Verilog HDL assignment warning at comp_cic_control.sv(95): truncated value with size 32 to match size of target (5)" {  } { { "../src/comp_cic_control.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_control.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744358225667 "|comp_cic_wrp|comp_cic:UUT|comp_cic_pc:UUT|comp_cic_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic_reg_desp comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_reg_desp:reg_desp " "Elaborating entity \"comp_cic_reg_desp\" for hierarchy \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_reg_desp:reg_desp\"" {  } { { "../src/comp_cic_pc.sv" "reg_desp" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_pc.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic_rom comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_rom:rom " "Elaborating entity \"comp_cic_rom\" for hierarchy \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_rom:rom\"" {  } { { "../src/comp_cic_pc.sv" "rom" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_pc.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225701 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 31 comp_cic_rom.sv(22) " "Verilog HDL warning at comp_cic_rom.sv(22): number of words (17) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../src/comp_cic_rom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 22 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1744358225712 "|comp_cic_wrp|comp_cic:UUT|comp_cic_pc:UUT|comp_cic_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 comp_cic_rom.sv(11) " "Net \"rom.data_a\" at comp_cic_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/comp_cic_rom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744358225712 "|comp_cic_wrp|comp_cic:UUT|comp_cic_pc:UUT|comp_cic_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 comp_cic_rom.sv(11) " "Net \"rom.waddr_a\" at comp_cic_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/comp_cic_rom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744358225712 "|comp_cic_wrp|comp_cic:UUT|comp_cic_pc:UUT|comp_cic_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 comp_cic_rom.sv(11) " "Net \"rom.we_a\" at comp_cic_rom.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../src/comp_cic_rom.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744358225712 "|comp_cic_wrp|comp_cic:UUT|comp_cic_pc:UUT|comp_cic_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_cic_mac comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac " "Elaborating entity \"comp_cic_mac\" for hierarchy \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\"" {  } { { "../src/comp_cic_pc.sv" "mac" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_pc.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358225719 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_rom:rom\|rom " "RAM logic \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_rom:rom\|rom\" is uninferred due to inappropriate RAM size" {  } { { "../src/comp_cic_rom.sv" "rom" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_rom.sv" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1744358227096 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1744358227096 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|Mult0\"" {  } { { "../src/comp_cic_mac.sv" "Mult0" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_mac.sv" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744358227833 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744358227833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|lpm_mult:Mult0\"" {  } { { "../src/comp_cic_mac.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_mac.sv" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358227930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"comp_cic:UUT\|comp_cic_pc:UUT\|comp_cic_mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744358227930 ""}  } { { "../src/comp_cic_mac.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/src/comp_cic_mac.sv" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744358227930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "W:/MASTER_1/PDS-Practicas/Practica4/P4_1/quartus/db/mult_86t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744358228005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358228005 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744358229137 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744358230034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744358232127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744358232127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744358234371 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744358234371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "588 " "Implemented 588 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744358234371 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744358234371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744358234371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744358234591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 09:57:14 2025 " "Processing ended: Fri Apr 11 09:57:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744358234591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744358234591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744358234591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744358234591 ""}
