{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 16:02:57 2019 " "Info: Processing started: Sat Jun 22 16:02:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch:reg\|latches\[0\] " "Warning: Node \"IR:inst2\|lpm_latch:reg\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[0\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[0\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst6\|lpm_latch:reg\|latches\[0\] " "Warning: Node \"DR:inst6\|lpm_latch:reg\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch:reg\|latches\[1\] " "Warning: Node \"IR:inst2\|lpm_latch:reg\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "IR:inst2\|lpm_latch:reg\|latches\[2\] " "Warning: Node \"IR:inst2\|lpm_latch:reg\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[5\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[1\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[1\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[5\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PSW:inst7\|lpm_latch:reg\|latches\[1\] " "Warning: Node \"PSW:inst7\|lpm_latch:reg\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst6\|lpm_latch:reg\|latches\[1\] " "Warning: Node \"DR:inst6\|lpm_latch:reg\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[4\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[4\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PSW:inst7\|lpm_latch:reg\|latches\[0\] " "Warning: Node \"PSW:inst7\|lpm_latch:reg\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[3\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[3\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_A:inst3\|lpm_latch:reg\|latches\[2\] " "Warning: Node \"reg_A:inst3\|lpm_latch:reg\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "reg_B:inst4\|lpm_latch:reg\|latches\[2\] " "Warning: Node \"reg_B:inst4\|lpm_latch:reg\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst6\|lpm_latch:reg\|latches\[3\] " "Warning: Node \"DR:inst6\|lpm_latch:reg\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DR:inst6\|lpm_latch:reg\|latches\[2\] " "Warning: Node \"DR:inst6\|lpm_latch:reg\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK27 " "Info: Assuming node \"CLOCK27\" is an undefined clock" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal1 " "Info: Detected gated clock \"timing:inst\|Equal1\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal0~0 " "Info: Detected gated clock \"timing:inst\|Equal0~0\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal2~0 " "Info: Detected gated clock \"timing:inst\|Equal2~0\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 47 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[0\] " "Info: Detected ripple clock \"timing:inst\|countsec\[0\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[1\] " "Info: Detected ripple clock \"timing:inst\|countsec\[1\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[2\] " "Info: Detected ripple clock \"timing:inst\|countsec\[2\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal3~0 " "Info: Detected gated clock \"timing:inst\|Equal3~0\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK27 register reg_A:inst3\|lpm_latch:reg\|latches\[5\] register ALU:inst5\|Yout\[3\] 131.48 MHz 7.606 ns Internal " "Info: Clock \"CLOCK27\" has Internal fmax of 131.48 MHz between source register \"reg_A:inst3\|lpm_latch:reg\|latches\[5\]\" and destination register \"ALU:inst5\|Yout\[3\]\" (period= 7.606 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.535 ns + Longest register register " "Info: + Longest register to register delay is 3.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_A:inst3\|lpm_latch:reg\|latches\[5\] 1 REG LCCOMB_X4_Y13_N14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y13_N14; Fanout = 4; REG Node = 'reg_A:inst3\|lpm_latch:reg\|latches\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_A:inst3|lpm_latch:reg|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.438 ns) 0.874 ns ALU:inst5\|Add2~2 2 COMB LCCOMB_X4_Y13_N6 2 " "Info: 2: + IC(0.436 ns) + CELL(0.438 ns) = 0.874 ns; Loc. = LCCOMB_X4_Y13_N6; Fanout = 2; COMB Node = 'ALU:inst5\|Add2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { reg_A:inst3|lpm_latch:reg|latches[5] ALU:inst5|Add2~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.504 ns) 2.124 ns ALU:inst5\|Add2~13 3 COMB LCCOMB_X5_Y12_N14 2 " "Info: 3: + IC(0.746 ns) + CELL(0.504 ns) = 2.124 ns; Loc. = LCCOMB_X5_Y12_N14; Fanout = 2; COMB Node = 'ALU:inst5\|Add2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { ALU:inst5|Add2~2 ALU:inst5|Add2~13 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.534 ns ALU:inst5\|Add2~17 4 COMB LCCOMB_X5_Y12_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.534 ns; Loc. = LCCOMB_X5_Y12_N16; Fanout = 1; COMB Node = 'ALU:inst5\|Add2~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:inst5|Add2~13 ALU:inst5|Add2~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.057 ns ALU:inst5\|Mux2~1 5 COMB LCCOMB_X5_Y12_N28 1 " "Info: 5: + IC(0.248 ns) + CELL(0.275 ns) = 3.057 ns; Loc. = LCCOMB_X5_Y12_N28; Fanout = 1; COMB Node = 'ALU:inst5\|Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { ALU:inst5|Add2~17 ALU:inst5|Mux2~1 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 3.451 ns ALU:inst5\|Mux2~2 6 COMB LCCOMB_X5_Y12_N2 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 3.451 ns; Loc. = LCCOMB_X5_Y12_N2; Fanout = 1; COMB Node = 'ALU:inst5\|Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { ALU:inst5|Mux2~1 ALU:inst5|Mux2~2 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.535 ns ALU:inst5\|Yout\[3\] 7 REG LCFF_X5_Y12_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.535 ns; Loc. = LCFF_X5_Y12_N3; Fanout = 1; REG Node = 'ALU:inst5\|Yout\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU:inst5|Mux2~2 ALU:inst5|Yout[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.861 ns ( 52.64 % ) " "Info: Total cell delay = 1.861 ns ( 52.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.674 ns ( 47.36 % ) " "Info: Total interconnect delay = 1.674 ns ( 47.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { reg_A:inst3|lpm_latch:reg|latches[5] ALU:inst5|Add2~2 ALU:inst5|Add2~13 ALU:inst5|Add2~17 ALU:inst5|Mux2~1 ALU:inst5|Mux2~2 ALU:inst5|Yout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.535 ns" { reg_A:inst3|lpm_latch:reg|latches[5] {} ALU:inst5|Add2~2 {} ALU:inst5|Add2~13 {} ALU:inst5|Add2~17 {} ALU:inst5|Mux2~1 {} ALU:inst5|Mux2~2 {} ALU:inst5|Yout[3] {} } { 0.000ns 0.436ns 0.746ns 0.000ns 0.248ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.504ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.304 ns - Smallest " "Info: - Smallest clock skew is -0.304 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 6.462 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK27\" to destination register is 6.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.787 ns) 3.741 ns timing:inst\|countsec\[0\] 2 REG LCFF_X31_Y34_N27 6 " "Info: 2: + IC(1.955 ns) + CELL(0.787 ns) = 3.741 ns; Loc. = LCFF_X31_Y34_N27; Fanout = 6; REG Node = 'timing:inst\|countsec\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { CLOCK27 timing:inst|countsec[0] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.150 ns) 4.216 ns timing:inst\|Equal1 3 COMB LCCOMB_X31_Y34_N28 1 " "Info: 3: + IC(0.325 ns) + CELL(0.150 ns) = 4.216 ns; Loc. = LCCOMB_X31_Y34_N28; Fanout = 1; COMB Node = 'timing:inst\|Equal1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { timing:inst|countsec[0] timing:inst|Equal1 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 4.924 ns timing:inst\|Equal1~clkctrl 4 COMB CLKCTRL_G9 6 " "Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 4.924 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'timing:inst\|Equal1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { timing:inst|Equal1 timing:inst|Equal1~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 6.462 ns ALU:inst5\|Yout\[3\] 5 REG LCFF_X5_Y12_N3 1 " "Info: 5: + IC(1.001 ns) + CELL(0.537 ns) = 6.462 ns; Loc. = LCFF_X5_Y12_N3; Fanout = 1; REG Node = 'ALU:inst5\|Yout\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { timing:inst|Equal1~clkctrl ALU:inst5|Yout[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 38.27 % ) " "Info: Total cell delay = 2.473 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.989 ns ( 61.73 % ) " "Info: Total interconnect delay = 3.989 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { CLOCK27 timing:inst|countsec[0] timing:inst|Equal1 timing:inst|Equal1~clkctrl ALU:inst5|Yout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[0] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} ALU:inst5|Yout[3] {} } { 0.000ns 0.000ns 1.955ns 0.325ns 0.708ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 source 6.766 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK27\" to source register is 6.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.787 ns) 3.747 ns timing:inst\|countsec\[2\] 2 REG LCFF_X31_Y34_N13 7 " "Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.548 ns timing:inst\|Equal2~0 3 COMB LCCOMB_X31_Y34_N22 1 " "Info: 3: + IC(0.363 ns) + CELL(0.438 ns) = 4.548 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 1; COMB Node = 'timing:inst\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { timing:inst|countsec[2] timing:inst|Equal2~0 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 5.256 ns timing:inst\|Equal2~0clkctrl 4 COMB CLKCTRL_G8 12 " "Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 5.256 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'timing:inst\|Equal2~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 6.766 ns reg_A:inst3\|lpm_latch:reg\|latches\[5\] 5 REG LCCOMB_X4_Y13_N14 4 " "Info: 5: + IC(1.360 ns) + CELL(0.150 ns) = 6.766 ns; Loc. = LCCOMB_X4_Y13_N14; Fanout = 4; REG Node = 'reg_A:inst3\|lpm_latch:reg\|latches\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 35.09 % ) " "Info: Total cell delay = 2.374 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.392 ns ( 64.91 % ) " "Info: Total interconnect delay = 4.392 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal2~0 {} timing:inst|Equal2~0clkctrl {} reg_A:inst3|lpm_latch:reg|latches[5] {} } { 0.000ns 0.000ns 1.961ns 0.363ns 0.708ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { CLOCK27 timing:inst|countsec[0] timing:inst|Equal1 timing:inst|Equal1~clkctrl ALU:inst5|Yout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[0] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} ALU:inst5|Yout[3] {} } { 0.000ns 0.000ns 1.955ns 0.325ns 0.708ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal2~0 {} timing:inst|Equal2~0clkctrl {} reg_A:inst3|lpm_latch:reg|latches[5] {} } { 0.000ns 0.000ns 1.961ns 0.363ns 0.708ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ALU.vhd" 33 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.535 ns" { reg_A:inst3|lpm_latch:reg|latches[5] ALU:inst5|Add2~2 ALU:inst5|Add2~13 ALU:inst5|Add2~17 ALU:inst5|Mux2~1 ALU:inst5|Mux2~2 ALU:inst5|Yout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.535 ns" { reg_A:inst3|lpm_latch:reg|latches[5] {} ALU:inst5|Add2~2 {} ALU:inst5|Add2~13 {} ALU:inst5|Add2~17 {} ALU:inst5|Mux2~1 {} ALU:inst5|Mux2~2 {} ALU:inst5|Yout[3] {} } { 0.000ns 0.436ns 0.746ns 0.000ns 0.248ns 0.244ns 0.000ns } { 0.000ns 0.438ns 0.504ns 0.410ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.462 ns" { CLOCK27 timing:inst|countsec[0] timing:inst|Equal1 timing:inst|Equal1~clkctrl ALU:inst5|Yout[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.462 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[0] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} ALU:inst5|Yout[3] {} } { 0.000ns 0.000ns 1.955ns 0.325ns 0.708ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.766 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal2~0 {} timing:inst|Equal2~0clkctrl {} reg_A:inst3|lpm_latch:reg|latches[5] {} } { 0.000ns 0.000ns 1.961ns 0.363ns 0.708ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timing:inst\|countemp\[1\] KEY\[0\] CLOCK27 4.807 ns register " "Info: tsu for register \"timing:inst\|countemp\[1\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK27\") is 4.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.541 ns + Longest pin register " "Info: + Longest pin to register delay is 7.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 360 248 416 376 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.157 ns) + CELL(0.438 ns) 7.457 ns timing:inst\|countemp\[1\]~4 2 COMB LCCOMB_X32_Y34_N24 1 " "Info: 2: + IC(6.157 ns) + CELL(0.438 ns) = 7.457 ns; Loc. = LCCOMB_X32_Y34_N24; Fanout = 1; COMB Node = 'timing:inst\|countemp\[1\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { KEY[0] timing:inst|countemp[1]~4 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.541 ns timing:inst\|countemp\[1\] 3 REG LCFF_X32_Y34_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.541 ns; Loc. = LCFF_X32_Y34_N25; Fanout = 2; REG Node = 'timing:inst\|countemp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { timing:inst|countemp[1]~4 timing:inst|countemp[1] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 18.35 % ) " "Info: Total cell delay = 1.384 ns ( 18.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.157 ns ( 81.65 % ) " "Info: Total interconnect delay = 6.157 ns ( 81.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { KEY[0] timing:inst|countemp[1]~4 timing:inst|countemp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { KEY[0] {} KEY[0]~combout {} timing:inst|countemp[1]~4 {} timing:inst|countemp[1] {} } { 0.000ns 0.000ns 6.157ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK27\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK27~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK27~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK27 CLOCK27~clkctrl } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns timing:inst\|countemp\[1\] 3 REG LCFF_X32_Y34_N25 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y34_N25; Fanout = 2; REG Node = 'timing:inst\|countemp\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK27~clkctrl timing:inst|countemp[1] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK27 CLOCK27~clkctrl timing:inst|countemp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK27 {} CLOCK27~combout {} CLOCK27~clkctrl {} timing:inst|countemp[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.541 ns" { KEY[0] timing:inst|countemp[1]~4 timing:inst|countemp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.541 ns" { KEY[0] {} KEY[0]~combout {} timing:inst|countemp[1]~4 {} timing:inst|countemp[1] {} } { 0.000ns 0.000ns 6.157ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK27 CLOCK27~clkctrl timing:inst|countemp[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLOCK27 {} CLOCK27~combout {} CLOCK27~clkctrl {} timing:inst|countemp[1] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK27 HEX3\[6\] PSW:inst7\|lpm_latch:reg\|latches\[0\] 15.019 ns register " "Info: tco from clock \"CLOCK27\" to destination pin \"HEX3\[6\]\" through register \"PSW:inst7\|lpm_latch:reg\|latches\[0\]\" is 15.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 source 6.725 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK27\" to source register is 6.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.787 ns) 3.747 ns timing:inst\|countsec\[2\] 2 REG LCFF_X31_Y34_N13 7 " "Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.438 ns) 4.545 ns timing:inst\|Equal0~0 3 COMB LCCOMB_X31_Y34_N8 1 " "Info: 3: + IC(0.360 ns) + CELL(0.438 ns) = 4.545 ns; Loc. = LCCOMB_X31_Y34_N8; Fanout = 1; COMB Node = 'timing:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { timing:inst|countsec[2] timing:inst|Equal0~0 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.000 ns) 5.252 ns timing:inst\|Equal0~0clkctrl 4 COMB CLKCTRL_G10 6 " "Info: 4: + IC(0.707 ns) + CELL(0.000 ns) = 5.252 ns; Loc. = CLKCTRL_G10; Fanout = 6; COMB Node = 'timing:inst\|Equal0~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { timing:inst|Equal0~0 timing:inst|Equal0~0clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 6.725 ns PSW:inst7\|lpm_latch:reg\|latches\[0\] 5 REG LCCOMB_X3_Y12_N10 6 " "Info: 5: + IC(1.323 ns) + CELL(0.150 ns) = 6.725 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 6; REG Node = 'PSW:inst7\|lpm_latch:reg\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { timing:inst|Equal0~0clkctrl PSW:inst7|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 35.30 % ) " "Info: Total cell delay = 2.374 ns ( 35.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.351 ns ( 64.70 % ) " "Info: Total interconnect delay = 4.351 ns ( 64.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal0~0 timing:inst|Equal0~0clkctrl PSW:inst7|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal0~0 {} timing:inst|Equal0~0clkctrl {} PSW:inst7|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.961ns 0.360ns 0.707ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.294 ns + Longest register pin " "Info: + Longest register to pin delay is 8.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PSW:inst7\|lpm_latch:reg\|latches\[0\] 1 REG LCCOMB_X3_Y12_N10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X3_Y12_N10; Fanout = 6; REG Node = 'PSW:inst7\|lpm_latch:reg\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PSW:inst7|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.512 ns) + CELL(0.420 ns) 4.932 ns ov7seg:inst10\|Mux0~0 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(4.512 ns) + CELL(0.420 ns) = 4.932 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'ov7seg:inst10\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { PSW:inst7|lpm_latch:reg|latches[0] ov7seg:inst10|Mux0~0 } "NODE_NAME" } } { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/ov7seg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(2.632 ns) 8.294 ns HEX3\[6\] 3 PIN PIN_W24 0 " "Info: 3: + IC(0.730 ns) + CELL(2.632 ns) = 8.294 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { ov7seg:inst10|Mux0~0 HEX3[6] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 1544 1720 360 "HEX3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 36.80 % ) " "Info: Total cell delay = 3.052 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 63.20 % ) " "Info: Total interconnect delay = 5.242 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.294 ns" { PSW:inst7|lpm_latch:reg|latches[0] ov7seg:inst10|Mux0~0 HEX3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.294 ns" { PSW:inst7|lpm_latch:reg|latches[0] {} ov7seg:inst10|Mux0~0 {} HEX3[6] {} } { 0.000ns 4.512ns 0.730ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.725 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal0~0 timing:inst|Equal0~0clkctrl PSW:inst7|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.725 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal0~0 {} timing:inst|Equal0~0clkctrl {} PSW:inst7|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.961ns 0.360ns 0.707ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.294 ns" { PSW:inst7|lpm_latch:reg|latches[0] ov7seg:inst10|Mux0~0 HEX3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.294 ns" { PSW:inst7|lpm_latch:reg|latches[0] {} ov7seg:inst10|Mux0~0 {} HEX3[6] {} } { 0.000ns 4.512ns 0.730ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_A:inst3\|lpm_latch:reg\|latches\[0\] SW\[10\] CLOCK27 3.192 ns register " "Info: th for register \"reg_A:inst3\|lpm_latch:reg\|latches\[0\]\" (data pin = \"SW\[10\]\", clock pin = \"CLOCK27\") is 3.192 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 6.768 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK27\" to destination register is 6.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 344 248 416 360 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.787 ns) 3.747 ns timing:inst\|countsec\[2\] 2 REG LCFF_X31_Y34_N13 7 " "Info: 2: + IC(1.961 ns) + CELL(0.787 ns) = 3.747 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 7; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.438 ns) 4.548 ns timing:inst\|Equal2~0 3 COMB LCCOMB_X31_Y34_N22 1 " "Info: 3: + IC(0.363 ns) + CELL(0.438 ns) = 4.548 ns; Loc. = LCCOMB_X31_Y34_N22; Fanout = 1; COMB Node = 'timing:inst\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { timing:inst|countsec[2] timing:inst|Equal2~0 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.000 ns) 5.256 ns timing:inst\|Equal2~0clkctrl 4 COMB CLKCTRL_G8 12 " "Info: 4: + IC(0.708 ns) + CELL(0.000 ns) = 5.256 ns; Loc. = CLKCTRL_G8; Fanout = 12; COMB Node = 'timing:inst\|Equal2~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/timing.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.150 ns) 6.768 ns reg_A:inst3\|lpm_latch:reg\|latches\[0\] 5 REG LCCOMB_X4_Y13_N4 14 " "Info: 5: + IC(1.362 ns) + CELL(0.150 ns) = 6.768 ns; Loc. = LCCOMB_X4_Y13_N4; Fanout = 14; REG Node = 'reg_A:inst3\|lpm_latch:reg\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.374 ns ( 35.08 % ) " "Info: Total cell delay = 2.374 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.394 ns ( 64.92 % ) " "Info: Total interconnect delay = 4.394 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.768 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.768 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal2~0 {} timing:inst|Equal2~0clkctrl {} reg_A:inst3|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.961ns 0.363ns 0.708ns 1.362ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.576 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/CPU_6bit.bdf" { { 264 248 416 280 "SW\[14..10\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.271 ns) 2.447 ns sel_accu:inst1\|QA\[0\]~3 2 COMB LCCOMB_X3_Y12_N6 1 " "Info: 2: + IC(1.177 ns) + CELL(0.271 ns) = 2.447 ns; Loc. = LCCOMB_X3_Y12_N6; Fanout = 1; COMB Node = 'sel_accu:inst1\|QA\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { SW[10] sel_accu:inst1|QA[0]~3 } "NODE_NAME" } } { "sel_accu.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver1/6-bit CPU BSF/sel_accu.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.419 ns) 3.576 ns reg_A:inst3\|lpm_latch:reg\|latches\[0\] 3 REG LCCOMB_X4_Y13_N4 14 " "Info: 3: + IC(0.710 ns) + CELL(0.419 ns) = 3.576 ns; Loc. = LCCOMB_X4_Y13_N4; Fanout = 14; REG Node = 'reg_A:inst3\|lpm_latch:reg\|latches\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { sel_accu:inst1|QA[0]~3 reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 47.23 % ) " "Info: Total cell delay = 1.689 ns ( 47.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.887 ns ( 52.77 % ) " "Info: Total interconnect delay = 1.887 ns ( 52.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { SW[10] sel_accu:inst1|QA[0]~3 reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { SW[10] {} SW[10]~combout {} sel_accu:inst1|QA[0]~3 {} reg_A:inst3|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.177ns 0.710ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.768 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal2~0 timing:inst|Equal2~0clkctrl reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.768 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal2~0 {} timing:inst|Equal2~0clkctrl {} reg_A:inst3|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.961ns 0.363ns 0.708ns 1.362ns } { 0.000ns 0.999ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { SW[10] sel_accu:inst1|QA[0]~3 reg_A:inst3|lpm_latch:reg|latches[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { SW[10] {} SW[10]~combout {} sel_accu:inst1|QA[0]~3 {} reg_A:inst3|lpm_latch:reg|latches[0] {} } { 0.000ns 0.000ns 1.177ns 0.710ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 16:02:57 2019 " "Info: Processing ended: Sat Jun 22 16:02:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
