# For testing on Basys3 board
1. instantiate clock wizard form the IP catalog in Vivado \
   choose input to 100Mhz, output to 50Mhz
2. You can use the Verilog files from the src folder.  Just also add this top_fpga.v to the project as the top module 
