{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575581770704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575581770710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 15:36:10 2019 " "Processing started: Thu Dec 05 15:36:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575581770710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581770710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nombres -c nombres " "Command: quartus_map --read_settings_files=on --write_settings_files=off nombres -c nombres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581770710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575581771290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575581771291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nombres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nombres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nombres-beh " "Found design unit 1: nombres-beh" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575581781770 ""} { "Info" "ISGN_ENTITY_NAME" "1 nombres " "Found entity 1: nombres" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575581781770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file letras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Letras-beh " "Found design unit 1: Letras-beh" {  } { { "letras.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/letras.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575581781774 ""} { "Info" "ISGN_ENTITY_NAME" "1 letras " "Found entity 1: letras" {  } { { "letras.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/letras.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575581781774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nombres " "Elaborating entity \"nombres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575581781806 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "send nombres.vhd(46) " "VHDL Signal Declaration warning at nombres.vhd(46): used implicit default value for signal \"send\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575581781808 "|nombres"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state nombres.vhd(122) " "VHDL Process Statement warning at nombres.vhd(122): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575581781808 "|nombres"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "RW nombres.vhd(126) " "Can't resolve multiple constant drivers for net \"RW\" at nombres.vhd(126)" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 126 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781809 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "nombres.vhd(56) " "Constant driver at nombres.vhd(56)" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 56 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781809 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ENA nombres.vhd(126) " "Can't resolve multiple constant drivers for net \"ENA\" at nombres.vhd(126)" {  } { { "nombres.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/nombres/nombres.vhd" 126 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781809 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575581781809 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575581781991 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 15:36:21 2019 " "Processing ended: Thu Dec 05 15:36:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575581781991 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575581781991 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575581781991 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575581781991 ""}
