\hypertarget{struct_r_c_c___p_l_l_init_type_def}{}\doxysection{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_init_type_def}\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}


R\+CC P\+LL configuration structure definition.  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}{P\+L\+L\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}{P\+L\+L\+Source}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def_a351617c365fad2d58aedb7335308044b}{P\+L\+L\+M\+UL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
R\+CC P\+LL configuration structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a351617c365fad2d58aedb7335308044b}\label{struct_r_c_c___p_l_l_init_type_def_a351617c365fad2d58aedb7335308044b}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLMUL@{PLLMUL}}
\index{PLLMUL@{PLLMUL}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLMUL}{PLLMUL}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+M\+UL}

P\+L\+L\+M\+UL\+: Multiplication factor for P\+LL V\+CO input clock This parameter must be a value of \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor}{P\+LL Multiplication Factor}} \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}\label{struct_r_c_c___p_l_l_init_type_def_a72806832a179af8756b9330de7f7c6a8}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLSource@{PLLSource}}
\index{PLLSource@{PLLSource}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLSource}{PLLSource}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+Source}

P\+L\+L\+Source\+: P\+LL entry clock source. This parameter must be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source}{P\+LL Clock Source}} \mbox{\Hypertarget{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}\label{struct_r_c_c___p_l_l_init_type_def_a6cbaf84f6566af15e6e4f97a339d5759}} 
\index{RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}!PLLState@{PLLState}}
\index{PLLState@{PLLState}!RCC\_PLLInitTypeDef@{RCC\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLState}{PLLState}}
{\footnotesize\ttfamily uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def\+::\+P\+L\+L\+State}

P\+L\+L\+State\+: The new state of the P\+LL. This parameter can be a value of \mbox{\hyperlink{group___r_c_c___p_l_l___config}{P\+LL Config}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F1xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__rcc_8h}{stm32f1xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
