// Seed: 316542934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_6 = -1;
  wire  id_7;
  wire id_8, id_9, id_10;
  wire id_11, id_12, id_13;
  assign id_6 = id_7;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wor   id_2
);
  wire [(  1  ) : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
