Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date              : Sun Sep 14 15:53:06 2025
| Host              : ThinhPhat running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file full_adder_2b_timing_summary_routed.rpt -pb full_adder_2b_timing_summary_routed.pb -rpx full_adder_2b_timing_summary_routed.rpx -warn_on_violation
| Design            : full_adder_2b
| Device            : xczu5eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 2.410ns (37.910%)  route 3.947ns (62.090%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE14                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AE14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.301     1.301 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    b_IBUF[0]_inst/OUT
    AE14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.301 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.841     2.142    b_IBUF[0]
    SLICE_X11Y68         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     2.289 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.106     5.395    sum_OBUF[1]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.962     6.357 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.357    sum[1]
    A6                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 2.353ns (37.772%)  route 3.877ns (62.228%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[1]_inst/I
    AE15                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  b_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    b_IBUF[1]_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  b_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.828     2.129    fa1/b_IBUF[1]
    SLICE_X11Y68         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.229 r  fa1/cout/O
                         net (fo=1, routed)           3.049     5.278    sum_OBUF[2]
    B8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.952     6.230 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.230    sum[2]
    B8                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.976ns  (logic 2.433ns (40.716%)  route 3.543ns (59.284%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE14                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AE14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.301     1.301 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    b_IBUF[0]_inst/OUT
    AE14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.301 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.841     2.142    b_IBUF[0]
    SLICE_X11Y68         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     2.306 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.702     5.008    sum_OBUF[0]
    B5                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.968     5.976 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.976    sum[0]
    B5                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.276ns (45.881%)  route 1.505ns (54.119%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH14                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[0]_inst/I
    AH14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.843     0.843 r  a_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.843    a_IBUF[0]_inst/OUT
    AH14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.843 r  a_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.300     1.143    a_IBUF[0]
    SLICE_X11Y68         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.039     1.182 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.205     2.387    sum_OBUF[0]
    B5                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.394     2.781 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.781    sum[0]
    B5                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.238ns (42.332%)  route 1.687ns (57.668%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE14                                              0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b_IBUF[0]_inst/I
    AE14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.819     0.819 r  b_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.819    b_IBUF[0]_inst/OUT
    AE14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.819 r  b_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.334     1.153    fa1/b_IBUF[0]
    SLICE_X11Y68         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.194 r  fa1/cout/O
                         net (fo=1, routed)           1.353     2.547    sum_OBUF[2]
    B8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.378     2.925 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.925    sum[2]
    B8                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.272ns (43.067%)  route 1.681ns (56.933%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH14                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a_IBUF[0]_inst/I
    AH14                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.843     0.843 r  a_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.843    a_IBUF[0]_inst/OUT
    AH14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.843 r  a_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.300     1.143    a_IBUF[0]
    SLICE_X11Y68         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     1.184 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.381     2.565    sum_OBUF[1]
    A6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.388     2.953 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.953    sum[1]
    A6                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





