<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUDisassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// This file contains definition for AMDGPU ISA disassembler</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUDisassembler_8h.html">Disassembler/AMDGPUDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="include_2llvm-c_2Disassembler_8h.html">llvm-c/Disassembler.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixedLenDisassembler_8h.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   53</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-disassembler&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">   55</a></span>&#160;<span class="preprocessor">#define SGPR_MAX (isGFX10() ? AMDGPU::EncValues::SGPR_MAX_GFX10 \</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">                            : AMDGPU::EncValues::SGPR_MAX_SI)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af93d373e6e95b58feb6c1fdf50a0e396">   58</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">   60</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler::AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                       <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                       <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII) :</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MCII(MCII), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(*Ctx.getRegisterInfo()),</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  TargetMaxInstBytes(Ctx.getAsmInfo()-&gt;getMaxInstLength(&amp;STI)) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// ToDo: AMDGPUDisassembler supports only VI ISA.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">if</span> (!STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGCN3Encoding] &amp;&amp; !<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>())</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Disassembly not yet supported for subtarget&quot;</span>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">inline</span> <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">   72</a></span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a>&amp; Opnd) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Opnd);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">return</span> Opnd.<a class="code" href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">isValid</a>() ?</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> :</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">   79</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                <a class="code" href="classuint16__t.html">uint16_t</a> NameIdx) {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">int</span> OpIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), NameIdx);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">if</span> (OpIdx != -1) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">begin</a>();</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    std::advance(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpIdx);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#a780fe7b1259c076cd5abef9ce9dda01d">insert</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Op);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> OpIdx;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">   90</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">decodeSoppBrTarget</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                       uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// Our branches take a simm16, but we need two extra bits to account for the</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// factor of 4.</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> SignedOffset(18, Imm * 4, <span class="keyword">true</span>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = (SignedOffset.<a class="code" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(64) + 4 + Addr).getSExtValue();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">if</span> (DAsm-&gt;tryAddingSymbolicOperand(Inst, Offset, Addr, <span class="keyword">true</span>, 2, 2))</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad3e1d41592b855ad38edc7735361aae7">  104</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">decodeBoolReg</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                  uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeBoolReg(Val));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;}</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">  110</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND(StaticDecoderName, DecoderName) \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">static DecodeStatus StaticDecoderName(MCInst &amp;Inst, \</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">                                       unsigned Imm, \</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">                                       uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">, \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">                                       const void *Decoder) { \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  return addOperand(Inst, DAsm-&gt;DecoderName(Imm)); \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">  119</a></span>&#160;<span class="preprocessor">#define DECODE_OPERAND_REG(RegClass) \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">DECODE_OPERAND(Decode##RegClass##RegisterClass, decodeOperand_##RegClass)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VGPR_32)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VRegOrLds_32)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_32)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_64)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_128)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_64)</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_96)</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_128)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32_XM0_XEXEC)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32_XEXEC_HI)</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SRegOrLds_32)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_64)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_64_XEXEC)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_128)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_256)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_512)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AGPR_32)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_128)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_512)</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_1024)</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AV_32)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AV_64)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a20e1d9b448be7c185be70b1e61b80d4f">  149</a></span>&#160;static <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">decodeOperand_VSrc16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                         <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                         uint64_t Addr,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                         <a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrc16(Imm));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;}</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af81b1c50fa33d9377a9c7ee3217df0d7">  157</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">decodeOperand_VSrcV216</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                         <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                         uint64_t Addr,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrcV216(Imm));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">  165</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">decodeOperand_VS_16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                        <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                        uint64_t Addr,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrc16(Imm));</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a11ac26a878304e4698882e0ae578c7ae">  173</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">decodeOperand_VS_32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                        <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                        uint64_t Addr,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VS_32(Imm));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5a274661af6cc8d9dca1110e1ad4b970">  181</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">decodeOperand_AReg_128</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                           <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                           uint64_t Addr,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">AMDGPUDisassembler::OPW128</a>, Imm | 512));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0284ec14fa3384148fb33adfd64e4e28">  189</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">decodeOperand_AReg_512</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                           <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                           uint64_t Addr,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">AMDGPUDisassembler::OPW512</a>, Imm | 512));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a76886f6ea80a8a22bb04dc8e62cf0203">  197</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">decodeOperand_AReg_1024</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            uint64_t Addr,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">AMDGPUDisassembler::OPW1024</a>, Imm | 512));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a3302fb467016c7f184ee246a90f12f8f">  205</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                          <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                          uint64_t Addr,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_SReg_32(Imm));</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad6f39ee2c01679e55798d13743dc2b6b">  213</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                         <span class="keywordtype">unsigned</span> Imm,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                         uint64_t Addr,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">AMDGPUDisassembler::OPW32</a>, Imm));</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;}</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">  221</a></span>&#160;<span class="preprocessor">#define DECODE_SDWA(DecName) \</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src32)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src16)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<a class="code" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(VopcDst)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">  234</a></span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classT.html">T</a> <a class="code" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a>&amp; Bytes) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= <span class="keyword">sizeof</span>(<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>));</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> Res = support::endian::read&lt;T, support::endianness::little&gt;(Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">data</a>());</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  Bytes = Bytes.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(<span class="keyword">sizeof</span>(<a class="code" href="classT.html">T</a>));</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">  241</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">AMDGPUDisassembler::tryDecodeInst</a>(<span class="keyword">const</span> uint8_t* Table,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                               <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                               uint64_t Inst,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                               uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == 0);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() == 0);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> TmpInst;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  HasLiteral = <span class="keyword">false</span>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> SavedBytes = Bytes;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">if</span> (decodeInstruction(Table, TmpInst, Inst, Address, <span class="keyword">this</span>, <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    MI = TmpInst;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  Bytes = SavedBytes;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">  258</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">int</span> FiIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::fi);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FiIdx != -1);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)FiIdx &gt;= MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>())</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">unsigned</span> Fi = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(FiIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">return</span> Fi == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">DPP8_FI_0</a> || Fi == <a class="code" href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">DPP8_FI_1</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">  268</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">AMDGPUDisassembler::getInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes_,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                                uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CS;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">bool</span> IsSDWA = <span class="keyword">false</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">unsigned</span> MaxInstBytesNum = std::min((<span class="keywordtype">size_t</span>)TargetMaxInstBytes, Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Res = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// ToDo: better to switch encoding length using some bit predicate</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="comment">// but it is unknown yet, so try all we can</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// encodings</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (Bytes.size() &gt;= 8) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <span class="keyword">const</span> uint64_t QW = eatBytes&lt;uint64_t&gt;(Bytes);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableDPP864, MI, QW, Address);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(MI) == <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      MI = <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableDPP64, MI, QW, Address);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA64, MI, QW, Address);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA964, MI, QW, Address);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA1064, MI, QW, Address);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureUnpackedD16VMem]) {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX80_UNPACKED64, MI, QW, Address);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="keywordflow">if</span> (Res)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="comment">// v_mad_mixhi_f16 for FMA variants. Try to decode using this special</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="comment">// table first so we print the correct name.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureFmaMixInsts]) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX9_DL64, MI, QW, Address);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">if</span> (Res)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      }</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// Reinitialize Bytes as DPP64 could have eaten too much</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// Try decode 32-bit instruction</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (Bytes.size() &lt; 4) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> DW = eatBytes&lt;uint32_t&gt;(Bytes);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX832, MI, DW, Address);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableAMDGPU32, MI, DW, Address);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX932, MI, DW, Address);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX1032, MI, DW, Address);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">if</span> (Bytes.size() &lt; 4) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keyword">const</span> uint64_t QW = ((uint64_t)eatBytes&lt;uint32_t&gt;(Bytes) &lt;&lt; 32) | DW;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX864, MI, QW, Address);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableAMDGPU64, MI, QW, Address);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX964, MI, QW, Address);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX1064, MI, QW, Address);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  } <span class="keywordflow">while</span> (<span class="keyword">false</span>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MaxInstBytesNum - Bytes.size()) == 12 &amp;&amp; (!HasLiteral ||</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        !(MCII-&gt;get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>))) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    MaxInstBytesNum = 8;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    Bytes = Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">slice</a>(0, MaxInstBytesNum);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    eatBytes&lt;uint64_t&gt;(Bytes);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_MAC_F32_e64_vi ||</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_MAC_F32_e64_gfx6_gfx7 ||</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_MAC_F32_e64_gfx10 ||</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_MAC_F16_e64_vi ||</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_FMAC_F32_e64_vi ||</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_FMAC_F32_e64_gfx10 ||</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;              MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>() == AMDGPU::V_FMAC_F16_e64_gfx10)) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// Insert dummy unused src2_modifiers.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                         AMDGPU::OpName::src2_modifiers);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>)) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordtype">int</span> VAddr0Idx =</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordtype">int</span> RsrcIdx =</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::srsrc);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordtype">unsigned</span> NSAArgs = RsrcIdx - VAddr0Idx - 1;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span> (VAddr0Idx &gt;= 0 &amp;&amp; NSAArgs &gt; 0) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keywordtype">unsigned</span> NSAWords = (NSAArgs + 3) / 4;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <span class="keywordflow">if</span> (Bytes.size() &lt; 4 * NSAWords) {</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        Res = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NSAArgs; ++i) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;          MI.<a class="code" href="classllvm_1_1MCInst.html#a780fe7b1259c076cd5abef9ce9dda01d">insert</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">begin</a>() + VAddr0Idx + 1 + i,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a>(Bytes[i]));</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;        }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        Bytes = Bytes.slice(4 * NSAWords);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      }</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">if</span> (Res)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(MI);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (Res &amp;&amp; IsSDWA)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    Res = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(MI);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">int</span> VDstIn_Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                              AMDGPU::OpName::vdst_in);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">if</span> (VDstIn_Idx != -1) {</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordtype">int</span> Tied = MCII-&gt;get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).getOperandConstraint(VDstIn_Idx,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                           <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (Tied != -1 &amp;&amp; (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &lt;= (<a class="code" href="classunsigned.html">unsigned</a>)VDstIn_Idx ||</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;         !MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstIn_Idx).<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>() ||</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;         MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstIn_Idx).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>() != MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Tied).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>())) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &gt; (<a class="code" href="classunsigned.html">unsigned</a>)VDstIn_Idx)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        MI.<a class="code" href="classllvm_1_1MCInst.html#a392c263d0b0a47be4702000f9bca7f16">erase</a>(&amp;MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstIn_Idx));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(Tied).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>()),</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        AMDGPU::OpName::vdst_in);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="comment">// if the opcode was not recognized we&#39;ll assume a Size of 4 bytes</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// (unless there are fewer bytes left)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  Size = Res ? (MaxInstBytesNum - Bytes.size())</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;             : std::min((<span class="keywordtype">size_t</span>)4, Bytes_.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">return</span> Res;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;}</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">  422</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">AMDGPUDisassembler::convertSDWAInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::sdst) != -1)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="comment">// VOPC - insert clamp</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::clamp);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordtype">int</span> SDst = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::sdst);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">if</span> (SDst != -1) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="comment">// VOPC - insert VCC register as sdst</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VCC),</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                           AMDGPU::OpName::sdst);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <span class="comment">// VOP1/2 - insert omod if present in instruction</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::omod);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">  442</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">AMDGPUDisassembler::convertDPP8Inst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>();</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">// Insert dummy unused src modifiers.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &lt; DescNumOps &amp;&amp;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0_modifiers) != -1)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                         AMDGPU::OpName::src0_modifiers);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>() &lt; DescNumOps &amp;&amp;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1_modifiers) != -1)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <a class="code" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(MI, <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                         AMDGPU::OpName::src1_modifiers);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(MI) ? <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> : <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;}</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Note that before gfx10, the MIMG encoding provided no information about</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// VADDR size. Consequently, decoded instructions always show address as if it</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">// has 1 dword, which could be not really so.</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">  463</a></span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">AMDGPUDisassembler::convertMIMGInst</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">int</span> VDstIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                           AMDGPU::OpName::vdst);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordtype">int</span> VDataIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                            AMDGPU::OpName::vdata);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">int</span> VAddr0Idx =</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">int</span> DMaskIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            AMDGPU::OpName::dmask);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordtype">int</span> TFEIdx   = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                            AMDGPU::OpName::tfe);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordtype">int</span> D16Idx   = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            AMDGPU::OpName::d16);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDataIdx != -1);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DMaskIdx != -1);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TFEIdx != -1);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">AMDGPU::getMIMGInfo</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordtype">bool</span> IsAtomic = (VDstIdx != -1);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordtype">bool</span> IsGather4 = MCII-&gt;get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordtype">bool</span> IsNSA = <span class="keyword">false</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">unsigned</span> AddrSize = Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordtype">unsigned</span> DimIdx =</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(), AMDGPU::OpName::dim);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">AMDGPU::getMIMGBaseOpcodeInfo</a>(Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">AMDGPU::getMIMGDimInfoByEncoding</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(DimIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>());</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    AddrSize = BaseOpcode-&gt;NumExtraArgs +</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;               (BaseOpcode-&gt;Gradients ? Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a> : 0) +</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;               (BaseOpcode-&gt;Coordinates ? Dim-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a> : 0) +</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;               (BaseOpcode-&gt;LodOrClampOrMip ? 1 : 0);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    IsNSA = Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a> == AMDGPU::MIMGEncGfx10NSA;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">if</span> (!IsNSA) {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">if</span> (AddrSize &gt; 8)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        AddrSize = 16;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AddrSize &gt; 4)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        AddrSize = 8;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">if</span> (AddrSize &gt; Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        <span class="comment">// The NSA encoding does not contain enough operands for the combination</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <span class="comment">// of base opcode / dimension. Should this be an error?</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    }</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">unsigned</span> DMask = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(DMaskIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>() &amp; 0xf;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordtype">unsigned</span> DstSize = IsGather4 ? 4 : <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMask), 1u);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordtype">bool</span> D16 = D16Idx &gt;= 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(D16Idx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">if</span> (D16 &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">AMDGPU::hasPackedD16</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    DstSize = (DstSize + 1) / 2;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// FIXME: Add tfe support</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(TFEIdx).<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>())</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">if</span> (DstSize == Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">VDataDwords</a> &amp;&amp; AddrSize == Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>)</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordtype">int</span> NewOpcode =</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">BaseOpcode</a>, Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">MIMGEncoding</a>, DstSize, AddrSize);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">if</span> (NewOpcode == -1)</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">// Widen the register to the correct number of enabled channels.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordtype">unsigned</span> NewVdata = AMDGPU::NoRegister;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="keywordflow">if</span> (DstSize != Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">VDataDwords</a>) {</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keyword">auto</span> DataRCID = MCII-&gt;get(NewOpcode).OpInfo[VDataIdx].RegClass;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// Get first subregister of VData</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordtype">unsigned</span> Vdata0 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDataIdx).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordtype">unsigned</span> VdataSub0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getSubReg(Vdata0, AMDGPU::sub0);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    Vdata0 = (VdataSub0 != 0)? VdataSub0 : Vdata0;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    NewVdata = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getMatchingSuperReg(Vdata0, AMDGPU::sub0,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                       &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(DataRCID));</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">if</span> (NewVdata == AMDGPU::NoRegister) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="comment">// It&#39;s possible to encode this such that the low register + enabled</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      <span class="comment">// components exceeds the register count.</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    }</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordtype">unsigned</span> NewVAddr0 = AMDGPU::NoRegister;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10] &amp;&amp; !IsNSA &amp;&amp;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      AddrSize != Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>) {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordtype">unsigned</span> VAddr0 = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VAddr0Idx).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordtype">unsigned</span> VAddrSub0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getSubReg(VAddr0, AMDGPU::sub0);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    VAddr0 = (VAddrSub0 != 0) ? VAddrSub0 : VAddr0;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keyword">auto</span> AddrRCID = MCII-&gt;get(NewOpcode).OpInfo[VAddr0Idx].RegClass;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    NewVAddr0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getMatchingSuperReg(VAddr0, AMDGPU::sub0,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                        &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AddrRCID));</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">if</span> (NewVAddr0 == AMDGPU::NoRegister)</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  MI.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(NewOpcode);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="keywordflow">if</span> (NewVdata != AMDGPU::NoRegister) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDataIdx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">if</span> (IsAtomic) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="comment">// Atomic operations have an additional operand (a copy of data)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VDstIdx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    }</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (NewVAddr0 != AMDGPU::NoRegister) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(VAddr0Idx) = <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVAddr0);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsNSA) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    MI.<a class="code" href="classllvm_1_1MCInst.html#a392c263d0b0a47be4702000f9bca7f16">erase</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">begin</a>() + VAddr0Idx + AddrSize,</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;             MI.<a class="code" href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">begin</a>() + VAddr0Idx + Info-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">VAddrDwords</a>);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;}</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">  593</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">AMDGPUDisassembler::getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a6bd67351fa0f75e5f725364493801c53">getContext</a>().<a class="code" href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">getRegisterInfo</a>()-&gt;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(&amp;AMDGPUMCRegisterClasses[RegClassID]);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keyword">inline</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">  599</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">AMDGPUDisassembler::errOperand</a>(<span class="keywordtype">unsigned</span> V,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  *<a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> + ErrMsg;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">// ToDo: add support for error operands to MCInst.h</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="comment">// return MCOperand::createError(V);</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a>();</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="keyword">inline</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">  609</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId)<span class="keyword"> const </span>{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">AMDGPU::getMCReg</a>(RegId, <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">inline</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a10982f41862673ec4aa270b0eef58a7b">  614</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID,</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span>&amp; RegCl = AMDGPUMCRegisterClasses[RegClassID];</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">if</span> (Val &gt;= RegCl.getNumRegs())</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(RegClassID)) +</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                           <span class="stringliteral">&quot;: unknown register &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(RegCl.getRegister(Val));</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="keyword">inline</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">  624</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">AMDGPUDisassembler::createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID,</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                                <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">// ToDo: SI/CI have 104 SGPRs, VI - 102</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="comment">// Valery: here we accepting as much as we can, let assembler sort it out</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordtype">int</span> shift = 0;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">switch</span> (SRegClassID) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_32RegClassID:</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_64RegClassID:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    shift = 1;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_128RegClassID:</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">// this bundle?</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_256RegClassID:</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_256RegClassID:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// this bundle?</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">case</span> AMDGPU::SGPR_512RegClassID:</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">case</span> AMDGPU::TTMP_512RegClassID:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    shift = 2;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// this bundle?</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register class&quot;</span>);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <span class="keywordflow">if</span> (Val % (1 &lt;&lt; shift)) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    *<a class="code" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Warning: &quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(SRegClassID)</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                   &lt;&lt; <span class="stringliteral">&quot;: scalar reg isn&#39;t aligned &quot;</span> &lt;&lt; Val;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRegClassID, Val &gt;&gt; shift);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">  663</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">AMDGPUDisassembler::decodeOperand_VS_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;}</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">  667</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">AMDGPUDisassembler::decodeOperand_VS_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">  671</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">AMDGPUDisassembler::decodeOperand_VS_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>, Val);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;}</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">  675</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">AMDGPUDisassembler::decodeOperand_VSrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;}</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">  679</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">AMDGPUDisassembler::decodeOperand_VSrcV216</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>, Val);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">  683</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">AMDGPUDisassembler::decodeOperand_VGPR_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// Some instructions have operand restrictions beyond what the encoding</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// allows. Some ordinarily VSrc_32 operands are VGPR_32, so clear the extra</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// high bit.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  Val &amp;= 255;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VGPR_32RegClassID, Val);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;}</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">  692</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">  696</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">AMDGPUDisassembler::decodeOperand_AGPR_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AGPR_32RegClassID, Val &amp; 255);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;}</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">  700</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">AMDGPUDisassembler::decodeOperand_AReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_128RegClassID, Val &amp; 255);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">  704</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">AMDGPUDisassembler::decodeOperand_AReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_512RegClassID, Val &amp; 255);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;}</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">  708</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">AMDGPUDisassembler::decodeOperand_AReg_1024</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_1024RegClassID, Val &amp; 255);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;}</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">  712</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">AMDGPUDisassembler::decodeOperand_AV_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;}</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">  716</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">AMDGPUDisassembler::decodeOperand_AV_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;}</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">  720</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">AMDGPUDisassembler::decodeOperand_VReg_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_64RegClassID, Val);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;}</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">  724</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">AMDGPUDisassembler::decodeOperand_VReg_96</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_96RegClassID, Val);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;}</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">  728</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">AMDGPUDisassembler::decodeOperand_VReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_128RegClassID, Val);</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;}</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">  732</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">AMDGPUDisassembler::decodeOperand_VReg_256</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_256RegClassID, Val);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;}</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">  736</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">AMDGPUDisassembler::decodeOperand_VReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_512RegClassID, Val);</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">  740</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">AMDGPUDisassembler::decodeOperand_SReg_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// table-gen generated disassembler doesn&#39;t care about operand types</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// leaving only registry class so SSrc_32 operand turns into SReg_32</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// and therefore we accept immediates and literals here as well</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">  747</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a>(</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="comment">// SReg_32_XM0 is SReg_32 without M0 or EXEC_LO/EXEC_HI</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;}</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">  753</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a>(</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// SReg_32_XM0 is SReg_32 without EXEC_HI</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;}</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">  759</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// table-gen generated disassembler doesn&#39;t care about operand types</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">// leaving only registry class so SSrc_32 operand turns into SReg_32</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">// and therefore we accept immediates and literals here as well</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">  766</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">AMDGPUDisassembler::decodeOperand_SReg_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">  770</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">  774</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">AMDGPUDisassembler::decodeOperand_SReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>, Val);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">  778</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">AMDGPUDisassembler::decodeOperand_SReg_256</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>, Val);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;}</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">  782</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">AMDGPUDisassembler::decodeOperand_SReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>, Val);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">  786</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">AMDGPUDisassembler::decodeLiteralConstant</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <span class="comment">// For now all literal constants are supposed to be unsigned integer</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="comment">// ToDo: deal with signed/unsigned 64-bit integer constants</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">// ToDo: deal with float/double constants</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordflow">if</span> (!HasLiteral) {</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">if</span> (Bytes.size() &lt; 4) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(0, <span class="stringliteral">&quot;cannot read literal, inst bytes left &quot;</span> +</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                        <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Bytes.size()));</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    }</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    HasLiteral = <span class="keyword">true</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a> = eatBytes&lt;uint32_t&gt;(Bytes);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  }</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;}</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">  801</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">AMDGPUDisassembler::decodeIntImmed</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &amp;&amp; Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a>) ?</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    (static_cast&lt;int64_t&gt;(Imm) - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a>) :</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">INLINE_INTEGER_C_POSITIVE_MAX</a> - static_cast&lt;int64_t&gt;(Imm)));</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="comment">// Cast prevents negative overflow.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;}</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">  811</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">case</span> 240:</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="keywordflow">case</span> 241:</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">case</span> 242:</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f);</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> 243:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">case</span> 244:</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">case</span> 245:</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f);</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  <span class="keywordflow">case</span> 246:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">case</span> 247:</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">return</span> 0x3e22f983;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;}</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">  836</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">case</span> 240:</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">case</span> 241:</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">case</span> 242:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">case</span> 243:</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">case</span> 244:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0);</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordflow">case</span> 245:</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <span class="keywordflow">case</span> 246:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">case</span> 247:</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">return</span> 0x3fc45f306dc9c882;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;}</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">  861</a></span>&#160;<span class="keyword">static</span> int64_t <a class="code" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(<span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">switch</span> (Imm) {</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">case</span> 240:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">return</span> 0x3800;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">case</span> 241:</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">return</span> 0xB800;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">case</span> 242:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">return</span> 0x3C00;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> 243:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">return</span> 0xBC00;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> 244:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">return</span> 0x4000;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">case</span> 245:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">return</span> 0xC000;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordflow">case</span> 246:</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">return</span> 0x4400;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keywordflow">case</span> 247:</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">return</span> 0xC400;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> 0x3118;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;}</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">  886</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">AMDGPUDisassembler::decodeFPImmed</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Imm) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;      &amp;&amp; Imm &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>);</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="comment">// ToDo: case 248: 1/(2*PI) - is allowed only on VI</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="comment">// splat constants</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>:</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>:</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(Imm));</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(Imm));</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(Imm));</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;implement me&quot;</span>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  }</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;}</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">  907</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">AMDGPUDisassembler::getVgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">return</span> VGPR_32RegClassID;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> VReg_64RegClassID;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> VReg_128RegClassID;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  }</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;}</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">  922</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">AMDGPUDisassembler::getAgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">return</span> AGPR_32RegClassID;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> AReg_64RegClassID;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> AReg_128RegClassID;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> AReg_512RegClassID;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> AReg_1024RegClassID;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">  940</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">AMDGPUDisassembler::getSgprClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> SGPR_32RegClassID;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> SGPR_64RegClassID;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> SGPR_128RegClassID;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> SGPR_256RegClassID;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> SGPR_512RegClassID;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">  957</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">AMDGPUDisassembler::getTtmpClassId</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">return</span> TTMP_32RegClassID;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> TTMP_64RegClassID;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> TTMP_128RegClassID;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> TTMP_256RegClassID;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> TTMP_512RegClassID;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  }</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">  974</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">AMDGPUDisassembler::getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <span class="keywordtype">unsigned</span> TTmpMin =</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() || <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>()) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45">TTMP_GFX9_GFX10_MIN</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8">TTMP_VI_MIN</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordtype">unsigned</span> TTmpMax =</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() || <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>()) ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8">TTMP_GFX9_GFX10_MAX</a> : <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf">TTMP_VI_MAX</a>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">return</span> (TTmpMin &lt;= Val &amp;&amp; Val &lt;= TTmpMax)? Val - TTmpMin : -1;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;}</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">  985</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">AMDGPUDisassembler::decodeSrcOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 1024); <span class="comment">// enum10</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">bool</span> IsAGPR = Val &amp; 512;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  Val &amp;= 511;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171">VGPR_MAX</a>) {</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsAGPR ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(Width)</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                   : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">VGPR_MIN</a>);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">if</span> (Val &lt;= <a class="code" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a> == 0); <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a>);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  }</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordtype">int</span> TTmpIdx = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(Val);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> &lt;= Val &amp;&amp; Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a>)</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(Width, Val);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a">LITERAL_CONST</a>)</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a>();</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected immediate type&quot;</span>);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;}</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed"> 1028</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">AMDGPUDisassembler::decodeDstOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 128);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Width == <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a> || Width == <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">if</span> (Val &lt;= <a class="code" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a> == 0); <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">SGPR_MIN</a>);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  }</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordtype">int</span> TTmpIdx = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  }</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown dst register&quot;</span>);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0"> 1047</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">AMDGPUDisassembler::decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">switch</span> (Val) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_LO);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">case</span> 103: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_HI);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_LO);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> 105: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_HI);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_LO);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">case</span> 107: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_HI);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_LO);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">case</span> 109: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_HI);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_LO);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">case</span> 111: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_HI);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> 124: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(M0);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">case</span> 125: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_LO);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">case</span> 127: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_HI);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">case</span> 254: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(LDS_DIRECT);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f"> 1079</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">AMDGPUDisassembler::decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordflow">switch</span> (Val) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA);</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordflow">case</span> 125: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  }</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(Val));</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;}</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580"> 1103</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">AMDGPUDisassembler::decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="comment">// XXX: cast to int is needed to avoid stupid warning:</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="comment">// compare with unsigned is always true</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">int</span>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SDWA9EncValues::SRC_VGPR_MIN</a>) &lt;= int(Val) &amp;&amp;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">SDWA9EncValues::SRC_VGPR_MAX</a>) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width),</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                              Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">SDWA9EncValues::SRC_VGPR_MIN</a>);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    }</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a> &lt;= Val &amp;&amp;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;        Val &lt;= (<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">SDWA9EncValues::SRC_SGPR_MAX_GFX10</a></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                          : <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">SDWA9EncValues::SRC_SGPR_MAX_SI</a>)) {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width),</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                               Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a>);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SDWA9EncValues::SRC_TTMP_MIN</a> &lt;= Val &amp;&amp;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;        Val &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">SDWA9EncValues::SRC_TTMP_MAX</a>) {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width),</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                               Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">SDWA9EncValues::SRC_TTMP_MIN</a>);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    }</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SVal = Val - <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">SDWA9EncValues::SRC_SGPR_MIN</a>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">INLINE_INTEGER_C_MIN</a> &lt;= SVal &amp;&amp; SVal &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">INLINE_INTEGER_C_MAX</a>)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(SVal);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">INLINE_FLOATING_C_MIN</a> &lt;= SVal &amp;&amp; SVal &lt;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">INLINE_FLOATING_C_MAX</a>)</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(Width, SVal);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(SVal);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported target&quot;</span>);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;}</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d"> 1144</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">AMDGPUDisassembler::decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val);</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;}</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8"> 1148</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">AMDGPUDisassembler::decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26"> 1152</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">AMDGPUDisassembler::decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;          <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) &amp;&amp;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;         <span class="stringliteral">&quot;SDWAVopcDst should be present only on GFX9+&quot;</span>);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordtype">bool</span> IsWave64 = <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64];</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">if</span> (Val &amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">SDWA9EncValues::VOPC_DST_VCC_MASK</a>) {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    Val &amp;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">SDWA9EncValues::VOPC_DST_SGPR_MASK</a>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordtype">int</span> TTmpIdx = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <span class="keyword">auto</span> TTmpClsId = <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(TTmpClsId, TTmpIdx);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Val &gt; <a class="code" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      <span class="keywordflow">return</span> IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val)</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                      : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(IsWave64 ? <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>), Val);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    }</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsWave64 ? AMDGPU::VCC : AMDGPU::VCC_LO);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  }</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;}</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583"> 1179</a></span>&#160;<a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">AMDGPUDisassembler::decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64] ?</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">decodeOperand_SReg_64</a>(Val) : <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;}</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb"> 1184</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">AMDGPUDisassembler::isVI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands];</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;}</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06"> 1188</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">AMDGPUDisassembler::isGFX9</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX9];</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;}</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7"> 1192</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">AMDGPUDisassembler::isGFX10</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureGFX10];</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;}</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">// AMDGPUSymbolizer</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// Try to find symbol name for specified label</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f"> 1201</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f">AMDGPUSymbolizer::tryAddingSymbolicOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                                <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<span class="comment">/*cStream*/</span>, int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;                                uint64_t <span class="comment">/*Address*/</span>, <span class="keywordtype">bool</span> IsBranch,</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                                uint64_t <span class="comment">/*Offset*/</span>, uint64_t <span class="comment">/*InstSize*/</span>) {</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keyword">using</span> SymbolInfoTy = std::tuple&lt;uint64_t, StringRef, uint8_t&gt;;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keyword">using</span> SectionSymbolsTy = std::vector&lt;SymbolInfoTy&gt;;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">if</span> (!IsBranch) {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  }</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keyword">auto</span> *Symbols = <span class="keyword">static_cast&lt;</span>SectionSymbolsTy *<span class="keyword">&gt;</span>(DisInfo);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">if</span> (!Symbols)</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keyword">auto</span> Result = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">std::find_if</a>(Symbols-&gt;begin(), Symbols-&gt;end(),</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                             [<a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">Value</a>](<span class="keyword">const</span> SymbolInfoTy&amp; Val) {</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;                                <span class="keywordflow">return</span> std::get&lt;0&gt;(Val) == static_cast&lt;uint64_t&gt;(Value)</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                    &amp;&amp; std::get&lt;2&gt;(Val) == <a class="code" href="namespacellvm_1_1ELF.html#ae363598330933ef970db7b6e4f5702c2a2addd3222711e927ec6604bc65bccb2c">ELF::STT_NOTYPE</a>;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                             });</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">if</span> (Result != Symbols-&gt;end()) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keyword">auto</span> *Sym = Ctx.getOrCreateSymbol(std::get&lt;1&gt;(*Result));</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> = <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">MCSymbolRefExpr::create</a>(Sym, Ctx);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(<a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>));</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;}</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95"> 1230</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                                       int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                                                       uint64_t <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) {</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented&quot;</span>);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">// Initialization</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7"> 1240</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *<a class="code" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<span class="comment">/*TT*/</span>,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                              <a class="code" href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a> <span class="comment">/*GetOpInfo*/</span>,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                              <a class="code" href="DisassemblerTypes_8h.html#a559a340cad45f2ba4c6e35116a6544a7">LLVMSymbolLookupCallback</a> <span class="comment">/*SymbolLookUp*/</span>,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                              <span class="keywordtype">void</span> *DisInfo,</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx,</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                              std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a>(*Ctx, std::move(RelInfo), DisInfo);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9"> 1249</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;<a class="code" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>,</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                                <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler</a>(STI, Ctx, T.<a class="code" href="classllvm_1_1Target.html#a5e5726b4383930d8efcd57802247c4a7">createMCInstrInfo</a>());</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;}</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818"> 1255</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a>() {</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;                                         <a class="code" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a>);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;                                       <a class="code" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a>);</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00609">AMDGPUDisassembler.cpp:609</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a733fd121f182d84bb73da74b0829d459"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a></div><div class="ttdeci">static int64_t getInlineImmVal16(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00861">AMDGPUDisassembler.cpp:861</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a21fb13d7f0bcb1101375a9dc0373b9e5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00770">AMDGPUDisassembler.cpp:770</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa9e59759855caf94a9a88457565b20c3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">llvm::AMDGPUDisassembler::decodeOperand_VGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_VGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00683">AMDGPUDisassembler.cpp:683</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ad7df02a018c3a01d74738d5ba3a09e93"><div class="ttname"><a href="classllvm_1_1MCInst.html#ad7df02a018c3a01d74738d5ba3a09e93">llvm::MCInst::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00193">MCInst.h:193</a></div></div>
<div class="ttc" id="namespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a226d55cd988434115205ab910342c580"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01103">AMDGPUDisassembler.cpp:1103</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00933">AMDGPUBaseInfo.cpp:933</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html_aca8fce65eb69a82aa10a635e2e79877a"><div class="ttname"><a href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">llvm::APInt::sext</a></div><div class="ttdeci">APInt sext(unsigned width) const</div><div class="ttdoc">Sign extend to a new width. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00913">APInt.cpp:913</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00442">AMDGPUDisassembler.cpp:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a6a80122686401107aecb1cb750d4a698"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a6a80122686401107aecb1cb750d4a698">llvm::MCSymbolRefExpr::create</a></div><div class="ttdeci">static const MCSymbolRefExpr * create(const MCSymbol *Symbol, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00329">MCExpr.h:329</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a22e15b4b8c3a0b19c81a295707bb8566"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a></div><div class="ttdeci">#define DECODE_OPERAND_REG(RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00119">AMDGPUDisassembler.cpp:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac9828adcef3becbe0e62b47e7b935c46"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">llvm::AMDGPUDisassembler::decodeOperand_VReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00720">AMDGPUDisassembler.cpp:720</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5df4d58148ace6dd67b07c7c85dae6f9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">llvm::AMDGPUDisassembler::decodeOperand_VSrcV216</a></div><div class="ttdeci">MCOperand decodeOperand_VSrcV216(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00679">AMDGPUDisassembler.cpp:679</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9ae5e8963a65d13f5c87f38725b286fe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(OpWidthTy Width, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00886">AMDGPUDisassembler.cpp:886</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a02141c9f27620dbc6cccfcae8abe4d56"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">llvm::AMDGPUDisassembler::decodeOperand_VS_128</a></div><div class="ttdeci">MCOperand decodeOperand_VS_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00671">AMDGPUDisassembler.cpp:671</a></div></div>
<div class="ttc" id="include_2llvm-c_2Disassembler_8h_html"><div class="ttname"><a href="include_2llvm-c_2Disassembler_8h.html">Disassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00136">MCInst.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ad986a49dfc2bbb7f0ad252fbdff99951"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">llvm::AMDGPUDisassembler::decodeOperand_SReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00782">AMDGPUDisassembler.cpp:782</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a72b5a9c82bc368c8d1b54aa9ac0c8d38"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">decodeOperand_VS_16</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VS_16(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00165">AMDGPUDisassembler.cpp:165</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers. </div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00123">MCDisassembler.h:123</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a9d9916590006b204b5357b0088adfaf8">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00438">SIDefines.h:438</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a90e38d94c0c1b7587c8f2abf8d3817ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">llvm::AMDGPUDisassembler::decodeDstOp</a></div><div class="ttdeci">MCOperand decodeDstOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01028">AMDGPUDisassembler.cpp:1028</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html_a5e5726b4383930d8efcd57802247c4a7"><div class="ttname"><a href="classllvm_1_1Target.html#a5e5726b4383930d8efcd57802247c4a7">llvm::Target::createMCInstrInfo</a></div><div class="ttdeci">MCInstrInfo * createMCInstrInfo() const</div><div class="ttdoc">createMCInstrInfo - Create a MCInstrInfo implementation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00348">TargetRegistry.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00593">AMDGPUDisassembler.cpp:593</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="BinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a90dbb771e48583f0ab7ae9debe31bc89"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a90dbb771e48583f0ab7ae9debe31bc89">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a></div><div class="ttdeci">uint8_t MIMGEncoding</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00266">AMDGPUBaseInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00054">MCDisassembler.h:54</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_aaff8a7b712c8ea0bb1275e621119e498"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a></div><div class="ttdeci">static T eatBytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00234">AMDGPUDisassembler.cpp:234</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00817">TargetRegistry.h:817</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00112">AMDGPUDisassembler.h:112</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00433">SIDefines.h:433</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201aeecf1ebc3472a38c08ce4a272a167dbf">llvm::AMDGPU::EncValues::TTMP_VI_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00244">SIDefines.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01179">AMDGPUDisassembler.cpp:1179</a></div></div>
<div class="ttc" id="Endian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_adf0ebb25ee79b3e36aa5fbdd078fece3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">llvm::AMDGPUDisassembler::decodeOperand_VS_32</a></div><div class="ttdeci">MCOperand decodeOperand_VS_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00663">AMDGPUDisassembler.cpp:663</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ac23a62d1f4d66ed1c5b331c5cd22c1a0">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00249">SIDefines.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a1806692ebe2608af74a206c056533d01"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00786">AMDGPUDisassembler.cpp:786</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5af329e92bfda091dc8a403c47bdef4b66">llvm::AMDGPU::SDWA::SRC_VGPR_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00436">SIDefines.h:436</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a7ab10b2d0f25581b3fc631599e5adad2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">llvm::AMDGPUDisassembler::decodeOperand_AReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00700">AMDGPUDisassembler.cpp:700</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a9fafc367cabbdce17ed971f70373c7c9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a></div><div class="ttdeci">static MCDisassembler::DecodeStatus addOperand(MCInst &amp;Inst, const MCOperand &amp;Opnd)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00072">AMDGPUDisassembler.cpp:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a537baa0007d044f9d66279617586180d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">llvm::AMDGPUDisassembler::decodeOperand_SReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00774">AMDGPUDisassembler.cpp:774</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201ae6dfe8d3a4f3ca60a85412da8260ca45">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00245">SIDefines.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01152">AMDGPUDisassembler.cpp:1152</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a392c263d0b0a47be4702000f9bca7f16"><div class="ttname"><a href="classllvm_1_1MCInst.html#a392c263d0b0a47be4702000f9bca7f16">llvm::MCInst::erase</a></div><div class="ttdeci">void erase(iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00190">MCInst.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00599">AMDGPUDisassembler.cpp:599</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00250">SIDefines.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00060">AMDGPUDisassembler.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a9ae241a608d5ba5d11d2ef405637b4f6"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">llvm::AMDGPUDisassembler::decodeOperand_AReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00704">AMDGPUDisassembler.cpp:704</a></div></div>
<div class="ttc" id="namespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::ReplacementType::Literal</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01184">AMDGPUDisassembler.cpp:1184</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ae6d80e3c29e42507b5b6cd519bbe3596"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae6d80e3c29e42507b5b6cd519bbe3596">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="DisassemblerTypes_8h_html_a874b8982db7f95cc77db8845f81c22fc"><div class="ttname"><a href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a></div><div class="ttdeci">int(* LLVMOpInfoCallback)(void *DisInfo, uint64_t PC, uint64_t Offset, uint64_t Size, int TagType, void *TagBuf)</div><div class="ttdoc">The type for the operand information call back function. </div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00042">DisassemblerTypes.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSymbolizer_html_a768aa0c6497b97983622dfda59705b95"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(raw_ostream &amp;cStream, int64_t Value, uint64_t Address) override</div><div class="ttdoc">Try to add a comment on the PC-relative load. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01230">AMDGPUDisassembler.cpp:1230</a></div></div>
<div class="ttc" id="APInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a96eff11e4ce91e92cfaa3e59f7600100"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a></div><div class="ttdeci">static int64_t getInlineImmVal32(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00811">AMDGPUDisassembler.cpp:811</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00114">AMDGPUDisassembler.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00422">AMDGPUDisassembler.cpp:422</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a8408c7ebb2b85ec86fed5c04ef999f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">llvm::AMDGPUDisassembler::decodeOperand_AReg_1024</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_1024(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00708">AMDGPUDisassembler.cpp:708</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00101">MCDisassembler.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01148">AMDGPUDisassembler.cpp:1148</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a769ad852a979f2f694e813d4aaaedcea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">llvm::AMDGPUDisassembler::decodeOperand_VReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00732">AMDGPUDisassembler.cpp:732</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a033e72094a74e91253d06ffce8ea9178">llvm::AMDGPU::SDWA::SRC_TTMP_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00441">SIDefines.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00224">AMDGPUBaseInfo.h:224</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a39bfdc97f34af6446c366c8c7edcf8d7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAMDGPUSymbolizer(const Triple &amp;, LLVMOpInfoCallback, LLVMSymbolLookupCallback, void *DisInfo, MCContext *Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01240">AMDGPUDisassembler.cpp:1240</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a780fe7b1259c076cd5abef9ce9dda01d"><div class="ttname"><a href="classllvm_1_1MCInst.html#a780fe7b1259c076cd5abef9ce9dda01d">llvm::MCInst::insert</a></div><div class="ttdeci">iterator insert(iterator I, const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00198">MCInst.h:198</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a397587ec6233ec02007837fb24c3090f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, uint64_t Inst, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00241">AMDGPUDisassembler.cpp:241</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00652">MathExtras.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a559f9eb650add15b0119773f3edf6ce9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">llvm::AMDGPUDisassembler::decodeOperand_AV_64</a></div><div class="ttdeci">MCOperand decodeOperand_AV_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00716">AMDGPUDisassembler.cpp:716</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a13328933f99867c9c0b801a50003b171">llvm::AMDGPU::EncValues::VGPR_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00254">SIDefines.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00907">AMDGPUDisassembler.cpp:907</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00109">AMDGPUDisassembler.h:109</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a580013516c561c9f3534c5fd3f67f60c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">llvm::AMDGPUDisassembler::decodeOperand_VReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00728">AMDGPUDisassembler.cpp:728</a></div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5">llvm::TargetStackID::Value</a></div><div class="ttdeci">Value</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a3fb44ceb40a222dbbf19b4e40ae67d3b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">llvm::AMDGPUDisassembler::decodeOperand_SReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00778">AMDGPUDisassembler.cpp:778</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01188">AMDGPUDisassembler.cpp:1188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac4a9e77202c0556db7040527010dcc38"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">llvm::AMDGPUDisassembler::decodeOperand_SReg_32</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00740">AMDGPUDisassembler.cpp:740</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00038">MCSymbolizer.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00225">AMDGPUBaseInfo.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00463">AMDGPUDisassembler.cpp:463</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00111">AMDGPUDisassembler.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa0a746193e9fc6a8f7cf09ec5677b2e0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">llvm::AMDGPUDisassembler::decodeOperand_VS_64</a></div><div class="ttdeci">MCOperand decodeOperand_VS_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00667">AMDGPUDisassembler.cpp:667</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00107">AMDGPUDisassembler.h:107</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_abc4978bef919ef98f07c52259474b8bb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">llvm::AMDGPUDisassembler::decodeOperand_VReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00736">AMDGPUDisassembler.cpp:736</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00251">SIDefines.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00040">AMDGPUDisassembler.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5aaad17b74b3bbdd80c81e125583b888cc">llvm::AMDGPU::SDWA::SRC_VGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00435">SIDefines.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a8a095b0e40106c5028e5da140a299f2a">llvm::AMDGPU::EncValues::VGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00253">SIDefines.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00110">AMDGPUDisassembler.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00105">AMDGPUDisassembler.h:105</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a64fc25e9015b4229eb3de5f923428563"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">decodeSoppBrTarget</a></div><div class="ttdeci">static DecodeStatus decodeSoppBrTarget(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00090">AMDGPUDisassembler.cpp:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a3050dcf9bd56f360f64bd4067ce585a8">llvm::AMDGPU::EncValues::TTMP_GFX9_GFX10_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00246">SIDefines.h:246</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_aadb457499c6b9db87a068c5ae53ba32e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a></div><div class="ttdeci">static int64_t getInlineImmVal64(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00836">AMDGPUDisassembler.cpp:836</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_aab4ee03ca6b2da653029520515a0491e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aab4ee03ca6b2da653029520515a0491e">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00155">ArrayRef.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00222">AMDGPUBaseInfo.h:222</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00113">AMDGPUBaseInfo.cpp:113</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7b827a6f489ec60c7de60f8b01145ba2">llvm::AMDGPU::SDWA::SRC_SGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00437">SIDefines.h:437</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00922">AMDGPUDisassembler.cpp:922</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_aac8b18da22658e7589a0286322114803"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a></div><div class="ttdeci">#define SGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00055">AMDGPUDisassembler.cpp:55</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01144">AMDGPUDisassembler.cpp:1144</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00108">AMDGPUDisassembler.h:108</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_abf297f3f63ca3282686b6b725d3ca818"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAMDGPUDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01255">AMDGPUDisassembler.cpp:1255</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="MCFixedLenDisassembler_8h_html"><div class="ttname"><a href="MCFixedLenDisassembler_8h.html">MCFixedLenDisassembler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00150">AMDGPUDisassembler.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00446">SIDefines.h:446</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a6bd67351fa0f75e5f725364493801c53"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a6bd67351fa0f75e5f725364493801c53">llvm::MCDisassembler::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00117">MCDisassembler.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa1f86792a963f9f4465f83450bcd1153"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XM0_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00747">AMDGPUDisassembler.cpp:747</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a5a2c49f250cd49771b1c47337ea95cf8">llvm::AMDGPU::EncValues::TTMP_VI_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00243">SIDefines.h:243</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aa2856cc53ddce339fa86c79afebbbefe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00985">AMDGPUDisassembler.cpp:985</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a0783d4535728d968806d2e8ec9603f2f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a></div><div class="ttdeci">static bool isValidDPP8(const MCInst &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00258">AMDGPUDisassembler.cpp:258</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a86bc62297264c5c421f06a54985349a1">llvm::AMDGPU::DPP::DPP8_FI_0</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00492">SIDefines.h:492</a></div></div>
<div class="ttc" id="namespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00642">MathExtras.h:642</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00801">AMDGPUDisassembler.cpp:801</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a5d7e4c42994334246aaea74d14f0f08c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a></div><div class="ttdeci">#define DECODE_SDWA(DecName)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00221">AMDGPUDisassembler.cpp:221</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a85602257219e604394ae8ca11229da08"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a85602257219e604394ae8ca11229da08">llvm::AMDGPU::MIMGInfo::VAddrDwords</a></div><div class="ttdeci">uint8_t VAddrDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00268">AMDGPUBaseInfo.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a0f01352139e1a367a77cda0d58347318">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_POSITIVE_MAX</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00248">SIDefines.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ace7bdce94e806bb8870626657630dab0"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ace7bdce94e806bb8870626657630dab0">llvm::ArrayRef::slice</a></div><div class="ttdeci">ArrayRef&lt; T &gt; slice(size_t N, size_t M) const</div><div class="ttdoc">slice(n, m) - Chop off the first N elements of the array, and keep M elements in the array...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00188">ArrayRef.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00115">AMDGPUDisassembler.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ac5f4b36143c3cee701c22d83bbc9d78a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">llvm::AMDGPUDisassembler::decodeOperand_AGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_AGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00696">AMDGPUDisassembler.cpp:696</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a4329e8b5b79e5905cf638e7e5e278734"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a4329e8b5b79e5905cf638e7e5e278734">llvm::AMDGPU::MIMGInfo::BaseOpcode</a></div><div class="ttdeci">uint16_t BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00265">AMDGPUBaseInfo.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSymbolizer_html_ac75a7ca6d901e71c2ac3ad4e7da0334f"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f">llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, raw_ostream &amp;cStream, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) override</div><div class="ttdoc">Try to add a symbolic operand instead of Value to the MCInst. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01201">AMDGPUDisassembler.cpp:1201</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00106">AMDGPUDisassembler.h:106</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a85b5e55113e55b3bef4792d822031803">llvm::AMDGPU::EncValues::INLINE_INTEGER_C_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00247">SIDefines.h:247</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a0239f97af5732826b37f77001e28d4cf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XEXEC_HI(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00753">AMDGPUDisassembler.cpp:753</a></div></div>
<div class="ttc" id="AMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a5644b951ba03ca15f33f39d1edccb465"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">llvm::AMDGPUDisassembler::decodeOperand_AV_32</a></div><div class="ttdeci">MCOperand decodeOperand_AV_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00712">AMDGPUDisassembler.cpp:712</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a6f964e76859658e88d1b32c01879dd6e">llvm::AMDGPU::SDWA::SRC_SGPR_MAX_GFX10</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00439">SIDefines.h:439</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8h_html"><div class="ttname"><a href="AMDGPUDisassembler_8h.html">AMDGPUDisassembler.h</a></div><div class="ttdoc">This file contains declaration for AMDGPU ISA disassembler. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a92d113a3fef07213741a837973905fa3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">llvm::AMDGPUDisassembler::decodeOperand_VSrc16</a></div><div class="ttdeci">MCOperand decodeOperand_VSrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00675">AMDGPUDisassembler.cpp:675</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00940">AMDGPUDisassembler.cpp:940</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00624">AMDGPUDisassembler.cpp:624</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5ad3cbbf4fed2354620fbb99fc62b171be">llvm::AMDGPU::SDWA::SRC_TTMP_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00440">SIDefines.h:440</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ad9305ad45a7db970a0a198791bea136a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad9305ad45a7db970a0a198791bea136a">llvm::AMDGPUDisassembler::getInstruction</a></div><div class="ttdeci">DecodeStatus getInstruction(MCInst &amp;MI, uint64_t &amp;Size, ArrayRef&lt; uint8_t &gt; Bytes, uint64_t Address, raw_ostream &amp;CS) const override</div><div class="ttdoc">Returns the disassembly of a single instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00268">AMDGPUDisassembler.cpp:268</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01192">AMDGPUDisassembler.cpp:1192</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a8470c61157761717c8d5d9bc64649932"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_VRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00692">AMDGPUDisassembler.cpp:692</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a39c0a22d457ccc212829d0a052685264"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a></div><div class="ttdeci">static int insertNamedMCOperand(MCInst &amp;MI, const MCOperand &amp;Op, uint16_t NameIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00079">AMDGPUDisassembler.cpp:79</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a0a47aba9e8635c85eef8e87912e87810"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">llvm::TargetRegistry::RegisterMCSymbolizer</a></div><div class="ttdeci">static void RegisterMCSymbolizer(Target &amp;T, Target::MCSymbolizerCtorTy Fn)</div><div class="ttdoc">RegisterMCSymbolizer - Register an MCSymbolizer implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00903">TargetRegistry.h:903</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html_a2266fe50f0769ce6d863fead0b56da5f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html#a2266fe50f0769ce6d863fead0b56da5f">llvm::AMDGPU::MIMGInfo::VDataDwords</a></div><div class="ttdeci">uint8_t VDataDwords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00267">AMDGPUBaseInfo.h:267</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00263">AMDGPUBaseInfo.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a7e5542fa441aeeda6466119a5c960b7b">llvm::AMDGPU::EncValues::SGPR_MIN</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00240">SIDefines.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1DPP_html_aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html#aa19c007b0d0fdcbf3db8462eeb72c059a470b8d8ac84510a78711e68988cb0d6b">llvm::AMDGPU::DPP::DPP8_FI_1</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00493">SIDefines.h:493</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00432">SIDefines.h:432</a></div></div>
<div class="ttc" id="AArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a82d95b4634b7f95fb19f2c55e451a5ac"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">llvm::AMDGPUDisassembler::decodeOperand_SReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00766">AMDGPUDisassembler.cpp:766</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_a4c59f0784e520b79b9965b489ab21ceb"><div class="ttname"><a href="classllvm_1_1MCContext.html#a4c59f0784e520b79b9965b489ab21ceb">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00320">MCContext.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab69538816d5c5b8eb940db413328db1c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">llvm::AMDGPUDisassembler::decodeOperand_VReg_96</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_96(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00724">AMDGPUDisassembler.cpp:724</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_afc20a768dca7cf34b4d4909e8be3289e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_SRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00759">AMDGPUDisassembler.cpp:759</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00957">AMDGPUDisassembler.cpp:957</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01079">AMDGPUDisassembler.cpp:1079</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1EncValues_html_af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#af887abd4213ea8a5c841837a0f1f8201a64505b53beb145f22a5e090a5f7fc97a">llvm::AMDGPU::EncValues::LITERAL_CONST</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00252">SIDefines.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01023">AMDGPUBaseInfo.cpp:1023</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_abbfcefd1ec45289db58eeb5622b6bd7e"><div class="ttname"><a href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">llvm::MCOperand::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00056">MCInst.h:56</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01047">AMDGPUDisassembler.cpp:1047</a></div></div>
<div class="ttc" id="namespacellvm_1_1ELF_html_ae363598330933ef970db7b6e4f5702c2a2addd3222711e927ec6604bc65bccb2c"><div class="ttname"><a href="namespacellvm_1_1ELF.html#ae363598330933ef970db7b6e4f5702c2a2addd3222711e927ec6604bc65bccb2c">llvm::ELF::STT_NOTYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01050">ELF.h:1050</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00974">AMDGPUDisassembler.cpp:974</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="DisassemblerTypes_8h_html_a559a340cad45f2ba4c6e35116a6544a7"><div class="ttname"><a href="DisassemblerTypes_8h.html#a559a340cad45f2ba4c6e35116a6544a7">LLVMSymbolLookupCallback</a></div><div class="ttdeci">const char *(* LLVMSymbolLookupCallback)(void *DisInfo, uint64_t ReferenceValue, uint64_t *ReferenceType, uint64_t ReferencePC, const char **ReferenceName)</div><div class="ttdoc">The type for the symbol lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00112">DisassemblerTypes.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00053">MCDisassembler.h:53</a></div></div>
<div class="ttc" id="AMDGPUDisassembler_8cpp_html_a9beaeb3001bca4240f45d9438e120ac9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a></div><div class="ttdeci">static MCDisassembler * createAMDGPUDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01249">AMDGPUDisassembler.cpp:1249</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00113">AMDGPUDisassembler.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="namespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06319">SIInstrInfo.cpp:6319</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00204">AMDGPUBaseInfo.h:204</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:34 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
