V 000052 55 1840          1565805334973 sample_arch
(_unit VHDL (top_module 0 8(sample_arch 0 18))
	(_version vd0)
	(_time 1565805334974 2019.08.14 19:55:34)
	(_source (\./../../top_level.vhd\))
	(_parameters dbg tan)
	(_code c3c0c596969597d697c28799c4c5c7c4c6c590c5c6)
	(_ent
		(_time 1565805334971)
	)
	(_comp
		(OSCH
			(_object
				(_type (_int ~STRING~13 0 24(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 0 24(_ent(_string \"133.00"\))))
				(_port (_int STDBY -1 0 25(_ent (_in))))
				(_port (_int OSC -1 0 25(_ent (_out))))
				(_port (_int SEDSTDBY -1 0 25(_ent (_out))))
			)
		)
		(HeartBeat
			(_object
				(_port (_int RST_n -1 0 29(_ent (_in))))
				(_port (_int CLK -1 0 29(_ent (_in))))
				(_port (_int LED -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst OSCInst0 0 33(_comp OSCH)
		(_gen
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)(rst_n))
			((OSC)(sys_clk))
			((SEDSTDBY)(stdby_sed))
		)
		(_use (_implicit)
			(_gen
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((STDBY)(STDBY))
				((OSC)(OSC))
				((SEDSTDBY)(SEDSTDBY))
			)
		)
	)
	(_inst HeartBeatInst0 0 37(_comp HeartBeat)
		(_port
			((RST_n)(rst_n))
			((CLK)(sys_clk))
			((LED)(heart_beat))
		)
		(_use (_implicit)
			(_port
				((RST_n)(RST_n))
				((CLK)(CLK))
				((LED)(LED))
			)
		)
	)
	(_object
		(_port (_int rst_n -1 0 10(_ent(_in))))
		(_port (_int scl -1 0 11(_ent(_inout))))
		(_port (_int sda -1 0 12(_ent(_inout))))
		(_port (_int heart_beat -1 0 13(_ent(_out))))
		(_sig (_int sys_clk -1 0 21(_arch(_uni))))
		(_sig (_int stdby_sed -1 0 21(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
