# RISC-V-SoC-Tapeout_VSD
This program focuses on learning how to design a System-on-Chip (SoC) starting from RTL and progressing to GDSII using open-source tools. It is a part of India’s largest collaborative RISC-V tapeout initiative, involving over 3,500 participants, aimed at enabling silicon development and strengthening the country’s semiconductor ecosystem.
