/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_47z;
  wire [20:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_53z;
  reg [22:0] celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[7:5] + in_data[32:30];
  assign celloutsig_0_3z = celloutsig_0_2z[8:3] + { in_data[34:32], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[11:5], celloutsig_0_2z, celloutsig_0_1z } + { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_47z = celloutsig_0_3z + celloutsig_0_8z[5:0];
  assign celloutsig_0_5z = { celloutsig_0_2z[5], celloutsig_0_0z } + celloutsig_0_1z[4:1];
  assign celloutsig_0_53z = celloutsig_0_15z[18:3] + in_data[75:60];
  assign celloutsig_1_0z = in_data[138:117] + in_data[187:166];
  assign celloutsig_1_1z = celloutsig_1_0z[15:1] + celloutsig_1_0z[14:0];
  assign celloutsig_1_2z = celloutsig_1_0z[21:2] + in_data[145:126];
  assign celloutsig_1_3z = in_data[140:118] + { in_data[105:103], celloutsig_1_2z };
  assign celloutsig_1_4z = celloutsig_1_0z[10:3] + celloutsig_1_0z[13:6];
  assign celloutsig_1_6z = celloutsig_1_2z[18:15] + celloutsig_1_0z[13:10];
  assign celloutsig_0_6z = celloutsig_0_3z + { celloutsig_0_1z[1:0], celloutsig_0_5z };
  assign celloutsig_1_8z = celloutsig_1_1z[4:1] + celloutsig_1_4z[4:1];
  assign celloutsig_1_9z = { celloutsig_1_3z[20:13], celloutsig_1_8z } + { celloutsig_1_0z[21:14], celloutsig_1_8z };
  assign celloutsig_1_11z = celloutsig_1_0z[16:9] + in_data[106:99];
  assign celloutsig_1_12z = celloutsig_1_1z[9:0] + celloutsig_1_2z[11:2];
  assign celloutsig_1_18z = celloutsig_1_12z[7:0] + celloutsig_1_9z[8:1];
  assign celloutsig_1_19z = { celloutsig_1_12z[6], celloutsig_1_18z } + { celloutsig_1_11z[7:3], celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:2], celloutsig_0_6z } + { celloutsig_0_2z[4:1], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_1z[2:0] + celloutsig_0_3z[5:3];
  assign celloutsig_0_10z = in_data[22:17] + celloutsig_0_6z;
  assign celloutsig_0_11z = celloutsig_0_5z[3:1] + celloutsig_0_5z[2:0];
  assign celloutsig_0_12z = { celloutsig_0_2z[8:1], celloutsig_0_0z } + { celloutsig_0_2z[4:3], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[51:50], celloutsig_0_0z } + { in_data[93:92], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_8z[7:3] + celloutsig_0_10z[5:1];
  assign celloutsig_0_15z = { celloutsig_0_8z[6:3], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z } + { celloutsig_0_13z[4:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_15z[16], celloutsig_0_11z, celloutsig_0_9z } + celloutsig_0_15z[19:13];
  assign celloutsig_0_18z = celloutsig_0_15z[17:13] + { celloutsig_0_15z[12:11], celloutsig_0_11z };
  assign celloutsig_0_19z = celloutsig_0_2z[6:1] + { celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_0_22z = celloutsig_0_6z[5:1] + celloutsig_0_3z[5:1];
  assign celloutsig_0_2z = in_data[59:51] + { celloutsig_0_1z[3:0], celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_15z[6:0] + { celloutsig_0_16z[6:5], celloutsig_0_22z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_54z = 23'h000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_54z = { celloutsig_0_47z[4:0], celloutsig_0_18z, celloutsig_0_27z, celloutsig_0_19z };
  assign { out_data[135:128], out_data[104:96], out_data[47:32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
