Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Dec  9 20:14:25 2025
| Host         : trinh-Latitude-3540 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
| Design       : system_top
| Device       : xczu2eg-sfvc784-1-e
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 18480 |     0 |          0 |     47232 | 39.13 |
|   LUT as Logic             | 16159 |     0 |          0 |     47232 | 34.21 |
|   LUT as Memory            |  2321 |     0 |          0 |     28800 |  8.06 |
|     LUT as Distributed RAM |  1118 |     0 |            |           |       |
|     LUT as Shift Register  |  1203 |     0 |            |           |       |
| CLB Registers              | 26584 |     0 |          0 |     94464 | 28.14 |
|   Register as Flip Flop    | 26584 |     0 |          0 |     94464 | 28.14 |
|   Register as Latch        |     0 |     0 |          0 |     94464 |  0.00 |
| CARRY8                     |   722 |     0 |          0 |      8820 |  8.19 |
| F7 Muxes                   |    54 |     0 |          0 |     35280 |  0.15 |
| F8 Muxes                   |     0 |     0 |          0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 38    |          Yes |           - |          Set |
| 4085  |          Yes |           - |        Reset |
| 536   |          Yes |         Set |            - |
| 21925 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |       150 | 13.33 |
|   RAMB36/FIFO*    |   20 |     0 |          0 |       150 | 13.33 |
|     RAMB36E2 only |   20 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       300 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   22 |     0 |          0 |       240 |  9.17 |
|   DSP48E2 only |   22 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   53 |     0 |          0 |       252 | 21.03 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   10 |     0 |          0 |       196 |  5.10 |
|   BUFGCE             |    3 |     0 |          0 |        88 |  3.41 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        12 | 16.67 |
|   BUFG_PS            |    3 |     0 |          0 |        72 |  4.17 |
|   BUFGCTRL*          |    1 |     0 |          0 |        24 |  4.17 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 21925 |            Register |
| LUT3       |  6836 |                 CLB |
| LUT6       |  4269 |                 CLB |
| FDCE       |  4085 |            Register |
| LUT1       |  2333 |                 CLB |
| LUT2       |  2025 |                 CLB |
| RAMD32     |  1934 |                 CLB |
| LUT5       |  1809 |                 CLB |
| LUT4       |  1553 |                 CLB |
| SRL16E     |   893 |                 CLB |
| CARRY8     |   722 |                 CLB |
| FDSE       |   536 |            Register |
| SRLC32E    |   386 |                 CLB |
| RAMS32     |   280 |                 CLB |
| MUXF7      |    54 |                 CLB |
| FDPE       |    38 |            Register |
| OBUF       |    28 |                 I/O |
| DSP48E2    |    22 |          Arithmetic |
| RAMB36E2   |    20 |            BLOCKRAM |
| IBUFCTRL   |    17 |              Others |
| OSERDESE3  |    10 |                 I/O |
| INBUF      |     9 |                 I/O |
| INV        |     8 |                 CLB |
| DIFFINBUF  |     8 |                 I/O |
| IDELAYE3   |     7 |                 I/O |
| IDDRE1     |     7 |            Register |
| SRLC16E    |     4 |                 CLB |
| BUFG_PS    |     3 |               Clock |
| BUFGCE     |     3 |               Clock |
| BUFGCE_DIV |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| IDELAYCTRL |     1 |                 I/O |
| BUFGCTRL   |     1 |               Clock |
+------------+-------+---------------------+


9. Black Boxes
--------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| dbg_hub_CV |    1 |
+------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


