// Seed: 1548081460
module module_0 (
    input tri0 id_0
);
  parameter id_2 = (-1);
  reg id_3;
  parameter id_4 = id_2;
  assign module_1.id_6 = 0;
  wire id_5;
  assign id_3 = id_4 * id_4;
  always begin : LABEL_0
    id_3 = -1'b0;
  end
endmodule
module module_1 (
    output supply1 id_0,
    inout wor id_1,
    input wire id_2,
    output tri0 id_3,
    input uwire id_4,
    inout supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri0 id_8,
    input wire id_9,
    output tri0 id_10
);
  assign id_3 = -1;
  or primCall (id_10, id_5, id_4, id_9, id_2, id_7, id_12, id_1, id_6);
  logic id_12;
  module_0 modCall_1 (id_5);
endmodule
