<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3735" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3735{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3735{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3735{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3735{left:70px;bottom:701px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t5_3735{left:70px;bottom:685px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t6_3735{left:70px;bottom:668px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t7_3735{left:70px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_3735{left:70px;bottom:634px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t9_3735{left:70px;bottom:608px;}
#ta_3735{left:96px;bottom:611px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tb_3735{left:96px;bottom:594px;letter-spacing:-0.17px;}
#tc_3735{left:70px;bottom:568px;}
#td_3735{left:96px;bottom:571px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_3735{left:96px;bottom:555px;letter-spacing:-0.17px;}
#tf_3735{left:70px;bottom:528px;}
#tg_3735{left:96px;bottom:532px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3735{left:70px;bottom:505px;}
#ti_3735{left:96px;bottom:509px;letter-spacing:-0.17px;word-spacing:-0.88px;}
#tj_3735{left:96px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3735{left:70px;bottom:468px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_3735{left:70px;bottom:451px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tm_3735{left:70px;bottom:434px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_3735{left:70px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3735{left:237px;bottom:746px;letter-spacing:0.11px;word-spacing:0.03px;}
#tp_3735{left:338px;bottom:746px;letter-spacing:0.15px;word-spacing:-0.02px;}
#tq_3735{left:209px;bottom:988px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#tr_3735{left:209px;bottom:974px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#ts_3735{left:209px;bottom:959px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#tt_3735{left:209px;bottom:945px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#tu_3735{left:589px;bottom:1059px;letter-spacing:6.61px;}
#tv_3735{left:693px;bottom:1059px;}
#tw_3735{left:209px;bottom:931px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#tx_3735{left:425px;bottom:1060px;letter-spacing:-0.61px;}
#ty_3735{left:650px;bottom:1059px;}
#tz_3735{left:362px;bottom:1060px;letter-spacing:-0.61px;}
#t10_3735{left:677px;bottom:1059px;}
#t11_3735{left:266px;bottom:780px;letter-spacing:0.11px;}
#t12_3735{left:251px;bottom:1060px;letter-spacing:-0.25px;}
#t13_3735{left:664px;bottom:1059px;}
#t14_3735{left:641px;bottom:1059px;}
#t15_3735{left:440px;bottom:1060px;letter-spacing:-0.16px;}
#t16_3735{left:629px;bottom:1059px;}
#t17_3735{left:614px;bottom:1059px;}
#t18_3735{left:267px;bottom:1060px;letter-spacing:-0.52px;}
#t19_3735{left:349px;bottom:1060px;letter-spacing:-0.61px;}
#t1a_3735{left:335px;bottom:1060px;letter-spacing:-0.61px;}
#t1b_3735{left:320px;bottom:1060px;letter-spacing:-0.61px;}
#t1c_3735{left:209px;bottom:902px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1d_3735{left:209px;bottom:888px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1e_3735{left:209px;bottom:874px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1f_3735{left:209px;bottom:860px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1g_3735{left:209px;bottom:845px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1h_3735{left:209px;bottom:831px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1i_3735{left:209px;bottom:817px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1j_3735{left:209px;bottom:803px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1k_3735{left:209px;bottom:917px;letter-spacing:-0.17px;word-spacing:-0.04px;}
#t1l_3735{left:372px;bottom:784px;letter-spacing:-0.22px;word-spacing:0.03px;}

.s1_3735{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3735{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3735{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3735{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3735{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3735{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3735{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3735" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3735Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3735" style="-webkit-user-select: none;"><object width="935" height="1210" data="3735/3735.svg" type="image/svg+xml" id="pdf3735" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3735" class="t s1_3735">Vol. 3B </span><span id="t2_3735" class="t s1_3735">20-27 </span>
<span id="t3_3735" class="t s2_3735">PERFORMANCE MONITORING </span>
<span id="t4_3735" class="t s3_3735">MSR_UNCORE_PERF_GLOBAL_STATUS provides overflow status of the U-clock performance counters in the </span>
<span id="t5_3735" class="t s3_3735">uncore. This is a read-only register. If an overflow status bit is set the corresponding counter has overflowed. The </span>
<span id="t6_3735" class="t s3_3735">register provides a condition change bit (bit 63) which can be quickly checked by software to determine if a signif- </span>
<span id="t7_3735" class="t s3_3735">icant change has occurred since the last time the condition change status was cleared. Figure 20-20 shows the </span>
<span id="t8_3735" class="t s3_3735">layout of MSR_UNCORE_PERF_GLOBAL_STATUS. </span>
<span id="t9_3735" class="t s4_3735">• </span><span id="ta_3735" class="t s3_3735">OVF_PCn (bit n, n = 0, 7): When set, indicates general-purpose uncore counter MSR_UNCORE_PerfCntr n has </span>
<span id="tb_3735" class="t s3_3735">overflowed. </span>
<span id="tc_3735" class="t s4_3735">• </span><span id="td_3735" class="t s3_3735">OVF_FC0 (bit 32): When set, indicates the fixed-function uncore counter MSR_UNCORE_FixedCntr0 has </span>
<span id="te_3735" class="t s3_3735">overflowed. </span>
<span id="tf_3735" class="t s4_3735">• </span><span id="tg_3735" class="t s3_3735">OVF_PMI (bit 61): When set indicates that an uncore counter overflowed and generated an interrupt request. </span>
<span id="th_3735" class="t s4_3735">• </span><span id="ti_3735" class="t s3_3735">CHG (bit 63): When set indicates that at least one status bit in MSR_UNCORE_PERF_GLOBAL_STATUS register </span>
<span id="tj_3735" class="t s3_3735">has changed state. </span>
<span id="tk_3735" class="t s3_3735">MSR_UNCORE_PERF_GLOBAL_OVF_CTRL allows software to clear the status bits in the UNCORE_PERF_- </span>
<span id="tl_3735" class="t s3_3735">GLOBAL_STATUS register. This is a write-only register, and individual status bits in the global status register are </span>
<span id="tm_3735" class="t s3_3735">cleared by writing a binary one to the corresponding bit in this register. Writing zero to any bit position in this </span>
<span id="tn_3735" class="t s3_3735">register has no effect on the uncore PMU hardware. </span>
<span id="to_3735" class="t s5_3735">Figure 20-19. </span><span id="tp_3735" class="t s5_3735">Layout of MSR_UNCORE_PERF_GLOBAL_CTRL MSR </span>
<span id="tq_3735" class="t s6_3735">PMI_FRZ (R/W) </span>
<span id="tr_3735" class="t s6_3735">EN_PMI_CORE3 (R/W) </span>
<span id="ts_3735" class="t s6_3735">EN_PMI_CORE2 (R/W) </span>
<span id="tt_3735" class="t s6_3735">EN_PMI_CORE1 (R/W) </span>
<span id="tu_3735" class="t s6_3735">87 </span><span id="tv_3735" class="t s6_3735">0 </span>
<span id="tw_3735" class="t s6_3735">EN_PMI_CORE0 (R/W) </span>
<span id="tx_3735" class="t s6_3735">32 </span><span id="ty_3735" class="t s6_3735">3 </span><span id="tz_3735" class="t s6_3735">48 </span><span id="t10_3735" class="t s6_3735">1 </span>
<span id="t11_3735" class="t s7_3735">Reserved </span>
<span id="t12_3735" class="t s6_3735">63 </span><span id="t13_3735" class="t s6_3735">2 </span><span id="t14_3735" class="t s6_3735">4 </span><span id="t15_3735" class="t s6_3735">31 </span><span id="t16_3735" class="t s6_3735">5 </span><span id="t17_3735" class="t s6_3735">6 </span><span id="t18_3735" class="t s6_3735">62 </span><span id="t19_3735" class="t s6_3735">49 </span><span id="t1a_3735" class="t s6_3735">50 </span><span id="t1b_3735" class="t s6_3735">51 </span>
<span id="t1c_3735" class="t s6_3735">EN_PC7 (R/W) </span>
<span id="t1d_3735" class="t s6_3735">EN_PC6 (R/W) </span>
<span id="t1e_3735" class="t s6_3735">EN_PC5 (R/W) </span>
<span id="t1f_3735" class="t s6_3735">EN_PC4 (R/W) </span>
<span id="t1g_3735" class="t s6_3735">EN_PC3 (R/W) </span>
<span id="t1h_3735" class="t s6_3735">EN_PC2 (R/W) </span>
<span id="t1i_3735" class="t s6_3735">EN_PC1 (R/W) </span>
<span id="t1j_3735" class="t s6_3735">EN_PC0 (R/W) </span>
<span id="t1k_3735" class="t s6_3735">EN_FC0 (R/W) </span>
<span id="t1l_3735" class="t s6_3735">RESET Value — 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
