{
  "module_name": "qplib_sp.c",
  "hash_id": "8b9180f010b8e78026fbfd298827a5a76f100db2f74a39a023061e0e4d810f04",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/bnxt_re/qplib_sp.c",
  "human_readable_source": " \n\n#define dev_fmt(fmt) \"QPLIB: \" fmt\n\n#include <linux/interrupt.h>\n#include <linux/spinlock.h>\n#include <linux/sched.h>\n#include <linux/pci.h>\n\n#include \"roce_hsi.h\"\n\n#include \"qplib_res.h\"\n#include \"qplib_rcfw.h\"\n#include \"qplib_sp.h\"\n#include \"qplib_tlv.h\"\n\nconst struct bnxt_qplib_gid bnxt_qplib_gid_zero = {{ 0, 0, 0, 0, 0, 0, 0, 0,\n\t\t\t\t\t\t     0, 0, 0, 0, 0, 0, 0, 0 } };\n\n \n\nstatic bool bnxt_qplib_is_atomic_cap(struct bnxt_qplib_rcfw *rcfw)\n{\n\tu16 pcie_ctl2 = 0;\n\n\tif (!bnxt_qplib_is_chip_gen_p5(rcfw->res->cctx))\n\t\treturn false;\n\n\tpcie_capability_read_word(rcfw->pdev, PCI_EXP_DEVCTL2, &pcie_ctl2);\n\treturn (pcie_ctl2 & PCI_EXP_DEVCTL2_ATOMIC_REQ);\n}\n\nstatic void bnxt_qplib_query_version(struct bnxt_qplib_rcfw *rcfw,\n\t\t\t\t     char *fw_ver)\n{\n\tstruct creq_query_version_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_query_version req = {};\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_QUERY_VERSION,\n\t\t\t\t sizeof(req));\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req), sizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\treturn;\n\tfw_ver[0] = resp.fw_maj;\n\tfw_ver[1] = resp.fw_minor;\n\tfw_ver[2] = resp.fw_bld;\n\tfw_ver[3] = resp.fw_rsvd;\n}\n\nint bnxt_qplib_get_dev_attr(struct bnxt_qplib_rcfw *rcfw,\n\t\t\t    struct bnxt_qplib_dev_attr *attr)\n{\n\tstruct creq_query_func_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct creq_query_func_resp_sb *sb;\n\tstruct bnxt_qplib_rcfw_sbuf sbuf;\n\tstruct cmdq_query_func req = {};\n\tu8 *tqm_alloc;\n\tint i, rc;\n\tu32 temp;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_QUERY_FUNC,\n\t\t\t\t sizeof(req));\n\n\tsbuf.size = ALIGN(sizeof(*sb), BNXT_QPLIB_CMDQE_UNITS);\n\tsbuf.sb = dma_alloc_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t\t     &sbuf.dma_addr, GFP_KERNEL);\n\tif (!sbuf.sb)\n\t\treturn -ENOMEM;\n\tsb = sbuf.sb;\n\treq.resp_size = sbuf.size / BNXT_QPLIB_CMDQE_UNITS;\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, &sbuf, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\tgoto bail;\n\n\t \n\tattr->max_qp = le32_to_cpu(sb->max_qp);\n\t \n\tattr->max_qp += 1;\n\tattr->max_qp_rd_atom =\n\t\tsb->max_qp_rd_atom > BNXT_QPLIB_MAX_OUT_RD_ATOM ?\n\t\tBNXT_QPLIB_MAX_OUT_RD_ATOM : sb->max_qp_rd_atom;\n\tattr->max_qp_init_rd_atom =\n\t\tsb->max_qp_init_rd_atom > BNXT_QPLIB_MAX_OUT_RD_ATOM ?\n\t\tBNXT_QPLIB_MAX_OUT_RD_ATOM : sb->max_qp_init_rd_atom;\n\tattr->max_qp_wqes = le16_to_cpu(sb->max_qp_wr);\n\t \n\tattr->max_qp_wqes -= BNXT_QPLIB_RESERVED_QP_WRS + 1;\n\tattr->max_qp_sges = bnxt_qplib_is_chip_gen_p5(rcfw->res->cctx) ?\n\t\t\t    6 : sb->max_sge;\n\tattr->max_cq = le32_to_cpu(sb->max_cq);\n\tattr->max_cq_wqes = le32_to_cpu(sb->max_cqe);\n\tattr->max_cq_sges = attr->max_qp_sges;\n\tattr->max_mr = le32_to_cpu(sb->max_mr);\n\tattr->max_mw = le32_to_cpu(sb->max_mw);\n\n\tattr->max_mr_size = le64_to_cpu(sb->max_mr_size);\n\tattr->max_pd = 64 * 1024;\n\tattr->max_raw_ethy_qp = le32_to_cpu(sb->max_raw_eth_qp);\n\tattr->max_ah = le32_to_cpu(sb->max_ah);\n\n\tattr->max_srq = le16_to_cpu(sb->max_srq);\n\tattr->max_srq_wqes = le32_to_cpu(sb->max_srq_wr) - 1;\n\tattr->max_srq_sges = sb->max_srq_sge;\n\tattr->max_pkey = 1;\n\tattr->max_inline_data = le32_to_cpu(sb->max_inline_data);\n\tattr->l2_db_size = (sb->l2_db_space_size + 1) *\n\t\t\t    (0x01 << RCFW_DBR_BASE_PAGE_SHIFT);\n\tattr->max_sgid = BNXT_QPLIB_NUM_GIDS_SUPPORTED;\n\tattr->dev_cap_flags = le16_to_cpu(sb->dev_cap_flags);\n\n\tbnxt_qplib_query_version(rcfw, attr->fw_ver);\n\n\tfor (i = 0; i < MAX_TQM_ALLOC_REQ / 4; i++) {\n\t\ttemp = le32_to_cpu(sb->tqm_alloc_reqs[i]);\n\t\ttqm_alloc = (u8 *)&temp;\n\t\tattr->tqm_alloc_reqs[i * 4] = *tqm_alloc;\n\t\tattr->tqm_alloc_reqs[i * 4 + 1] = *(++tqm_alloc);\n\t\tattr->tqm_alloc_reqs[i * 4 + 2] = *(++tqm_alloc);\n\t\tattr->tqm_alloc_reqs[i * 4 + 3] = *(++tqm_alloc);\n\t}\n\n\tif (rcfw->res->cctx->hwrm_intf_ver >= HWRM_VERSION_DEV_ATTR_MAX_DPI)\n\t\tattr->max_dpi = le32_to_cpu(sb->max_dpi);\n\n\tattr->is_atomic = bnxt_qplib_is_atomic_cap(rcfw);\nbail:\n\tdma_free_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t  sbuf.sb, sbuf.dma_addr);\n\treturn rc;\n}\n\nint bnxt_qplib_set_func_resources(struct bnxt_qplib_res *res,\n\t\t\t\t  struct bnxt_qplib_rcfw *rcfw,\n\t\t\t\t  struct bnxt_qplib_ctx *ctx)\n{\n\tstruct creq_set_func_resources_resp resp = {};\n\tstruct cmdq_set_func_resources req = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_SET_FUNC_RESOURCES,\n\t\t\t\t sizeof(req));\n\n\treq.number_of_qp = cpu_to_le32(ctx->qpc_count);\n\treq.number_of_mrw = cpu_to_le32(ctx->mrw_count);\n\treq.number_of_srq =  cpu_to_le32(ctx->srqc_count);\n\treq.number_of_cq = cpu_to_le32(ctx->cq_count);\n\n\treq.max_qp_per_vf = cpu_to_le32(ctx->vf_res.max_qp_per_vf);\n\treq.max_mrw_per_vf = cpu_to_le32(ctx->vf_res.max_mrw_per_vf);\n\treq.max_srq_per_vf = cpu_to_le32(ctx->vf_res.max_srq_per_vf);\n\treq.max_cq_per_vf = cpu_to_le32(ctx->vf_res.max_cq_per_vf);\n\treq.max_gid_per_vf = cpu_to_le32(ctx->vf_res.max_gid_per_vf);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc) {\n\t\tdev_err(&res->pdev->dev, \"Failed to set function resources\\n\");\n\t}\n\treturn rc;\n}\n\n \nint bnxt_qplib_get_sgid(struct bnxt_qplib_res *res,\n\t\t\tstruct bnxt_qplib_sgid_tbl *sgid_tbl, int index,\n\t\t\tstruct bnxt_qplib_gid *gid)\n{\n\tif (index >= sgid_tbl->max) {\n\t\tdev_err(&res->pdev->dev,\n\t\t\t\"Index %d exceeded SGID table max (%d)\\n\",\n\t\t\tindex, sgid_tbl->max);\n\t\treturn -EINVAL;\n\t}\n\tmemcpy(gid, &sgid_tbl->tbl[index].gid, sizeof(*gid));\n\treturn 0;\n}\n\nint bnxt_qplib_del_sgid(struct bnxt_qplib_sgid_tbl *sgid_tbl,\n\t\t\tstruct bnxt_qplib_gid *gid, u16 vlan_id, bool update)\n{\n\tstruct bnxt_qplib_res *res = to_bnxt_qplib(sgid_tbl,\n\t\t\t\t\t\t   struct bnxt_qplib_res,\n\t\t\t\t\t\t   sgid_tbl);\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tint index;\n\n\t \n\tif (!sgid_tbl->active) {\n\t\tdev_err(&res->pdev->dev, \"SGID table has no active entries\\n\");\n\t\treturn -ENOMEM;\n\t}\n\tfor (index = 0; index < sgid_tbl->max; index++) {\n\t\tif (!memcmp(&sgid_tbl->tbl[index].gid, gid, sizeof(*gid)) &&\n\t\t    vlan_id == sgid_tbl->tbl[index].vlan_id)\n\t\t\tbreak;\n\t}\n\tif (index == sgid_tbl->max) {\n\t\tdev_warn(&res->pdev->dev, \"GID not found in the SGID table\\n\");\n\t\treturn 0;\n\t}\n\t \n\tif (update) {\n\t\tstruct creq_delete_gid_resp resp = {};\n\t\tstruct bnxt_qplib_cmdqmsg msg = {};\n\t\tstruct cmdq_delete_gid req = {};\n\t\tint rc;\n\n\t\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t\t CMDQ_BASE_OPCODE_DELETE_GID,\n\t\t\t\t\t sizeof(req));\n\t\tif (sgid_tbl->hw_id[index] == 0xFFFF) {\n\t\t\tdev_err(&res->pdev->dev,\n\t\t\t\t\"GID entry contains an invalid HW id\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\t\treq.gid_index = cpu_to_le16(sgid_tbl->hw_id[index]);\n\t\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\t\tsizeof(resp), 0);\n\t\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\t\tif (rc)\n\t\t\treturn rc;\n\t}\n\tmemcpy(&sgid_tbl->tbl[index].gid, &bnxt_qplib_gid_zero,\n\t       sizeof(bnxt_qplib_gid_zero));\n\tsgid_tbl->tbl[index].vlan_id = 0xFFFF;\n\tsgid_tbl->vlan[index] = 0;\n\tsgid_tbl->active--;\n\tdev_dbg(&res->pdev->dev,\n\t\t\"SGID deleted hw_id[0x%x] = 0x%x active = 0x%x\\n\",\n\t\t index, sgid_tbl->hw_id[index], sgid_tbl->active);\n\tsgid_tbl->hw_id[index] = (u16)-1;\n\n\t \n\treturn 0;\n}\n\nint bnxt_qplib_add_sgid(struct bnxt_qplib_sgid_tbl *sgid_tbl,\n\t\t\tstruct bnxt_qplib_gid *gid, const u8 *smac,\n\t\t\tu16 vlan_id, bool update, u32 *index)\n{\n\tstruct bnxt_qplib_res *res = to_bnxt_qplib(sgid_tbl,\n\t\t\t\t\t\t   struct bnxt_qplib_res,\n\t\t\t\t\t\t   sgid_tbl);\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tint i, free_idx;\n\n\t \n\tif (sgid_tbl->active == sgid_tbl->max) {\n\t\tdev_err(&res->pdev->dev, \"SGID table is full\\n\");\n\t\treturn -ENOMEM;\n\t}\n\tfree_idx = sgid_tbl->max;\n\tfor (i = 0; i < sgid_tbl->max; i++) {\n\t\tif (!memcmp(&sgid_tbl->tbl[i], gid, sizeof(*gid)) &&\n\t\t    sgid_tbl->tbl[i].vlan_id == vlan_id) {\n\t\t\tdev_dbg(&res->pdev->dev,\n\t\t\t\t\"SGID entry already exist in entry %d!\\n\", i);\n\t\t\t*index = i;\n\t\t\treturn -EALREADY;\n\t\t} else if (!memcmp(&sgid_tbl->tbl[i], &bnxt_qplib_gid_zero,\n\t\t\t\t   sizeof(bnxt_qplib_gid_zero)) &&\n\t\t\t   free_idx == sgid_tbl->max) {\n\t\t\tfree_idx = i;\n\t\t}\n\t}\n\tif (free_idx == sgid_tbl->max) {\n\t\tdev_err(&res->pdev->dev,\n\t\t\t\"SGID table is FULL but count is not MAX??\\n\");\n\t\treturn -ENOMEM;\n\t}\n\tif (update) {\n\t\tstruct creq_add_gid_resp resp = {};\n\t\tstruct bnxt_qplib_cmdqmsg msg = {};\n\t\tstruct cmdq_add_gid req = {};\n\t\tint rc;\n\n\t\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t\t CMDQ_BASE_OPCODE_ADD_GID,\n\t\t\t\t\t sizeof(req));\n\n\t\treq.gid[0] = cpu_to_be32(((u32 *)gid->data)[3]);\n\t\treq.gid[1] = cpu_to_be32(((u32 *)gid->data)[2]);\n\t\treq.gid[2] = cpu_to_be32(((u32 *)gid->data)[1]);\n\t\treq.gid[3] = cpu_to_be32(((u32 *)gid->data)[0]);\n\t\t \n\t\tif ((vlan_id != 0xFFFF) || res->prio) {\n\t\t\tif (vlan_id != 0xFFFF)\n\t\t\t\treq.vlan = cpu_to_le16\n\t\t\t\t(vlan_id & CMDQ_ADD_GID_VLAN_VLAN_ID_MASK);\n\t\t\treq.vlan |= cpu_to_le16\n\t\t\t\t\t(CMDQ_ADD_GID_VLAN_TPID_TPID_8100 |\n\t\t\t\t\t CMDQ_ADD_GID_VLAN_VLAN_EN);\n\t\t}\n\n\t\t \n\t\treq.src_mac[0] = cpu_to_be16(((u16 *)smac)[0]);\n\t\treq.src_mac[1] = cpu_to_be16(((u16 *)smac)[1]);\n\t\treq.src_mac[2] = cpu_to_be16(((u16 *)smac)[2]);\n\n\t\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\t\tsizeof(resp), 0);\n\t\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\t\tif (rc)\n\t\t\treturn rc;\n\t\tsgid_tbl->hw_id[free_idx] = le32_to_cpu(resp.xid);\n\t}\n\t \n\tmemcpy(&sgid_tbl->tbl[free_idx], gid, sizeof(*gid));\n\tsgid_tbl->tbl[free_idx].vlan_id = vlan_id;\n\tsgid_tbl->active++;\n\tif (vlan_id != 0xFFFF)\n\t\tsgid_tbl->vlan[free_idx] = 1;\n\n\tdev_dbg(&res->pdev->dev,\n\t\t\"SGID added hw_id[0x%x] = 0x%x active = 0x%x\\n\",\n\t\t free_idx, sgid_tbl->hw_id[free_idx], sgid_tbl->active);\n\n\t*index = free_idx;\n\t \n\treturn 0;\n}\n\nint bnxt_qplib_update_sgid(struct bnxt_qplib_sgid_tbl *sgid_tbl,\n\t\t\t   struct bnxt_qplib_gid *gid, u16 gid_idx,\n\t\t\t   const u8 *smac)\n{\n\tstruct bnxt_qplib_res *res = to_bnxt_qplib(sgid_tbl,\n\t\t\t\t\t\t   struct bnxt_qplib_res,\n\t\t\t\t\t\t   sgid_tbl);\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct creq_modify_gid_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_modify_gid req = {};\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_MODIFY_GID,\n\t\t\t\t sizeof(req));\n\n\treq.gid[0] = cpu_to_be32(((u32 *)gid->data)[3]);\n\treq.gid[1] = cpu_to_be32(((u32 *)gid->data)[2]);\n\treq.gid[2] = cpu_to_be32(((u32 *)gid->data)[1]);\n\treq.gid[3] = cpu_to_be32(((u32 *)gid->data)[0]);\n\tif (res->prio) {\n\t\treq.vlan |= cpu_to_le16\n\t\t\t(CMDQ_ADD_GID_VLAN_TPID_TPID_8100 |\n\t\t\t CMDQ_ADD_GID_VLAN_VLAN_EN);\n\t}\n\n\t \n\treq.src_mac[0] = cpu_to_be16(((u16 *)smac)[0]);\n\treq.src_mac[1] = cpu_to_be16(((u16 *)smac)[1]);\n\treq.src_mac[2] = cpu_to_be16(((u16 *)smac)[2]);\n\n\treq.gid_index = cpu_to_le16(gid_idx);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\treturn rc;\n}\n\n \nint bnxt_qplib_create_ah(struct bnxt_qplib_res *res, struct bnxt_qplib_ah *ah,\n\t\t\t bool block)\n{\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct creq_create_ah_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_create_ah req = {};\n\tu32 temp32[4];\n\tu16 temp16[3];\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_CREATE_AH,\n\t\t\t\t sizeof(req));\n\n\tmemcpy(temp32, ah->dgid.data, sizeof(struct bnxt_qplib_gid));\n\treq.dgid[0] = cpu_to_le32(temp32[0]);\n\treq.dgid[1] = cpu_to_le32(temp32[1]);\n\treq.dgid[2] = cpu_to_le32(temp32[2]);\n\treq.dgid[3] = cpu_to_le32(temp32[3]);\n\n\treq.type = ah->nw_type;\n\treq.hop_limit = ah->hop_limit;\n\treq.sgid_index = cpu_to_le16(res->sgid_tbl.hw_id[ah->sgid_index]);\n\treq.dest_vlan_id_flow_label = cpu_to_le32((ah->flow_label &\n\t\t\t\t\tCMDQ_CREATE_AH_FLOW_LABEL_MASK) |\n\t\t\t\t\tCMDQ_CREATE_AH_DEST_VLAN_ID_MASK);\n\treq.pd_id = cpu_to_le32(ah->pd->id);\n\treq.traffic_class = ah->traffic_class;\n\n\t \n\tmemcpy(temp16, ah->dmac, 6);\n\treq.dest_mac[0] = cpu_to_le16(temp16[0]);\n\treq.dest_mac[1] = cpu_to_le16(temp16[1]);\n\treq.dest_mac[2] = cpu_to_le16(temp16[2]);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), block);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\treturn rc;\n\n\tah->id = le32_to_cpu(resp.xid);\n\treturn 0;\n}\n\nint bnxt_qplib_destroy_ah(struct bnxt_qplib_res *res, struct bnxt_qplib_ah *ah,\n\t\t\t  bool block)\n{\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct creq_destroy_ah_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_destroy_ah req = {};\n\tint rc;\n\n\t \n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_DESTROY_AH,\n\t\t\t\t sizeof(req));\n\n\treq.ah_cid = cpu_to_le32(ah->id);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), block);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\treturn rc;\n}\n\n \nint bnxt_qplib_free_mrw(struct bnxt_qplib_res *res, struct bnxt_qplib_mrw *mrw)\n{\n\tstruct creq_deallocate_key_resp resp = {};\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct cmdq_deallocate_key req = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tint rc;\n\n\tif (mrw->lkey == 0xFFFFFFFF) {\n\t\tdev_info(&res->pdev->dev, \"SP: Free a reserved lkey MRW\\n\");\n\t\treturn 0;\n\t}\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_DEALLOCATE_KEY,\n\t\t\t\t sizeof(req));\n\n\treq.mrw_flags = mrw->type;\n\n\tif ((mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE1)  ||\n\t    (mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2A) ||\n\t    (mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B))\n\t\treq.key = cpu_to_le32(mrw->rkey);\n\telse\n\t\treq.key = cpu_to_le32(mrw->lkey);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\treturn rc;\n\n\t \n\tif (mrw->hwq.max_elements)\n\t\tbnxt_qplib_free_hwq(res, &mrw->hwq);\n\n\treturn 0;\n}\n\nint bnxt_qplib_alloc_mrw(struct bnxt_qplib_res *res, struct bnxt_qplib_mrw *mrw)\n{\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct creq_allocate_mrw_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_allocate_mrw req = {};\n\tunsigned long tmp;\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_ALLOCATE_MRW,\n\t\t\t\t sizeof(req));\n\n\treq.pd_id = cpu_to_le32(mrw->pd->id);\n\treq.mrw_flags = mrw->type;\n\tif ((mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_PMR &&\n\t     mrw->flags & BNXT_QPLIB_FR_PMR) ||\n\t    mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2A ||\n\t    mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B)\n\t\treq.access = CMDQ_ALLOCATE_MRW_ACCESS_CONSUMER_OWNED_KEY;\n\ttmp = (unsigned long)mrw;\n\treq.mrw_handle = cpu_to_le64(tmp);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\treturn rc;\n\n\tif ((mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE1)  ||\n\t    (mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2A) ||\n\t    (mrw->type == CMDQ_ALLOCATE_MRW_MRW_FLAGS_MW_TYPE2B))\n\t\tmrw->rkey = le32_to_cpu(resp.xid);\n\telse\n\t\tmrw->lkey = le32_to_cpu(resp.xid);\n\treturn 0;\n}\n\nint bnxt_qplib_dereg_mrw(struct bnxt_qplib_res *res, struct bnxt_qplib_mrw *mrw,\n\t\t\t bool block)\n{\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct creq_deregister_mr_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_deregister_mr req = {};\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_DEREGISTER_MR,\n\t\t\t\t sizeof(req));\n\n\treq.lkey = cpu_to_le32(mrw->lkey);\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), block);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\treturn rc;\n\n\t \n\tif (mrw->hwq.max_elements) {\n\t\tmrw->va = 0;\n\t\tmrw->total_size = 0;\n\t\tbnxt_qplib_free_hwq(res, &mrw->hwq);\n\t}\n\n\treturn 0;\n}\n\nint bnxt_qplib_reg_mr(struct bnxt_qplib_res *res, struct bnxt_qplib_mrw *mr,\n\t\t      struct ib_umem *umem, int num_pbls, u32 buf_pg_size)\n{\n\tstruct bnxt_qplib_rcfw *rcfw = res->rcfw;\n\tstruct bnxt_qplib_hwq_attr hwq_attr = {};\n\tstruct bnxt_qplib_sg_info sginfo = {};\n\tstruct creq_register_mr_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_register_mr req = {};\n\tint pages, rc;\n\tu32 pg_size;\n\tu16 level;\n\n\tif (num_pbls) {\n\t\tpages = roundup_pow_of_two(num_pbls);\n\t\t \n\t\t \n\t\tif (mr->hwq.max_elements)\n\t\t\tbnxt_qplib_free_hwq(res, &mr->hwq);\n\t\thwq_attr.res = res;\n\t\thwq_attr.depth = pages;\n\t\thwq_attr.stride = sizeof(dma_addr_t);\n\t\thwq_attr.type = HWQ_TYPE_MR;\n\t\thwq_attr.sginfo = &sginfo;\n\t\thwq_attr.sginfo->umem = umem;\n\t\thwq_attr.sginfo->npages = pages;\n\t\thwq_attr.sginfo->pgsize = buf_pg_size;\n\t\thwq_attr.sginfo->pgshft = ilog2(buf_pg_size);\n\t\trc = bnxt_qplib_alloc_init_hwq(&mr->hwq, &hwq_attr);\n\t\tif (rc) {\n\t\t\tdev_err(&res->pdev->dev,\n\t\t\t\t\"SP: Reg MR memory allocation failed\\n\");\n\t\t\treturn -ENOMEM;\n\t\t}\n\t}\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_REGISTER_MR,\n\t\t\t\t sizeof(req));\n\n\t \n\tif (mr->hwq.level == PBL_LVL_MAX) {\n\t\t \n\t\tlevel = 0;\n\t\treq.pbl = 0;\n\t\tpg_size = PAGE_SIZE;\n\t} else {\n\t\tlevel = mr->hwq.level;\n\t\treq.pbl = cpu_to_le64(mr->hwq.pbl[PBL_LVL_0].pg_map_arr[0]);\n\t}\n\tpg_size = buf_pg_size ? buf_pg_size : PAGE_SIZE;\n\treq.log2_pg_size_lvl = (level << CMDQ_REGISTER_MR_LVL_SFT) |\n\t\t\t       ((ilog2(pg_size) <<\n\t\t\t\t CMDQ_REGISTER_MR_LOG2_PG_SIZE_SFT) &\n\t\t\t\tCMDQ_REGISTER_MR_LOG2_PG_SIZE_MASK);\n\treq.log2_pbl_pg_size = cpu_to_le16(((ilog2(PAGE_SIZE) <<\n\t\t\t\t CMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_SFT) &\n\t\t\t\tCMDQ_REGISTER_MR_LOG2_PBL_PG_SIZE_MASK));\n\treq.access = (mr->flags & 0xFFFF);\n\treq.va = cpu_to_le64(mr->va);\n\treq.key = cpu_to_le32(mr->lkey);\n\treq.mr_size = cpu_to_le64(mr->total_size);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, NULL, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\tgoto fail;\n\n\treturn 0;\n\nfail:\n\tif (mr->hwq.max_elements)\n\t\tbnxt_qplib_free_hwq(res, &mr->hwq);\n\treturn rc;\n}\n\nint bnxt_qplib_alloc_fast_reg_page_list(struct bnxt_qplib_res *res,\n\t\t\t\t\tstruct bnxt_qplib_frpl *frpl,\n\t\t\t\t\tint max_pg_ptrs)\n{\n\tstruct bnxt_qplib_hwq_attr hwq_attr = {};\n\tstruct bnxt_qplib_sg_info sginfo = {};\n\tint pg_ptrs, pages, rc;\n\n\t \n\tpg_ptrs = roundup_pow_of_two(max_pg_ptrs);\n\tpages = pg_ptrs >> MAX_PBL_LVL_1_PGS_SHIFT;\n\tif (!pages)\n\t\tpages++;\n\n\tif (pages > MAX_PBL_LVL_1_PGS)\n\t\treturn -ENOMEM;\n\n\tsginfo.pgsize = PAGE_SIZE;\n\tsginfo.nopte = true;\n\n\thwq_attr.res = res;\n\thwq_attr.depth = pg_ptrs;\n\thwq_attr.stride = PAGE_SIZE;\n\thwq_attr.sginfo = &sginfo;\n\thwq_attr.type = HWQ_TYPE_CTX;\n\trc = bnxt_qplib_alloc_init_hwq(&frpl->hwq, &hwq_attr);\n\tif (!rc)\n\t\tfrpl->max_pg_ptrs = pg_ptrs;\n\n\treturn rc;\n}\n\nint bnxt_qplib_free_fast_reg_page_list(struct bnxt_qplib_res *res,\n\t\t\t\t       struct bnxt_qplib_frpl *frpl)\n{\n\tbnxt_qplib_free_hwq(res, &frpl->hwq);\n\treturn 0;\n}\n\nint bnxt_qplib_get_roce_stats(struct bnxt_qplib_rcfw *rcfw,\n\t\t\t      struct bnxt_qplib_roce_stats *stats)\n{\n\tstruct creq_query_roce_stats_resp resp = {};\n\tstruct creq_query_roce_stats_resp_sb *sb;\n\tstruct cmdq_query_roce_stats req = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct bnxt_qplib_rcfw_sbuf sbuf;\n\tint rc;\n\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_BASE_OPCODE_QUERY_ROCE_STATS,\n\t\t\t\t sizeof(req));\n\n\tsbuf.size = ALIGN(sizeof(*sb), BNXT_QPLIB_CMDQE_UNITS);\n\tsbuf.sb = dma_alloc_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t\t     &sbuf.dma_addr, GFP_KERNEL);\n\tif (!sbuf.sb)\n\t\treturn -ENOMEM;\n\tsb = sbuf.sb;\n\n\treq.resp_size = sbuf.size / BNXT_QPLIB_CMDQE_UNITS;\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, &sbuf, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\tgoto bail;\n\t \n\tstats->to_retransmits = le64_to_cpu(sb->to_retransmits);\n\tstats->seq_err_naks_rcvd = le64_to_cpu(sb->seq_err_naks_rcvd);\n\tstats->max_retry_exceeded = le64_to_cpu(sb->max_retry_exceeded);\n\tstats->rnr_naks_rcvd = le64_to_cpu(sb->rnr_naks_rcvd);\n\tstats->missing_resp = le64_to_cpu(sb->missing_resp);\n\tstats->unrecoverable_err = le64_to_cpu(sb->unrecoverable_err);\n\tstats->bad_resp_err = le64_to_cpu(sb->bad_resp_err);\n\tstats->local_qp_op_err = le64_to_cpu(sb->local_qp_op_err);\n\tstats->local_protection_err = le64_to_cpu(sb->local_protection_err);\n\tstats->mem_mgmt_op_err = le64_to_cpu(sb->mem_mgmt_op_err);\n\tstats->remote_invalid_req_err = le64_to_cpu(sb->remote_invalid_req_err);\n\tstats->remote_access_err = le64_to_cpu(sb->remote_access_err);\n\tstats->remote_op_err = le64_to_cpu(sb->remote_op_err);\n\tstats->dup_req = le64_to_cpu(sb->dup_req);\n\tstats->res_exceed_max = le64_to_cpu(sb->res_exceed_max);\n\tstats->res_length_mismatch = le64_to_cpu(sb->res_length_mismatch);\n\tstats->res_exceeds_wqe = le64_to_cpu(sb->res_exceeds_wqe);\n\tstats->res_opcode_err = le64_to_cpu(sb->res_opcode_err);\n\tstats->res_rx_invalid_rkey = le64_to_cpu(sb->res_rx_invalid_rkey);\n\tstats->res_rx_domain_err = le64_to_cpu(sb->res_rx_domain_err);\n\tstats->res_rx_no_perm = le64_to_cpu(sb->res_rx_no_perm);\n\tstats->res_rx_range_err = le64_to_cpu(sb->res_rx_range_err);\n\tstats->res_tx_invalid_rkey = le64_to_cpu(sb->res_tx_invalid_rkey);\n\tstats->res_tx_domain_err = le64_to_cpu(sb->res_tx_domain_err);\n\tstats->res_tx_no_perm = le64_to_cpu(sb->res_tx_no_perm);\n\tstats->res_tx_range_err = le64_to_cpu(sb->res_tx_range_err);\n\tstats->res_irrq_oflow = le64_to_cpu(sb->res_irrq_oflow);\n\tstats->res_unsup_opcode = le64_to_cpu(sb->res_unsup_opcode);\n\tstats->res_unaligned_atomic = le64_to_cpu(sb->res_unaligned_atomic);\n\tstats->res_rem_inv_err = le64_to_cpu(sb->res_rem_inv_err);\n\tstats->res_mem_error = le64_to_cpu(sb->res_mem_error);\n\tstats->res_srq_err = le64_to_cpu(sb->res_srq_err);\n\tstats->res_cmp_err = le64_to_cpu(sb->res_cmp_err);\n\tstats->res_invalid_dup_rkey = le64_to_cpu(sb->res_invalid_dup_rkey);\n\tstats->res_wqe_format_err = le64_to_cpu(sb->res_wqe_format_err);\n\tstats->res_cq_load_err = le64_to_cpu(sb->res_cq_load_err);\n\tstats->res_srq_load_err = le64_to_cpu(sb->res_srq_load_err);\n\tstats->res_tx_pci_err = le64_to_cpu(sb->res_tx_pci_err);\n\tstats->res_rx_pci_err = le64_to_cpu(sb->res_rx_pci_err);\n\tif (!rcfw->init_oos_stats) {\n\t\trcfw->oos_prev = le64_to_cpu(sb->res_oos_drop_count);\n\t\trcfw->init_oos_stats = 1;\n\t} else {\n\t\tstats->res_oos_drop_count +=\n\t\t\t\t(le64_to_cpu(sb->res_oos_drop_count) -\n\t\t\t\t rcfw->oos_prev) & BNXT_QPLIB_OOS_COUNT_MASK;\n\t\trcfw->oos_prev = le64_to_cpu(sb->res_oos_drop_count);\n\t}\n\nbail:\n\tdma_free_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t  sbuf.sb, sbuf.dma_addr);\n\treturn rc;\n}\n\nint bnxt_qplib_qext_stat(struct bnxt_qplib_rcfw *rcfw, u32 fid,\n\t\t\t struct bnxt_qplib_ext_stat *estat)\n{\n\tstruct creq_query_roce_stats_ext_resp resp = {};\n\tstruct creq_query_roce_stats_ext_resp_sb *sb;\n\tstruct cmdq_query_roce_stats_ext req = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct bnxt_qplib_rcfw_sbuf sbuf;\n\tint rc;\n\n\tsbuf.size = ALIGN(sizeof(*sb), BNXT_QPLIB_CMDQE_UNITS);\n\tsbuf.sb = dma_alloc_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t\t     &sbuf.dma_addr, GFP_KERNEL);\n\tif (!sbuf.sb)\n\t\treturn -ENOMEM;\n\n\tsb = sbuf.sb;\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)&req,\n\t\t\t\t CMDQ_QUERY_ROCE_STATS_EXT_OPCODE_QUERY_ROCE_STATS,\n\t\t\t\t sizeof(req));\n\n\treq.resp_size = sbuf.size / BNXT_QPLIB_CMDQE_UNITS;\n\treq.resp_addr = cpu_to_le64(sbuf.dma_addr);\n\treq.function_id = cpu_to_le32(fid);\n\treq.flags = cpu_to_le16(CMDQ_QUERY_ROCE_STATS_EXT_FLAGS_FUNCTION_ID);\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, &req, &resp, &sbuf, sizeof(req),\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(rcfw, &msg);\n\tif (rc)\n\t\tgoto bail;\n\n\testat->tx_atomic_req = le64_to_cpu(sb->tx_atomic_req_pkts);\n\testat->tx_read_req = le64_to_cpu(sb->tx_read_req_pkts);\n\testat->tx_read_res = le64_to_cpu(sb->tx_read_res_pkts);\n\testat->tx_write_req = le64_to_cpu(sb->tx_write_req_pkts);\n\testat->tx_send_req = le64_to_cpu(sb->tx_send_req_pkts);\n\testat->tx_roce_pkts = le64_to_cpu(sb->tx_roce_pkts);\n\testat->tx_roce_bytes = le64_to_cpu(sb->tx_roce_bytes);\n\testat->rx_atomic_req = le64_to_cpu(sb->rx_atomic_req_pkts);\n\testat->rx_read_req = le64_to_cpu(sb->rx_read_req_pkts);\n\testat->rx_read_res = le64_to_cpu(sb->rx_read_res_pkts);\n\testat->rx_write_req = le64_to_cpu(sb->rx_write_req_pkts);\n\testat->rx_send_req = le64_to_cpu(sb->rx_send_req_pkts);\n\testat->rx_roce_pkts = le64_to_cpu(sb->rx_roce_pkts);\n\testat->rx_roce_bytes = le64_to_cpu(sb->rx_roce_bytes);\n\testat->rx_roce_good_pkts = le64_to_cpu(sb->rx_roce_good_pkts);\n\testat->rx_roce_good_bytes = le64_to_cpu(sb->rx_roce_good_bytes);\n\testat->rx_out_of_buffer = le64_to_cpu(sb->rx_out_of_buffer_pkts);\n\testat->rx_out_of_sequence = le64_to_cpu(sb->rx_out_of_sequence_pkts);\n\testat->tx_cnp = le64_to_cpu(sb->tx_cnp_pkts);\n\testat->rx_cnp = le64_to_cpu(sb->rx_cnp_pkts);\n\testat->rx_ecn_marked = le64_to_cpu(sb->rx_ecn_marked_pkts);\n\nbail:\n\tdma_free_coherent(&rcfw->pdev->dev, sbuf.size,\n\t\t\t  sbuf.sb, sbuf.dma_addr);\n\treturn rc;\n}\n\nstatic void bnxt_qplib_fill_cc_gen1(struct cmdq_modify_roce_cc_gen1_tlv *ext_req,\n\t\t\t\t    struct bnxt_qplib_cc_param_ext *cc_ext)\n{\n\text_req->modify_mask = cpu_to_le64(cc_ext->ext_mask);\n\tcc_ext->ext_mask = 0;\n\text_req->inactivity_th_hi = cpu_to_le16(cc_ext->inact_th_hi);\n\text_req->min_time_between_cnps = cpu_to_le16(cc_ext->min_delta_cnp);\n\text_req->init_cp = cpu_to_le16(cc_ext->init_cp);\n\text_req->tr_update_mode = cc_ext->tr_update_mode;\n\text_req->tr_update_cycles = cc_ext->tr_update_cyls;\n\text_req->fr_num_rtts = cc_ext->fr_rtt;\n\text_req->ai_rate_increase = cc_ext->ai_rate_incr;\n\text_req->reduction_relax_rtts_th = cpu_to_le16(cc_ext->rr_rtt_th);\n\text_req->additional_relax_cr_th = cpu_to_le16(cc_ext->ar_cr_th);\n\text_req->cr_min_th = cpu_to_le16(cc_ext->cr_min_th);\n\text_req->bw_avg_weight = cc_ext->bw_avg_weight;\n\text_req->actual_cr_factor = cc_ext->cr_factor;\n\text_req->max_cp_cr_th = cpu_to_le16(cc_ext->cr_th_max_cp);\n\text_req->cp_bias_en = cc_ext->cp_bias_en;\n\text_req->cp_bias = cc_ext->cp_bias;\n\text_req->cnp_ecn = cc_ext->cnp_ecn;\n\text_req->rtt_jitter_en = cc_ext->rtt_jitter_en;\n\text_req->link_bytes_per_usec = cpu_to_le16(cc_ext->bytes_per_usec);\n\text_req->reset_cc_cr_th = cpu_to_le16(cc_ext->cc_cr_reset_th);\n\text_req->cr_width = cc_ext->cr_width;\n\text_req->quota_period_min = cc_ext->min_quota;\n\text_req->quota_period_max = cc_ext->max_quota;\n\text_req->quota_period_abs_max = cc_ext->abs_max_quota;\n\text_req->tr_lower_bound = cpu_to_le16(cc_ext->tr_lb);\n\text_req->cr_prob_factor = cc_ext->cr_prob_fac;\n\text_req->tr_prob_factor = cc_ext->tr_prob_fac;\n\text_req->fairness_cr_th = cpu_to_le16(cc_ext->fair_cr_th);\n\text_req->red_div = cc_ext->red_div;\n\text_req->cnp_ratio_th = cc_ext->cnp_ratio_th;\n\text_req->exp_ai_rtts = cpu_to_le16(cc_ext->ai_ext_rtt);\n\text_req->exp_ai_cr_cp_ratio = cc_ext->exp_crcp_ratio;\n\text_req->use_rate_table = cc_ext->low_rate_en;\n\text_req->cp_exp_update_th = cpu_to_le16(cc_ext->cpcr_update_th);\n\text_req->high_exp_ai_rtts_th1 = cpu_to_le16(cc_ext->ai_rtt_th1);\n\text_req->high_exp_ai_rtts_th2 = cpu_to_le16(cc_ext->ai_rtt_th2);\n\text_req->actual_cr_cong_free_rtts_th = cpu_to_le16(cc_ext->cf_rtt_th);\n\text_req->severe_cong_cr_th1 = cpu_to_le16(cc_ext->sc_cr_th1);\n\text_req->severe_cong_cr_th2 = cpu_to_le16(cc_ext->sc_cr_th2);\n\text_req->link64B_per_rtt = cpu_to_le32(cc_ext->l64B_per_rtt);\n\text_req->cc_ack_bytes = cc_ext->cc_ack_bytes;\n}\n\nint bnxt_qplib_modify_cc(struct bnxt_qplib_res *res,\n\t\t\t struct bnxt_qplib_cc_param *cc_param)\n{\n\tstruct bnxt_qplib_tlv_modify_cc_req tlv_req = {};\n\tstruct creq_modify_roce_cc_resp resp = {};\n\tstruct bnxt_qplib_cmdqmsg msg = {};\n\tstruct cmdq_modify_roce_cc *req;\n\tint req_size;\n\tvoid *cmd;\n\tint rc;\n\n\t \n\treq = &tlv_req.base_req;\n\tcmd = req;\n\treq_size = sizeof(*req);\n\tbnxt_qplib_rcfw_cmd_prep((struct cmdq_base *)req, CMDQ_BASE_OPCODE_MODIFY_ROCE_CC,\n\t\t\t\t sizeof(*req));\n\treq->modify_mask = cpu_to_le32(cc_param->mask);\n\treq->enable_cc = cc_param->enable;\n\treq->g = cc_param->g;\n\treq->num_phases_per_state = cc_param->nph_per_state;\n\treq->time_per_phase = cc_param->time_pph;\n\treq->pkts_per_phase = cc_param->pkts_pph;\n\treq->init_cr = cpu_to_le16(cc_param->init_cr);\n\treq->init_tr = cpu_to_le16(cc_param->init_tr);\n\treq->tos_dscp_tos_ecn = (cc_param->tos_dscp << CMDQ_MODIFY_ROCE_CC_TOS_DSCP_SFT) |\n\t\t\t\t(cc_param->tos_ecn & CMDQ_MODIFY_ROCE_CC_TOS_ECN_MASK);\n\treq->alt_vlan_pcp = cc_param->alt_vlan_pcp;\n\treq->alt_tos_dscp = cpu_to_le16(cc_param->alt_tos_dscp);\n\treq->rtt = cpu_to_le16(cc_param->rtt);\n\treq->tcp_cp = cpu_to_le16(cc_param->tcp_cp);\n\treq->cc_mode = cc_param->cc_mode;\n\treq->inactivity_th = cpu_to_le16(cc_param->inact_th);\n\n\t \n\tif (bnxt_qplib_is_chip_gen_p5(res->cctx)) {\n\t\tstruct roce_tlv *hdr;\n\t\tu32 payload;\n\t\tu32 chunks;\n\n\t\tcmd = &tlv_req;\n\t\treq_size = sizeof(tlv_req);\n\t\t \n\t\thdr = &tlv_req.tlv_hdr;\n\t\tchunks = CHUNKS(sizeof(struct bnxt_qplib_tlv_modify_cc_req));\n\t\tpayload = sizeof(struct cmdq_modify_roce_cc);\n\t\t__roce_1st_tlv_prep(hdr, chunks, payload, true);\n\t\t \n\t\thdr = (struct roce_tlv *)&tlv_req.ext_req;\n\t\tpayload = sizeof(struct cmdq_modify_roce_cc_gen1_tlv) -\n\t\t\t  sizeof(struct roce_tlv);\n\t\t__roce_ext_tlv_prep(hdr, TLV_TYPE_MODIFY_ROCE_CC_GEN1, payload, false, true);\n\t\tbnxt_qplib_fill_cc_gen1(&tlv_req.ext_req, &cc_param->cc_ext);\n\t}\n\n\tbnxt_qplib_fill_cmdqmsg(&msg, cmd, &resp, NULL, req_size,\n\t\t\t\tsizeof(resp), 0);\n\trc = bnxt_qplib_rcfw_send_message(res->rcfw, &msg);\n\treturn rc;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}