digraph G {
	subgraph cluster__global671078904 {
		node [shape="folder", style="filled"];
		//label="_global";
		_global671078904 [label="_global"];
		_global671078904 -> instance1708779306;
		instance1708779306 [label = "(F) instance : _global/FB_Estop_Processor", fillcolor="white" ];
		_global671078904 -> verificationLoop561200318;
		verificationLoop561200318 [label = "(F) verificationLoop : _global/VerificationLoopDS", fillcolor="white" , peripheries=2];
		_global671078904 -> EoC150180388;
		EoC150180388 [label = "(F) EoC : bool", fillcolor="white" ];
		_global671078904 -> BoC1978471002;
		BoC1978471002 [label = "(F) BoC : bool", fillcolor="white" ];
		_global671078904 -> FB_Estop_Processor1680630881;
		subgraph cluster_FB_Estop_Processor1680630881 {
			node [shape="folder", style="filled"];
			//label="FB_Estop_Processor";
			FB_Estop_Processor1680630881 [label="FB_Estop_Processor"];
			FB_Estop_Processor1680630881 -> Field_Estop_IN1682178149;
			Field_Estop_IN1682178149 [label = "(F) Field_Estop_IN : bool", fillcolor="white" ];
			FB_Estop_Processor1680630881 -> R1_Estop_IN668948486;
			R1_Estop_IN668948486 [label = "(F) R1_Estop_IN : bool", fillcolor="white" ];
			FB_Estop_Processor1680630881 -> R2_Estop_IN1722868231;
			R2_Estop_IN1722868231 [label = "(F) R2_Estop_IN : bool", fillcolor="white" ];
			FB_Estop_Processor1680630881 -> Field_Estop_OUT910572297;
			Field_Estop_OUT910572297 [label = "(F) Field_Estop_OUT : bool", fillcolor="white" ];
			FB_Estop_Processor1680630881 -> R1_Estop_OUT1844941220;
			R1_Estop_OUT1844941220 [label = "(F) R1_Estop_OUT : bool", fillcolor="white" ];
			FB_Estop_Processor1680630881 -> R2_Estop_OUT1129874021;
			R2_Estop_OUT1129874021 [label = "(F) R2_Estop_OUT : bool", fillcolor="white" ];
			
			annotations_pseudonode_FB_Estop_Processor1680630881 [
				label="ANNOTATIONS\lField_Estop_IN : direction=INPUT\lField_Estop_IN : PLC type=BOOL\lR1_Estop_IN : direction=INPUT\lR1_Estop_IN : PLC type=BOOL\lR2_Estop_IN : direction=INPUT\lR2_Estop_IN : PLC type=BOOL\lField_Estop_OUT : direction=OUTPUT\lField_Estop_OUT : PLC type=BOOL\lR1_Estop_OUT : direction=OUTPUT\lR1_Estop_OUT : PLC type=BOOL\lR2_Estop_OUT : direction=OUTPUT\lR2_Estop_OUT : PLC type=BOOL\l",
				fontsize=9, margin="0.04,0.04", fillcolor="white", shape="rectangle", style="dashed"];
			initamt_pseudonode_FB_Estop_Processor1680630881 [
				label="INITIAL\lField_Estop_IN := false\lR1_Estop_IN := false\lR2_Estop_IN := false\lField_Estop_OUT := false\lR1_Estop_OUT := false\lR2_Estop_OUT := false\l",
				fontsize=9, margin="0.04,0.04", fillcolor="lightyellow", shape="rectangle", style="dashed"];
		}
		_global671078904 -> VerificationLoopDS1681875321;
		subgraph cluster_VerificationLoopDS1681875321 {
			node [shape="folder", style="filled"];
			//label="VerificationLoopDS";
			VerificationLoopDS1681875321 [label="VerificationLoopDS"];
			
			annotations_pseudonode_VerificationLoopDS1681875321 [
				label="ANNOTATIONS",
				fontsize=9, margin="0.04,0.04", fillcolor="white", shape="rectangle", style="dashed"];
			initamt_pseudonode_VerificationLoopDS1681875321 [
				label="INITIAL",
				fontsize=9, margin="0.04,0.04", fillcolor="lightyellow", shape="rectangle", style="dashed"];
		}
		
		annotations_pseudonode__global671078904 [
			label="ANNOTATIONS\lEoC : generated\lBoC : generated\l",
			fontsize=9, margin="0.04,0.04", fillcolor="white", shape="rectangle", style="dashed"];
		initamt_pseudonode__global671078904 [
			label="INITIAL\lEoC := false\lBoC := false\l",
			fontsize=9, margin="0.04,0.04", fillcolor="lightyellow", shape="rectangle", style="dashed"];
	}
	subgraph clusterFB_Estop_Processor {
		node [style="filled"];
		color="black";
		fontsize=10;
		ranksep=0.4;
		
		label="FB_Estop_Processor : FB_Estop_Processor";
		
		annotations_pseudonode_FB_Estop_Processor [
			label="ANNOTATIONS",
			fontsize=9, margin="0.04,0.04", fillcolor="white", shape="rectangle", style="dashed"];
		
		init_FB_Estop_Processor [label="init", color="black", fillcolor="cadetblue1", peripheries=2, shape="ellipse"];
		l3_FB_Estop_Processor [label="l3", color="black", fillcolor="white", style=bold, shape="ellipse"];
		init_FB_Estop_Processor -> l3_FB_Estop_Processor [color="black", label="Field_Estop_OUT := (! Field_Estop_IN)\lR1_Estop_OUT := (! R1_Estop_IN)\lR2_Estop_OUT := (! R2_Estop_IN)\l"];
	}
	subgraph clusterVerificationLoop {
		node [style="filled"];
		style=bold;
		color="black";
		fontsize=10;
		ranksep=0.4;
		
		label="VerificationLoop : VerificationLoopDS";
		
		annotations_pseudonode_VerificationLoop [
			label="ANNOTATIONS",
			fontsize=9, margin="0.04,0.04", fillcolor="white", shape="rectangle", style="dashed"];
		
		init_VerificationLoop [label="init", color="black", fillcolor="cadetblue1", peripheries=2, shape="ellipse"];
		end_VerificationLoop [label="end", color="black", fillcolor="cadetblue1", style=bold, shape="ellipse"];
		loop_start_VerificationLoop [label="loop_start", color="black", fillcolor="white", shape="ellipse"];
		prepare_BoC_VerificationLoop [label="prepare_BoC", color="black", fillcolor="cadetblue1", shape="ellipse"];
		l_main_call_VerificationLoop [label="l_main_call", color="black", fillcolor="white", shape="ellipse"];
		callEnd_VerificationLoop [label="callEnd", color="black", fillcolor="white", shape="ellipse"];
		prepare_EoC_VerificationLoop [label="prepare_EoC", color="black", fillcolor="cadetblue1", shape="ellipse"];
		init_VerificationLoop -> loop_start_VerificationLoop [color="black", label=""];
		loop_start_VerificationLoop -> prepare_BoC_VerificationLoop [color="blue", label="instance/Field_Estop_IN := NONDETERMINISTIC of boo\ll\linstance/R1_Estop_IN := NONDETERMINISTIC of bool\linstance/R2_Estop_IN := NONDETERMINISTIC of bool\lBoC := true (*)\l"];
		prepare_BoC_VerificationLoop -> l_main_call_VerificationLoop [color="blue", label="BoC := false (*)"];
		l_main_call_VerificationLoop -> callEnd_VerificationLoop [color="black", label="CALL: FB_Estop_Processor:instance(\l   IN:    OUT: )\l"];
		callEnd_VerificationLoop -> prepare_EoC_VerificationLoop [color="blue", label="EoC := true (*)"];
		prepare_EoC_VerificationLoop -> loop_start_VerificationLoop [color="blue", label="EoC := false (*)"];
		loop_start_VerificationLoop -> end_VerificationLoop [color="black", label="[false]"];
	}
}

