# Simple-Asymmetric-Encryption-Algorithm

Hardware implementation of an asymmetric encryption algorithm in SystemVerilog, with analysis, synthesis and fitting performed on Cyclon V FPGA. The system was implemented for the "Hardware & Embedded Security" course project for the MSc Cybersecurity degree program.
