
DUAL_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005154  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  080052e4  080052e4  000062e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005378  08005378  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005378  08005378  00006378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005380  08005380  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005380  08005380  00006380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005384  08005384  00006384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005388  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000350  2000005c  080053e4  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ac  080053e4  000073ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012521  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000256c  00000000  00000000  000195ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  0001bb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d99  00000000  00000000  0001cc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022856  00000000  00000000  0001da29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137c8  00000000  00000000  0004027f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da1fc  00000000  00000000  00053a47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012dc43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f6c  00000000  00000000  0012dc88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  00132bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080052cc 	.word	0x080052cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080052cc 	.word	0x080052cc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fc04 	bl	8000dbe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f83f 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f999 	bl	80008f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005be:	f000 f979 	bl	80008b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005c2:	f000 f947 	bl	8000854 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005c6:	f000 f899 	bl	80006fc <MX_ADC1_Init>
  MX_TIM6_Init();
 80005ca:	f000 f90d 	bl	80007e8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  // Initiate clock timer TIM1
  HAL_TIM_Base_Start(&htim6);
 80005ce:	4813      	ldr	r0, [pc, #76]	@ (800061c <main+0x70>)
 80005d0:	f003 fb86 	bl	8003ce0 <HAL_TIM_Base_Start>

  // initiate ADC Transfer to DMA, clocked by the compare register
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, BUFFER_SIZE);
 80005d4:	220a      	movs	r2, #10
 80005d6:	4912      	ldr	r1, [pc, #72]	@ (8000620 <main+0x74>)
 80005d8:	4812      	ldr	r0, [pc, #72]	@ (8000624 <main+0x78>)
 80005da:	f000 ff6f 	bl	80014bc <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Format ADC values into a string
	  if (uart_ready)
 80005de:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <main+0x7c>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0fb      	beq.n	80005de <main+0x32>
	  {
		  snprintf(msg, sizeof(msg), "ADC1: %lu, ADC2: %lu\r\n", adc_buffer[0], adc_buffer[1]);
 80005e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <main+0x74>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000620 <main+0x74>)
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	9300      	str	r3, [sp, #0]
 80005f0:	4613      	mov	r3, r2
 80005f2:	4a0e      	ldr	r2, [pc, #56]	@ (800062c <main+0x80>)
 80005f4:	2132      	movs	r1, #50	@ 0x32
 80005f6:	480e      	ldr	r0, [pc, #56]	@ (8000630 <main+0x84>)
 80005f8:	f004 f9b4 	bl	8004964 <sniprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 80005fc:	480c      	ldr	r0, [pc, #48]	@ (8000630 <main+0x84>)
 80005fe:	f7ff fde7 	bl	80001d0 <strlen>
 8000602:	4603      	mov	r3, r0
 8000604:	b29a      	uxth	r2, r3
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
 800060a:	4909      	ldr	r1, [pc, #36]	@ (8000630 <main+0x84>)
 800060c:	4809      	ldr	r0, [pc, #36]	@ (8000634 <main+0x88>)
 800060e:	f003 fcd7 	bl	8003fc0 <HAL_UART_Transmit>
		  uart_ready = 0;
 8000612:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <main+0x7c>)
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
	  if (uart_ready)
 8000618:	e7e1      	b.n	80005de <main+0x32>
 800061a:	bf00      	nop
 800061c:	20000124 	.word	0x20000124
 8000620:	200001f8 	.word	0x200001f8
 8000624:	20000078 	.word	0x20000078
 8000628:	20000220 	.word	0x20000220
 800062c:	080052e4 	.word	0x080052e4
 8000630:	20000228 	.word	0x20000228
 8000634:	20000170 	.word	0x20000170

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b096      	sub	sp, #88	@ 0x58
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	2244      	movs	r2, #68	@ 0x44
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f004 f9c2 	bl	80049d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	463b      	mov	r3, r7
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]
 8000658:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800065a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800065e:	f002 f961 	bl	8002924 <HAL_PWREx_ControlVoltageScaling>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d001      	beq.n	800066c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000668:	f000 f9b6 	bl	80009d8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800066c:	f002 f93c 	bl	80028e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000670:	4b21      	ldr	r3, [pc, #132]	@ (80006f8 <SystemClock_Config+0xc0>)
 8000672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000676:	4a20      	ldr	r2, [pc, #128]	@ (80006f8 <SystemClock_Config+0xc0>)
 8000678:	f023 0318 	bic.w	r3, r3, #24
 800067c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000680:	2314      	movs	r3, #20
 8000682:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000684:	2301      	movs	r3, #1
 8000686:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000690:	2360      	movs	r3, #96	@ 0x60
 8000692:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000694:	2302      	movs	r3, #2
 8000696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000698:	2301      	movs	r3, #1
 800069a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800069c:	2301      	movs	r3, #1
 800069e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80006a0:	2328      	movs	r3, #40	@ 0x28
 80006a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006a4:	2307      	movs	r3, #7
 80006a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a8:	2302      	movs	r3, #2
 80006aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ac:	2302      	movs	r3, #2
 80006ae:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	4618      	mov	r0, r3
 80006b6:	f002 f98b 	bl	80029d0 <HAL_RCC_OscConfig>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80006c0:	f000 f98a 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c4:	230f      	movs	r3, #15
 80006c6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c8:	2303      	movs	r3, #3
 80006ca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d8:	463b      	mov	r3, r7
 80006da:	2104      	movs	r1, #4
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 fd8b 	bl	80031f8 <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80006e8:	f000 f976 	bl	80009d8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006ec:	f003 f99e 	bl	8003a2c <HAL_RCCEx_EnableMSIPLLMode>
}
 80006f0:	bf00      	nop
 80006f2:	3758      	adds	r7, #88	@ 0x58
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40021000 	.word	0x40021000

080006fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000702:	463b      	mov	r3, r7
 8000704:	2200      	movs	r2, #0
 8000706:	601a      	str	r2, [r3, #0]
 8000708:	605a      	str	r2, [r3, #4]
 800070a:	609a      	str	r2, [r3, #8]
 800070c:	60da      	str	r2, [r3, #12]
 800070e:	611a      	str	r2, [r3, #16]
 8000710:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000712:	4b31      	ldr	r3, [pc, #196]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000714:	4a31      	ldr	r2, [pc, #196]	@ (80007dc <MX_ADC1_Init+0xe0>)
 8000716:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000718:	4b2f      	ldr	r3, [pc, #188]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800071a:	2200      	movs	r2, #0
 800071c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800071e:	4b2e      	ldr	r3, [pc, #184]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000720:	2200      	movs	r2, #0
 8000722:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000724:	4b2c      	ldr	r3, [pc, #176]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000726:	2200      	movs	r2, #0
 8000728:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800072a:	4b2b      	ldr	r3, [pc, #172]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800072c:	2201      	movs	r2, #1
 800072e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000732:	2204      	movs	r2, #4
 8000734:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000738:	2200      	movs	r2, #0
 800073a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800073c:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800073e:	2200      	movs	r2, #0
 8000740:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000742:	4b25      	ldr	r3, [pc, #148]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000744:	2202      	movs	r2, #2
 8000746:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000748:	4b23      	ldr	r3, [pc, #140]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800074a:	2200      	movs	r2, #0
 800074c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000750:	4b21      	ldr	r3, [pc, #132]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000752:	f44f 62e8 	mov.w	r2, #1856	@ 0x740
 8000756:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 8000758:	4b1f      	ldr	r3, [pc, #124]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800075a:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 800075e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000760:	4b1d      	ldr	r3, [pc, #116]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000762:	2201      	movs	r2, #1
 8000764:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000768:	4b1b      	ldr	r3, [pc, #108]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 800076a:	2200      	movs	r2, #0
 800076c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800076e:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000776:	4818      	ldr	r0, [pc, #96]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 8000778:	f000 fd5e 	bl	8001238 <HAL_ADC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000782:	f000 f929 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000786:	4b16      	ldr	r3, [pc, #88]	@ (80007e0 <MX_ADC1_Init+0xe4>)
 8000788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800078a:	2306      	movs	r3, #6
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800078e:	2307      	movs	r3, #7
 8000790:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000792:	237f      	movs	r3, #127	@ 0x7f
 8000794:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000796:	2304      	movs	r3, #4
 8000798:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800079e:	463b      	mov	r3, r7
 80007a0:	4619      	mov	r1, r3
 80007a2:	480d      	ldr	r0, [pc, #52]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 80007a4:	f000 ff18 	bl	80015d8 <HAL_ADC_ConfigChannel>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80007ae:	f000 f913 	bl	80009d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80007b2:	4b0c      	ldr	r3, [pc, #48]	@ (80007e4 <MX_ADC1_Init+0xe8>)
 80007b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007b6:	230c      	movs	r3, #12
 80007b8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ba:	463b      	mov	r3, r7
 80007bc:	4619      	mov	r1, r3
 80007be:	4806      	ldr	r0, [pc, #24]	@ (80007d8 <MX_ADC1_Init+0xdc>)
 80007c0:	f000 ff0a 	bl	80015d8 <HAL_ADC_ConfigChannel>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80007ca:	f000 f905 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	3718      	adds	r7, #24
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	20000078 	.word	0x20000078
 80007dc:	50040000 	.word	0x50040000
 80007e0:	21800100 	.word	0x21800100
 80007e4:	25b00200 	.word	0x25b00200

080007e8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_TIM6_Init+0x64>)
 80007fa:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <MX_TIM6_Init+0x68>)
 80007fc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8-1;
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_TIM6_Init+0x64>)
 8000800:	2207      	movs	r2, #7
 8000802:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000804:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_TIM6_Init+0x64>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10-1;
 800080a:	4b10      	ldr	r3, [pc, #64]	@ (800084c <MX_TIM6_Init+0x64>)
 800080c:	2209      	movs	r2, #9
 800080e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000810:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_TIM6_Init+0x64>)
 8000812:	2200      	movs	r2, #0
 8000814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000816:	480d      	ldr	r0, [pc, #52]	@ (800084c <MX_TIM6_Init+0x64>)
 8000818:	f003 fa0a 	bl	8003c30 <HAL_TIM_Base_Init>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000822:	f000 f8d9 	bl	80009d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000826:	2320      	movs	r3, #32
 8000828:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4619      	mov	r1, r3
 8000832:	4806      	ldr	r0, [pc, #24]	@ (800084c <MX_TIM6_Init+0x64>)
 8000834:	f003 fb10 	bl	8003e58 <HAL_TIMEx_MasterConfigSynchronization>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800083e:	f000 f8cb 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000124 	.word	0x20000124
 8000850:	40001000 	.word	0x40001000

08000854 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000858:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 800085a:	4a15      	ldr	r2, [pc, #84]	@ (80008b0 <MX_USART2_UART_Init+0x5c>)
 800085c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800085e:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000860:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000864:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000866:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800086c:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000872:	4b0e      	ldr	r3, [pc, #56]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000878:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 800087a:	220c      	movs	r2, #12
 800087c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800087e:	4b0b      	ldr	r3, [pc, #44]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000884:	4b09      	ldr	r3, [pc, #36]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800088a:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000890:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000896:	4805      	ldr	r0, [pc, #20]	@ (80008ac <MX_USART2_UART_Init+0x58>)
 8000898:	f003 fb44 	bl	8003f24 <HAL_UART_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008a2:	f000 f899 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000170 	.word	0x20000170
 80008b0:	40004400 	.word	0x40004400

080008b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <MX_DMA_Init+0x38>)
 80008bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008be:	4a0b      	ldr	r2, [pc, #44]	@ (80008ec <MX_DMA_Init+0x38>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6493      	str	r3, [r2, #72]	@ 0x48
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <MX_DMA_Init+0x38>)
 80008c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2100      	movs	r1, #0
 80008d6:	200b      	movs	r0, #11
 80008d8:	f001 fc55 	bl	8002186 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008dc:	200b      	movs	r0, #11
 80008de:	f001 fc6e 	bl	80021be <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40021000 	.word	0x40021000

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	4a1c      	ldr	r2, [pc, #112]	@ (800097c <MX_GPIO_Init+0x8c>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000912:	4b1a      	ldr	r3, [pc, #104]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	60bb      	str	r3, [r7, #8]
 800091c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b17      	ldr	r3, [pc, #92]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a16      	ldr	r2, [pc, #88]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b14      	ldr	r3, [pc, #80]	@ (800097c <MX_GPIO_Init+0x8c>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a10      	ldr	r2, [pc, #64]	@ (800097c <MX_GPIO_Init+0x8c>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <MX_GPIO_Init+0x8c>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	2108      	movs	r1, #8
 8000952:	480b      	ldr	r0, [pc, #44]	@ (8000980 <MX_GPIO_Init+0x90>)
 8000954:	f001 ffb0 	bl	80028b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000958:	2308      	movs	r3, #8
 800095a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	2301      	movs	r3, #1
 800095e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	4619      	mov	r1, r3
 800096e:	4804      	ldr	r0, [pc, #16]	@ (8000980 <MX_GPIO_Init+0x90>)
 8000970:	f001 fe38 	bl	80025e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000974:	bf00      	nop
 8000976:	3720      	adds	r7, #32
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	40021000 	.word	0x40021000
 8000980:	48000400 	.word	0x48000400

08000984 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000984:	b480      	push	{r7}
 8000986:	b083      	sub	sp, #12
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
	timer_value = __HAL_TIM_GET_COUNTER(&htim6);
 800098c:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_ADC_ConvCpltCallback+0x20>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000992:	4a05      	ldr	r2, [pc, #20]	@ (80009a8 <HAL_ADC_ConvCpltCallback+0x24>)
 8000994:	6013      	str	r3, [r2, #0]
}
 8000996:	bf00      	nop
 8000998:	370c      	adds	r7, #12
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	20000124 	.word	0x20000124
 80009a8:	20000224 	.word	0x20000224

080009ac <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
	uart_ready = 1;
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	601a      	str	r2, [r3, #0]
	htim6.Instance->CNT=0;
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2200      	movs	r2, #0
 80009c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	20000220 	.word	0x20000220
 80009d4:	20000124 	.word	0x20000124

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <HAL_MspInit+0x44>)
 80009ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000a28 <HAL_MspInit+0x44>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <HAL_MspInit+0x44>)
 80009f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a06:	4a08      	ldr	r2, [pc, #32]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_MspInit+0x44>)
 8000a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a16:	603b      	str	r3, [r7, #0]
 8000a18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	40021000 	.word	0x40021000

08000a2c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b09e      	sub	sp, #120	@ 0x78
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
 8000a42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	2254      	movs	r2, #84	@ 0x54
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f003 ffbf 	bl	80049d0 <memset>
  if(hadc->Instance==ADC1)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a3b      	ldr	r2, [pc, #236]	@ (8000b44 <HAL_ADC_MspInit+0x118>)
 8000a58:	4293      	cmp	r3, r2
 8000a5a:	d16e      	bne.n	8000b3a <HAL_ADC_MspInit+0x10e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a5c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a60:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000a62:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a66:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 40;
 8000a70:	2328      	movs	r3, #40	@ 0x28
 8000a72:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000a74:	2307      	movs	r3, #7
 8000a76:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000a80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a86:	f107 0310 	add.w	r3, r7, #16
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f002 fdd8 	bl	8003640 <HAL_RCCEx_PeriphCLKConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8000a96:	f7ff ff9f 	bl	80009d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a2a      	ldr	r2, [pc, #168]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000aa0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b28      	ldr	r3, [pc, #160]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aae:	60fb      	str	r3, [r7, #12]
 8000ab0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	4b25      	ldr	r3, [pc, #148]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	4a24      	ldr	r2, [pc, #144]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000ab8:	f043 0301 	orr.w	r3, r3, #1
 8000abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abe:	4b22      	ldr	r3, [pc, #136]	@ (8000b48 <HAL_ADC_MspInit+0x11c>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	f003 0301 	and.w	r3, r3, #1
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000aca:	2318      	movs	r3, #24
 8000acc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ace:	230b      	movs	r3, #11
 8000ad0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ada:	4619      	mov	r1, r3
 8000adc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ae0:	f001 fd80 	bl	80025e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ae4:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8000b50 <HAL_ADC_MspInit+0x124>)
 8000ae8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000aea:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000af0:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000af6:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000afc:	4b13      	ldr	r3, [pc, #76]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000afe:	2280      	movs	r2, #128	@ 0x80
 8000b00:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b02:	4b12      	ldr	r3, [pc, #72]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b08:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b0a:	4b10      	ldr	r3, [pc, #64]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b10:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b14:	2220      	movs	r2, #32
 8000b16:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b18:	4b0c      	ldr	r3, [pc, #48]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b1e:	480b      	ldr	r0, [pc, #44]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b20:	f001 fb68 	bl	80021f4 <HAL_DMA_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8000b2a:	f7ff ff55 	bl	80009d8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4a06      	ldr	r2, [pc, #24]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b32:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b34:	4a05      	ldr	r2, [pc, #20]	@ (8000b4c <HAL_ADC_MspInit+0x120>)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3778      	adds	r7, #120	@ 0x78
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	50040000 	.word	0x50040000
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	200000dc 	.word	0x200000dc
 8000b50:	40020008 	.word	0x40020008

08000b54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <HAL_TIM_Base_MspInit+0x38>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d10b      	bne.n	8000b7e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000b66:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <HAL_TIM_Base_MspInit+0x3c>)
 8000b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b6a:	4a09      	ldr	r2, [pc, #36]	@ (8000b90 <HAL_TIM_Base_MspInit+0x3c>)
 8000b6c:	f043 0310 	orr.w	r3, r3, #16
 8000b70:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b72:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <HAL_TIM_Base_MspInit+0x3c>)
 8000b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b76:	f003 0310 	and.w	r3, r3, #16
 8000b7a:	60fb      	str	r3, [r7, #12]
 8000b7c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	40001000 	.word	0x40001000
 8000b90:	40021000 	.word	0x40021000

08000b94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b09e      	sub	sp, #120	@ 0x78
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2254      	movs	r2, #84	@ 0x54
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f003 ff0b 	bl	80049d0 <memset>
  if(huart->Instance==USART2)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a28      	ldr	r2, [pc, #160]	@ (8000c60 <HAL_UART_MspInit+0xcc>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d148      	bne.n	8000c56 <HAL_UART_MspInit+0xc2>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f002 fd35 	bl	8003640 <HAL_RCCEx_PeriphCLKConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bdc:	f7ff fefc 	bl	80009d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000be0:	4b20      	ldr	r3, [pc, #128]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000be4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bea:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bec:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000bee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bfc:	4a19      	ldr	r2, [pc, #100]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000bfe:	f043 0301 	orr.w	r3, r3, #1
 8000c02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c04:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <HAL_UART_MspInit+0xd0>)
 8000c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c08:	f003 0301 	and.w	r3, r3, #1
 8000c0c:	60bb      	str	r3, [r7, #8]
 8000c0e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000c10:	2304      	movs	r3, #4
 8000c12:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c20:	2307      	movs	r3, #7
 8000c22:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000c24:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c28:	4619      	mov	r1, r3
 8000c2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c2e:	f001 fcd9 	bl	80025e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c36:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c38:	2302      	movs	r3, #2
 8000c3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c40:	2303      	movs	r3, #3
 8000c42:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000c44:	2303      	movs	r3, #3
 8000c46:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000c48:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c52:	f001 fcc7 	bl	80025e4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c56:	bf00      	nop
 8000c58:	3778      	adds	r7, #120	@ 0x78
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40004400 	.word	0x40004400
 8000c64:	40021000 	.word	0x40021000

08000c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <NMI_Handler+0x4>

08000c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <HardFault_Handler+0x4>

08000c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <MemManage_Handler+0x4>

08000c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <BusFault_Handler+0x4>

08000c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	bf00      	nop
 8000c8e:	e7fd      	b.n	8000c8c <UsageFault_Handler+0x4>

08000c90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr

08000c9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr

08000cac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr

08000cba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cbe:	f000 f8d3 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ccc:	4802      	ldr	r0, [pc, #8]	@ (8000cd8 <DMA1_Channel1_IRQHandler+0x10>)
 8000cce:	f001 fba9 	bl	8002424 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200000dc 	.word	0x200000dc

08000cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a14      	ldr	r2, [pc, #80]	@ (8000d38 <_sbrk+0x5c>)
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <_sbrk+0x60>)
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf0:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	@ (8000d40 <_sbrk+0x64>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <_sbrk+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfe:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d207      	bcs.n	8000d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d0c:	f003 fe68 	bl	80049e0 <__errno>
 8000d10:	4603      	mov	r3, r0
 8000d12:	220c      	movs	r2, #12
 8000d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	e009      	b.n	8000d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	@ (8000d40 <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a05      	ldr	r2, [pc, #20]	@ (8000d40 <_sbrk+0x64>)
 8000d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	2000c000 	.word	0x2000c000
 8000d3c:	00000400 	.word	0x00000400
 8000d40:	2000025c 	.word	0x2000025c
 8000d44:	200003b0 	.word	0x200003b0

08000d48 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000d4c:	4b06      	ldr	r3, [pc, #24]	@ (8000d68 <SystemInit+0x20>)
 8000d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d52:	4a05      	ldr	r2, [pc, #20]	@ (8000d68 <SystemInit+0x20>)
 8000d54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000da4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d70:	f7ff ffea 	bl	8000d48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d74:	480c      	ldr	r0, [pc, #48]	@ (8000da8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d76:	490d      	ldr	r1, [pc, #52]	@ (8000dac <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d78:	4a0d      	ldr	r2, [pc, #52]	@ (8000db0 <LoopForever+0xe>)
  movs r3, #0
 8000d7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d7c:	e002      	b.n	8000d84 <LoopCopyDataInit>

08000d7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d82:	3304      	adds	r3, #4

08000d84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d88:	d3f9      	bcc.n	8000d7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d8c:	4c0a      	ldr	r4, [pc, #40]	@ (8000db8 <LoopForever+0x16>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d90:	e001      	b.n	8000d96 <LoopFillZerobss>

08000d92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d94:	3204      	adds	r2, #4

08000d96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d98:	d3fb      	bcc.n	8000d92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d9a:	f003 fe27 	bl	80049ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d9e:	f7ff fc05 	bl	80005ac <main>

08000da2 <LoopForever>:

LoopForever:
    b LoopForever
 8000da2:	e7fe      	b.n	8000da2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000da4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8000da8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000db0:	08005388 	.word	0x08005388
  ldr r2, =_sbss
 8000db4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000db8:	200003ac 	.word	0x200003ac

08000dbc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000dbc:	e7fe      	b.n	8000dbc <ADC1_IRQHandler>

08000dbe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f001 f9d1 	bl	8002170 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f000 f80e 	bl	8000df0 <HAL_InitTick>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	71fb      	strb	r3, [r7, #7]
 8000dde:	e001      	b.n	8000de4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000de0:	f7ff fe00 	bl	80009e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000de4:	79fb      	ldrb	r3, [r7, #7]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
	...

08000df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <HAL_InitTick+0x6c>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d023      	beq.n	8000e4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <HAL_InitTick+0x70>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b14      	ldr	r3, [pc, #80]	@ (8000e5c <HAL_InitTick+0x6c>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f001 f9dd 	bl	80021da <HAL_SYSTICK_Config>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d10f      	bne.n	8000e46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2b0f      	cmp	r3, #15
 8000e2a:	d809      	bhi.n	8000e40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	6879      	ldr	r1, [r7, #4]
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295
 8000e34:	f001 f9a7 	bl	8002186 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e38:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <HAL_InitTick+0x74>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	e007      	b.n	8000e50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e40:	2301      	movs	r3, #1
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	e004      	b.n	8000e50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	73fb      	strb	r3, [r7, #15]
 8000e4a:	e001      	b.n	8000e50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000000 	.word	0x20000000
 8000e64:	20000004 	.word	0x20000004

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	20000260 	.word	0x20000260

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000260 	.word	0x20000260

08000ea8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	609a      	str	r2, [r3, #8]
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr

08000ece <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b083      	sub	sp, #12
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
 8000ed6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	431a      	orrs	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
 8000f1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	3360      	adds	r3, #96	@ 0x60
 8000f22:	461a      	mov	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <LL_ADC_SetOffset+0x44>)
 8000f32:	4013      	ands	r3, r2
 8000f34:	687a      	ldr	r2, [r7, #4]
 8000f36:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000f3a:	683a      	ldr	r2, [r7, #0]
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f48:	bf00      	nop
 8000f4a:	371c      	adds	r7, #28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	03fff000 	.word	0x03fff000

08000f58 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3360      	adds	r3, #96	@ 0x60
 8000f66:	461a      	mov	r2, r3
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4413      	add	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000f78:	4618      	mov	r0, r3
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b087      	sub	sp, #28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	3360      	adds	r3, #96	@ 0x60
 8000f94:	461a      	mov	r2, r3
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	4413      	add	r3, r2
 8000f9c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000fae:	bf00      	nop
 8000fb0:	371c      	adds	r7, #28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b083      	sub	sp, #12
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e000      	b.n	8000fd4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b087      	sub	sp, #28
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	3330      	adds	r3, #48	@ 0x30
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	f003 030c 	and.w	r3, r3, #12
 8000ffc:	4413      	add	r3, r2
 8000ffe:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	f003 031f 	and.w	r3, r3, #31
 800100a:	211f      	movs	r1, #31
 800100c:	fa01 f303 	lsl.w	r3, r1, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	401a      	ands	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	0e9b      	lsrs	r3, r3, #26
 8001018:	f003 011f 	and.w	r1, r3, #31
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	f003 031f 	and.w	r3, r3, #31
 8001022:	fa01 f303 	lsl.w	r3, r1, r3
 8001026:	431a      	orrs	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800102c:	bf00      	nop
 800102e:	371c      	adds	r7, #28
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001038:	b480      	push	{r7}
 800103a:	b087      	sub	sp, #28
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	3314      	adds	r3, #20
 8001048:	461a      	mov	r2, r3
 800104a:	68bb      	ldr	r3, [r7, #8]
 800104c:	0e5b      	lsrs	r3, r3, #25
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	4413      	add	r3, r2
 8001056:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	0d1b      	lsrs	r3, r3, #20
 8001060:	f003 031f 	and.w	r3, r3, #31
 8001064:	2107      	movs	r1, #7
 8001066:	fa01 f303 	lsl.w	r3, r1, r3
 800106a:	43db      	mvns	r3, r3
 800106c:	401a      	ands	r2, r3
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	0d1b      	lsrs	r3, r3, #20
 8001072:	f003 031f 	and.w	r3, r3, #31
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	fa01 f303 	lsl.w	r3, r1, r3
 800107c:	431a      	orrs	r2, r3
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001082:	bf00      	nop
 8001084:	371c      	adds	r7, #28
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
	...

08001090 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	60f8      	str	r0, [r7, #12]
 8001098:	60b9      	str	r1, [r7, #8]
 800109a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80010a2:	68bb      	ldr	r3, [r7, #8]
 80010a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010a8:	43db      	mvns	r3, r3
 80010aa:	401a      	ands	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 0318 	and.w	r3, r3, #24
 80010b2:	4908      	ldr	r1, [pc, #32]	@ (80010d4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80010b4:	40d9      	lsrs	r1, r3
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	400b      	ands	r3, r1
 80010ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010be:	431a      	orrs	r2, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	0007ffff 	.word	0x0007ffff

080010d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80010e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6093      	str	r3, [r2, #8]
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800110c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001110:	d101      	bne.n	8001116 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001112:	2301      	movs	r3, #1
 8001114:	e000      	b.n	8001118 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001116:	2300      	movs	r3, #0
}
 8001118:	4618      	mov	r0, r3
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001134:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001138:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800115c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001160:	d101      	bne.n	8001166 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001166:	2300      	movs	r3, #0
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001184:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001188:	f043 0201 	orr.w	r2, r3, #1
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 0301 	and.w	r3, r3, #1
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d101      	bne.n	80011b4 <LL_ADC_IsEnabled+0x18>
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <LL_ADC_IsEnabled+0x1a>
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80011d2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011d6:	f043 0204 	orr.w	r2, r3, #4
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d101      	bne.n	8001202 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f003 0308 	and.w	r3, r3, #8
 8001220:	2b08      	cmp	r3, #8
 8001222:	d101      	bne.n	8001228 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001224:	2301      	movs	r3, #1
 8001226:	e000      	b.n	800122a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001228:	2300      	movs	r3, #0
}
 800122a:	4618      	mov	r0, r3
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001240:	2300      	movs	r3, #0
 8001242:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e126      	b.n	80014a0 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800125c:	2b00      	cmp	r3, #0
 800125e:	d109      	bne.n	8001274 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001260:	6878      	ldr	r0, [r7, #4]
 8001262:	f7ff fbe3 	bl	8000a2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2200      	movs	r2, #0
 8001270:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff3f 	bl	80010fc <LL_ADC_IsDeepPowerDownEnabled>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d004      	beq.n	800128e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff25 	bl	80010d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff5a 	bl	800114c <LL_ADC_IsInternalRegulatorEnabled>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d115      	bne.n	80012ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff ff3e 	bl	8001124 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80012a8:	4b7f      	ldr	r3, [pc, #508]	@ (80014a8 <HAL_ADC_Init+0x270>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	099b      	lsrs	r3, r3, #6
 80012ae:	4a7f      	ldr	r2, [pc, #508]	@ (80014ac <HAL_ADC_Init+0x274>)
 80012b0:	fba2 2303 	umull	r2, r3, r2, r3
 80012b4:	099b      	lsrs	r3, r3, #6
 80012b6:	3301      	adds	r3, #1
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012bc:	e002      	b.n	80012c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1f9      	bne.n	80012be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff ff3c 	bl	800114c <LL_ADC_IsInternalRegulatorEnabled>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d10d      	bne.n	80012f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012de:	f043 0210 	orr.w	r2, r3, #16
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ea:	f043 0201 	orr.w	r2, r3, #1
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff ff75 	bl	80011ea <LL_ADC_REG_IsConversionOngoing>
 8001300:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001306:	f003 0310 	and.w	r3, r3, #16
 800130a:	2b00      	cmp	r3, #0
 800130c:	f040 80bf 	bne.w	800148e <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	2b00      	cmp	r3, #0
 8001314:	f040 80bb 	bne.w	800148e <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800131c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001320:	f043 0202 	orr.w	r2, r3, #2
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff ff35 	bl	800119c <LL_ADC_IsEnabled>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d10b      	bne.n	8001350 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001338:	485d      	ldr	r0, [pc, #372]	@ (80014b0 <HAL_ADC_Init+0x278>)
 800133a:	f7ff ff2f 	bl	800119c <LL_ADC_IsEnabled>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d105      	bne.n	8001350 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4619      	mov	r1, r3
 800134a:	485a      	ldr	r0, [pc, #360]	@ (80014b4 <HAL_ADC_Init+0x27c>)
 800134c:	f7ff fdac 	bl	8000ea8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	7e5b      	ldrb	r3, [r3, #25]
 8001354:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800135a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001360:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001366:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800136e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f893 3020 	ldrb.w	r3, [r3, #32]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d106      	bne.n	800138c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001382:	3b01      	subs	r3, #1
 8001384:	045b      	lsls	r3, r3, #17
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001390:	2b00      	cmp	r3, #0
 8001392:	d009      	beq.n	80013a8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001398:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013a0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68da      	ldr	r2, [r3, #12]
 80013ae:	4b42      	ldr	r3, [pc, #264]	@ (80014b8 <HAL_ADC_Init+0x280>)
 80013b0:	4013      	ands	r3, r2
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	6812      	ldr	r2, [r2, #0]
 80013b6:	69b9      	ldr	r1, [r7, #24]
 80013b8:	430b      	orrs	r3, r1
 80013ba:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff ff25 	bl	8001210 <LL_ADC_INJ_IsConversionOngoing>
 80013c6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d13d      	bne.n	800144a <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d13a      	bne.n	800144a <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013d8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80013e0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	68db      	ldr	r3, [r3, #12]
 80013ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80013f0:	f023 0302 	bic.w	r3, r3, #2
 80013f4:	687a      	ldr	r2, [r7, #4]
 80013f6:	6812      	ldr	r2, [r2, #0]
 80013f8:	69b9      	ldr	r1, [r7, #24]
 80013fa:	430b      	orrs	r3, r1
 80013fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001404:	2b01      	cmp	r3, #1
 8001406:	d118      	bne.n	800143a <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	691b      	ldr	r3, [r3, #16]
 800140e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001412:	f023 0304 	bic.w	r3, r3, #4
 8001416:	687a      	ldr	r2, [r7, #4]
 8001418:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800141e:	4311      	orrs	r1, r2
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001424:	4311      	orrs	r1, r2
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800142a:	430a      	orrs	r2, r1
 800142c:	431a      	orrs	r2, r3
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f042 0201 	orr.w	r2, r2, #1
 8001436:	611a      	str	r2, [r3, #16]
 8001438:	e007      	b.n	800144a <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	691a      	ldr	r2, [r3, #16]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f022 0201 	bic.w	r2, r2, #1
 8001448:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	691b      	ldr	r3, [r3, #16]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d10c      	bne.n	800146c <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001458:	f023 010f 	bic.w	r1, r3, #15
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	1e5a      	subs	r2, r3, #1
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	430a      	orrs	r2, r1
 8001468:	631a      	str	r2, [r3, #48]	@ 0x30
 800146a:	e007      	b.n	800147c <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 020f 	bic.w	r2, r2, #15
 800147a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001480:	f023 0303 	bic.w	r3, r3, #3
 8001484:	f043 0201 	orr.w	r2, r3, #1
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	655a      	str	r2, [r3, #84]	@ 0x54
 800148c:	e007      	b.n	800149e <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001492:	f043 0210 	orr.w	r2, r3, #16
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800149e:	7ffb      	ldrb	r3, [r7, #31]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	20000000 	.word	0x20000000
 80014ac:	053e2d63 	.word	0x053e2d63
 80014b0:	50040000 	.word	0x50040000
 80014b4:	50040300 	.word	0x50040300
 80014b8:	fff0c007 	.word	0xfff0c007

080014bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff fe8c 	bl	80011ea <LL_ADC_REG_IsConversionOngoing>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d167      	bne.n	80015a8 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d101      	bne.n	80014e6 <HAL_ADC_Start_DMA+0x2a>
 80014e2:	2302      	movs	r3, #2
 80014e4:	e063      	b.n	80015ae <HAL_ADC_Start_DMA+0xf2>
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80014ee:	68f8      	ldr	r0, [r7, #12]
 80014f0:	f000 fc54 	bl	8001d9c <ADC_Enable>
 80014f4:	4603      	mov	r3, r0
 80014f6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80014f8:	7dfb      	ldrb	r3, [r7, #23]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d14f      	bne.n	800159e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001502:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001506:	f023 0301 	bic.w	r3, r3, #1
 800150a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001516:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d006      	beq.n	800152c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001522:	f023 0206 	bic.w	r2, r3, #6
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	659a      	str	r2, [r3, #88]	@ 0x58
 800152a:	e002      	b.n	8001532 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001536:	4a20      	ldr	r2, [pc, #128]	@ (80015b8 <HAL_ADC_Start_DMA+0xfc>)
 8001538:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800153e:	4a1f      	ldr	r2, [pc, #124]	@ (80015bc <HAL_ADC_Start_DMA+0x100>)
 8001540:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001546:	4a1e      	ldr	r2, [pc, #120]	@ (80015c0 <HAL_ADC_Start_DMA+0x104>)
 8001548:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	221c      	movs	r2, #28
 8001550:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	685a      	ldr	r2, [r3, #4]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0210 	orr.w	r2, r2, #16
 8001568:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	68da      	ldr	r2, [r3, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f042 0201 	orr.w	r2, r2, #1
 8001578:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	3340      	adds	r3, #64	@ 0x40
 8001584:	4619      	mov	r1, r3
 8001586:	68ba      	ldr	r2, [r7, #8]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f000 feeb 	bl	8002364 <HAL_DMA_Start_IT>
 800158e:	4603      	mov	r3, r0
 8001590:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fe13 	bl	80011c2 <LL_ADC_REG_StartConversion>
 800159c:	e006      	b.n	80015ac <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80015a6:	e001      	b.n	80015ac <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015a8:	2302      	movs	r3, #2
 80015aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80015ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	08001ea9 	.word	0x08001ea9
 80015bc:	08001f81 	.word	0x08001f81
 80015c0:	08001f9d 	.word	0x08001f9d

080015c4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b0b6      	sub	sp, #216	@ 0xd8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d101      	bne.n	80015fa <HAL_ADC_ConfigChannel+0x22>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e3bb      	b.n	8001d72 <HAL_ADC_ConfigChannel+0x79a>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2201      	movs	r2, #1
 80015fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fdef 	bl	80011ea <LL_ADC_REG_IsConversionOngoing>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	f040 83a0 	bne.w	8001d54 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b05      	cmp	r3, #5
 8001622:	d824      	bhi.n	800166e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	3b02      	subs	r3, #2
 800162a:	2b03      	cmp	r3, #3
 800162c:	d81b      	bhi.n	8001666 <HAL_ADC_ConfigChannel+0x8e>
 800162e:	a201      	add	r2, pc, #4	@ (adr r2, 8001634 <HAL_ADC_ConfigChannel+0x5c>)
 8001630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001634:	08001645 	.word	0x08001645
 8001638:	0800164d 	.word	0x0800164d
 800163c:	08001655 	.word	0x08001655
 8001640:	0800165d 	.word	0x0800165d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001644:	230c      	movs	r3, #12
 8001646:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800164a:	e010      	b.n	800166e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800164c:	2312      	movs	r3, #18
 800164e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001652:	e00c      	b.n	800166e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001654:	2318      	movs	r3, #24
 8001656:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800165a:	e008      	b.n	800166e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800165c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001660:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001664:	e003      	b.n	800166e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001666:	2306      	movs	r3, #6
 8001668:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800166c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6818      	ldr	r0, [r3, #0]
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800167c:	f7ff fcb0 	bl	8000fe0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fdb0 	bl	80011ea <LL_ADC_REG_IsConversionOngoing>
 800168a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fdbc 	bl	8001210 <LL_ADC_INJ_IsConversionOngoing>
 8001698:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800169c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	f040 81a4 	bne.w	80019ee <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f040 819f 	bne.w	80019ee <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6818      	ldr	r0, [r3, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	6819      	ldr	r1, [r3, #0]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	461a      	mov	r2, r3
 80016be:	f7ff fcbb 	bl	8001038 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	695a      	ldr	r2, [r3, #20]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	08db      	lsrs	r3, r3, #3
 80016ce:	f003 0303 	and.w	r3, r3, #3
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	2b04      	cmp	r3, #4
 80016e2:	d00a      	beq.n	80016fa <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6818      	ldr	r0, [r3, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	6919      	ldr	r1, [r3, #16]
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80016f4:	f7ff fc0c 	bl	8000f10 <LL_ADC_SetOffset>
 80016f8:	e179      	b.n	80019ee <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fc29 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 8001706:	4603      	mov	r3, r0
 8001708:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800170c:	2b00      	cmp	r3, #0
 800170e:	d10a      	bne.n	8001726 <HAL_ADC_ConfigChannel+0x14e>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fc1e 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 800171c:	4603      	mov	r3, r0
 800171e:	0e9b      	lsrs	r3, r3, #26
 8001720:	f003 021f 	and.w	r2, r3, #31
 8001724:	e01e      	b.n	8001764 <HAL_ADC_ConfigChannel+0x18c>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2100      	movs	r1, #0
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fc13 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001738:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001744:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800174c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001754:	2320      	movs	r3, #32
 8001756:	e004      	b.n	8001762 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001758:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800175c:	fab3 f383 	clz	r3, r3
 8001760:	b2db      	uxtb	r3, r3
 8001762:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800176c:	2b00      	cmp	r3, #0
 800176e:	d105      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1a4>
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	0e9b      	lsrs	r3, r3, #26
 8001776:	f003 031f 	and.w	r3, r3, #31
 800177a:	e018      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1d6>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001784:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001788:	fa93 f3a3 	rbit	r3, r3
 800178c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001790:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001798:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80017a0:	2320      	movs	r3, #32
 80017a2:	e004      	b.n	80017ae <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80017a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80017a8:	fab3 f383 	clz	r3, r3
 80017ac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d106      	bne.n	80017c0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2200      	movs	r2, #0
 80017b8:	2100      	movs	r1, #0
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fbe2 	bl	8000f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2101      	movs	r1, #1
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fbc6 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 80017cc:	4603      	mov	r3, r0
 80017ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d10a      	bne.n	80017ec <HAL_ADC_ConfigChannel+0x214>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2101      	movs	r1, #1
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fbbb 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 80017e2:	4603      	mov	r3, r0
 80017e4:	0e9b      	lsrs	r3, r3, #26
 80017e6:	f003 021f 	and.w	r2, r3, #31
 80017ea:	e01e      	b.n	800182a <HAL_ADC_ConfigChannel+0x252>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2101      	movs	r1, #1
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fbb0 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001802:	fa93 f3a3 	rbit	r3, r3
 8001806:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800180a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800180e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001812:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800181a:	2320      	movs	r3, #32
 800181c:	e004      	b.n	8001828 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800181e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001822:	fab3 f383 	clz	r3, r3
 8001826:	b2db      	uxtb	r3, r3
 8001828:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001832:	2b00      	cmp	r3, #0
 8001834:	d105      	bne.n	8001842 <HAL_ADC_ConfigChannel+0x26a>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	0e9b      	lsrs	r3, r3, #26
 800183c:	f003 031f 	and.w	r3, r3, #31
 8001840:	e018      	b.n	8001874 <HAL_ADC_ConfigChannel+0x29c>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800184e:	fa93 f3a3 	rbit	r3, r3
 8001852:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001856:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800185a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800185e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001866:	2320      	movs	r3, #32
 8001868:	e004      	b.n	8001874 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800186a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800186e:	fab3 f383 	clz	r3, r3
 8001872:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001874:	429a      	cmp	r2, r3
 8001876:	d106      	bne.n	8001886 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2200      	movs	r2, #0
 800187e:	2101      	movs	r1, #1
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fb7f 	bl	8000f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2102      	movs	r1, #2
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fb63 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 8001892:	4603      	mov	r3, r0
 8001894:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001898:	2b00      	cmp	r3, #0
 800189a:	d10a      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x2da>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2102      	movs	r1, #2
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fb58 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 80018a8:	4603      	mov	r3, r0
 80018aa:	0e9b      	lsrs	r3, r3, #26
 80018ac:	f003 021f 	and.w	r2, r3, #31
 80018b0:	e01e      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x318>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2102      	movs	r1, #2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fb4d 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80018c8:	fa93 f3a3 	rbit	r3, r3
 80018cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80018d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018d4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80018d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80018e0:	2320      	movs	r3, #32
 80018e2:	e004      	b.n	80018ee <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80018e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018e8:	fab3 f383 	clz	r3, r3
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d105      	bne.n	8001908 <HAL_ADC_ConfigChannel+0x330>
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	0e9b      	lsrs	r3, r3, #26
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	e014      	b.n	8001932 <HAL_ADC_ConfigChannel+0x35a>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001916:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001918:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800191c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001924:	2320      	movs	r3, #32
 8001926:	e004      	b.n	8001932 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001928:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800192c:	fab3 f383 	clz	r3, r3
 8001930:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001932:	429a      	cmp	r2, r3
 8001934:	d106      	bne.n	8001944 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	2102      	movs	r1, #2
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fb20 	bl	8000f84 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2103      	movs	r1, #3
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fb04 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 8001950:	4603      	mov	r3, r0
 8001952:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10a      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x398>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2103      	movs	r1, #3
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff faf9 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 8001966:	4603      	mov	r3, r0
 8001968:	0e9b      	lsrs	r3, r3, #26
 800196a:	f003 021f 	and.w	r2, r3, #31
 800196e:	e017      	b.n	80019a0 <HAL_ADC_ConfigChannel+0x3c8>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2103      	movs	r1, #3
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff faee 	bl	8000f58 <LL_ADC_GetOffsetChannel>
 800197c:	4603      	mov	r3, r0
 800197e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001982:	fa93 f3a3 	rbit	r3, r3
 8001986:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800198a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800198c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800198e:	2b00      	cmp	r3, #0
 8001990:	d101      	bne.n	8001996 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001992:	2320      	movs	r3, #32
 8001994:	e003      	b.n	800199e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001996:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001998:	fab3 f383 	clz	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d105      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x3e0>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	0e9b      	lsrs	r3, r3, #26
 80019b2:	f003 031f 	and.w	r3, r3, #31
 80019b6:	e011      	b.n	80019dc <HAL_ADC_ConfigChannel+0x404>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019c0:	fa93 f3a3 	rbit	r3, r3
 80019c4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80019c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80019ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d101      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80019d0:	2320      	movs	r3, #32
 80019d2:	e003      	b.n	80019dc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80019d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019d6:	fab3 f383 	clz	r3, r3
 80019da:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80019dc:	429a      	cmp	r2, r3
 80019de:	d106      	bne.n	80019ee <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2200      	movs	r2, #0
 80019e6:	2103      	movs	r1, #3
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7ff facb 	bl	8000f84 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fbd2 	bl	800119c <LL_ADC_IsEnabled>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f040 8140 	bne.w	8001c80 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6818      	ldr	r0, [r3, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6819      	ldr	r1, [r3, #0]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f7ff fb3f 	bl	8001090 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	4a8f      	ldr	r2, [pc, #572]	@ (8001c54 <HAL_ADC_ConfigChannel+0x67c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	f040 8131 	bne.w	8001c80 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10b      	bne.n	8001a46 <HAL_ADC_ConfigChannel+0x46e>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	0e9b      	lsrs	r3, r3, #26
 8001a34:	3301      	adds	r3, #1
 8001a36:	f003 031f 	and.w	r3, r3, #31
 8001a3a:	2b09      	cmp	r3, #9
 8001a3c:	bf94      	ite	ls
 8001a3e:	2301      	movls	r3, #1
 8001a40:	2300      	movhi	r3, #0
 8001a42:	b2db      	uxtb	r3, r3
 8001a44:	e019      	b.n	8001a7a <HAL_ADC_ConfigChannel+0x4a2>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a4e:	fa93 f3a3 	rbit	r3, r3
 8001a52:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001a54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a56:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001a58:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001a5e:	2320      	movs	r3, #32
 8001a60:	e003      	b.n	8001a6a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001a62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a64:	fab3 f383 	clz	r3, r3
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	f003 031f 	and.w	r3, r3, #31
 8001a70:	2b09      	cmp	r3, #9
 8001a72:	bf94      	ite	ls
 8001a74:	2301      	movls	r3, #1
 8001a76:	2300      	movhi	r3, #0
 8001a78:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d079      	beq.n	8001b72 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d107      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x4c2>
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	0e9b      	lsrs	r3, r3, #26
 8001a90:	3301      	adds	r3, #1
 8001a92:	069b      	lsls	r3, r3, #26
 8001a94:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a98:	e015      	b.n	8001ac6 <HAL_ADC_ConfigChannel+0x4ee>
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001aa2:	fa93 f3a3 	rbit	r3, r3
 8001aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001aa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001aaa:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001aac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001ab2:	2320      	movs	r3, #32
 8001ab4:	e003      	b.n	8001abe <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001ab6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ab8:	fab3 f383 	clz	r3, r3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	3301      	adds	r3, #1
 8001ac0:	069b      	lsls	r3, r3, #26
 8001ac2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d109      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x50e>
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	0e9b      	lsrs	r3, r3, #26
 8001ad8:	3301      	adds	r3, #1
 8001ada:	f003 031f 	and.w	r3, r3, #31
 8001ade:	2101      	movs	r1, #1
 8001ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae4:	e017      	b.n	8001b16 <HAL_ADC_ConfigChannel+0x53e>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aee:	fa93 f3a3 	rbit	r3, r3
 8001af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001af6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d101      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001afe:	2320      	movs	r3, #32
 8001b00:	e003      	b.n	8001b0a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001b02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b04:	fab3 f383 	clz	r3, r3
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	f003 031f 	and.w	r3, r3, #31
 8001b10:	2101      	movs	r1, #1
 8001b12:	fa01 f303 	lsl.w	r3, r1, r3
 8001b16:	ea42 0103 	orr.w	r1, r2, r3
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10a      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x564>
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	0e9b      	lsrs	r3, r3, #26
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	f003 021f 	and.w	r2, r3, #31
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	051b      	lsls	r3, r3, #20
 8001b3a:	e018      	b.n	8001b6e <HAL_ADC_ConfigChannel+0x596>
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b44:	fa93 f3a3 	rbit	r3, r3
 8001b48:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d101      	bne.n	8001b58 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001b54:	2320      	movs	r3, #32
 8001b56:	e003      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b5a:	fab3 f383 	clz	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	3301      	adds	r3, #1
 8001b62:	f003 021f 	and.w	r2, r3, #31
 8001b66:	4613      	mov	r3, r2
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	4413      	add	r3, r2
 8001b6c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b6e:	430b      	orrs	r3, r1
 8001b70:	e081      	b.n	8001c76 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d107      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x5b6>
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	0e9b      	lsrs	r3, r3, #26
 8001b84:	3301      	adds	r3, #1
 8001b86:	069b      	lsls	r3, r3, #26
 8001b88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b8c:	e015      	b.n	8001bba <HAL_ADC_ConfigChannel+0x5e2>
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001ba6:	2320      	movs	r3, #32
 8001ba8:	e003      	b.n	8001bb2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bac:	fab3 f383 	clz	r3, r3
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	069b      	lsls	r3, r3, #26
 8001bb6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d109      	bne.n	8001bda <HAL_ADC_ConfigChannel+0x602>
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	0e9b      	lsrs	r3, r3, #26
 8001bcc:	3301      	adds	r3, #1
 8001bce:	f003 031f 	and.w	r3, r3, #31
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	e017      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x632>
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	fa93 f3a3 	rbit	r3, r3
 8001be6:	61bb      	str	r3, [r7, #24]
  return result;
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001bec:	6a3b      	ldr	r3, [r7, #32]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001bf2:	2320      	movs	r3, #32
 8001bf4:	e003      	b.n	8001bfe <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
 8001bf8:	fab3 f383 	clz	r3, r3
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	3301      	adds	r3, #1
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	2101      	movs	r1, #1
 8001c06:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0a:	ea42 0103 	orr.w	r1, r2, r3
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10d      	bne.n	8001c36 <HAL_ADC_ConfigChannel+0x65e>
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	0e9b      	lsrs	r3, r3, #26
 8001c20:	3301      	adds	r3, #1
 8001c22:	f003 021f 	and.w	r2, r3, #31
 8001c26:	4613      	mov	r3, r2
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3b1e      	subs	r3, #30
 8001c2e:	051b      	lsls	r3, r3, #20
 8001c30:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c34:	e01e      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x69c>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	fa93 f3a3 	rbit	r3, r3
 8001c42:	60fb      	str	r3, [r7, #12]
  return result;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d104      	bne.n	8001c58 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001c4e:	2320      	movs	r3, #32
 8001c50:	e006      	b.n	8001c60 <HAL_ADC_ConfigChannel+0x688>
 8001c52:	bf00      	nop
 8001c54:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	fab3 f383 	clz	r3, r3
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	3301      	adds	r3, #1
 8001c62:	f003 021f 	and.w	r2, r3, #31
 8001c66:	4613      	mov	r3, r2
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	4413      	add	r3, r2
 8001c6c:	3b1e      	subs	r3, #30
 8001c6e:	051b      	lsls	r3, r3, #20
 8001c70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c74:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	f7ff f9dc 	bl	8001038 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4b3d      	ldr	r3, [pc, #244]	@ (8001d7c <HAL_ADC_ConfigChannel+0x7a4>)
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d06c      	beq.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c8c:	483c      	ldr	r0, [pc, #240]	@ (8001d80 <HAL_ADC_ConfigChannel+0x7a8>)
 8001c8e:	f7ff f931 	bl	8000ef4 <LL_ADC_GetCommonPathInternalCh>
 8001c92:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a3a      	ldr	r2, [pc, #232]	@ (8001d84 <HAL_ADC_ConfigChannel+0x7ac>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d127      	bne.n	8001cf0 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ca0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ca4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d121      	bne.n	8001cf0 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a35      	ldr	r2, [pc, #212]	@ (8001d88 <HAL_ADC_ConfigChannel+0x7b0>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d157      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001cba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	482f      	ldr	r0, [pc, #188]	@ (8001d80 <HAL_ADC_ConfigChannel+0x7a8>)
 8001cc2:	f7ff f904 	bl	8000ece <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cc6:	4b31      	ldr	r3, [pc, #196]	@ (8001d8c <HAL_ADC_ConfigChannel+0x7b4>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	099b      	lsrs	r3, r3, #6
 8001ccc:	4a30      	ldr	r2, [pc, #192]	@ (8001d90 <HAL_ADC_ConfigChannel+0x7b8>)
 8001cce:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	1c5a      	adds	r2, r3, #1
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	4413      	add	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001ce0:	e002      	b.n	8001ce8 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f9      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001cee:	e03a      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a27      	ldr	r2, [pc, #156]	@ (8001d94 <HAL_ADC_ConfigChannel+0x7bc>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d113      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001cfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001cfe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d10d      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001d88 <HAL_ADC_ConfigChannel+0x7b0>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d12a      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d10:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d14:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4819      	ldr	r0, [pc, #100]	@ (8001d80 <HAL_ADC_ConfigChannel+0x7a8>)
 8001d1c:	f7ff f8d7 	bl	8000ece <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d20:	e021      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a1c      	ldr	r2, [pc, #112]	@ (8001d98 <HAL_ADC_ConfigChannel+0x7c0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d11c      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d116      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a12      	ldr	r2, [pc, #72]	@ (8001d88 <HAL_ADC_ConfigChannel+0x7b0>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d111      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	480c      	ldr	r0, [pc, #48]	@ (8001d80 <HAL_ADC_ConfigChannel+0x7a8>)
 8001d4e:	f7ff f8be 	bl	8000ece <LL_ADC_SetCommonPathInternalCh>
 8001d52:	e008      	b.n	8001d66 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d58:	f043 0220 	orr.w	r2, r3, #32
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001d6e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	37d8      	adds	r7, #216	@ 0xd8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	80080000 	.word	0x80080000
 8001d80:	50040300 	.word	0x50040300
 8001d84:	c7520000 	.word	0xc7520000
 8001d88:	50040000 	.word	0x50040000
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	053e2d63 	.word	0x053e2d63
 8001d94:	cb840000 	.word	0xcb840000
 8001d98:	80000001 	.word	0x80000001

08001d9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff f9f5 	bl	800119c <LL_ADC_IsEnabled>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d169      	bne.n	8001e8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	4b36      	ldr	r3, [pc, #216]	@ (8001e98 <ADC_Enable+0xfc>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d00d      	beq.n	8001de2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dca:	f043 0210 	orr.w	r2, r3, #16
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	f043 0201 	orr.w	r2, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e055      	b.n	8001e8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff f9c4 	bl	8001174 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001dec:	482b      	ldr	r0, [pc, #172]	@ (8001e9c <ADC_Enable+0x100>)
 8001dee:	f7ff f881 	bl	8000ef4 <LL_ADC_GetCommonPathInternalCh>
 8001df2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001df4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d013      	beq.n	8001e24 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001dfc:	4b28      	ldr	r3, [pc, #160]	@ (8001ea0 <ADC_Enable+0x104>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	099b      	lsrs	r3, r3, #6
 8001e02:	4a28      	ldr	r2, [pc, #160]	@ (8001ea4 <ADC_Enable+0x108>)
 8001e04:	fba2 2303 	umull	r2, r3, r2, r3
 8001e08:	099b      	lsrs	r3, r3, #6
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	4413      	add	r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001e16:	e002      	b.n	8001e1e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d1f9      	bne.n	8001e18 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001e24:	f7ff f834 	bl	8000e90 <HAL_GetTick>
 8001e28:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e2a:	e028      	b.n	8001e7e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff f9b3 	bl	800119c <LL_ADC_IsEnabled>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d104      	bne.n	8001e46 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff f997 	bl	8001174 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e46:	f7ff f823 	bl	8000e90 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d914      	bls.n	8001e7e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d00d      	beq.n	8001e7e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e66:	f043 0210 	orr.w	r2, r3, #16
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e72:	f043 0201 	orr.w	r2, r3, #1
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e007      	b.n	8001e8e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0301 	and.w	r3, r3, #1
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d1cf      	bne.n	8001e2c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	8000003f 	.word	0x8000003f
 8001e9c:	50040300 	.word	0x50040300
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	053e2d63 	.word	0x053e2d63

08001ea8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d14b      	bne.n	8001f5a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d021      	beq.n	8001f20 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff f86a 	bl	8000fba <LL_ADC_REG_IsTriggerSourceSWStart>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d032      	beq.n	8001f52 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d12b      	bne.n	8001f52 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001efe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d11f      	bne.n	8001f52 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f16:	f043 0201 	orr.w	r2, r3, #1
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f1e:	e018      	b.n	8001f52 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f003 0302 	and.w	r3, r3, #2
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d111      	bne.n	8001f52 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d105      	bne.n	8001f52 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4a:	f043 0201 	orr.w	r2, r3, #1
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f7fe fd16 	bl	8000984 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f58:	e00e      	b.n	8001f78 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5e:	f003 0310 	and.w	r3, r3, #16
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7ff fb2c 	bl	80015c4 <HAL_ADC_ErrorCallback>
}
 8001f6c:	e004      	b.n	8001f78 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	4798      	blx	r3
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7fe fd0c 	bl	80009ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f94:	bf00      	nop
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	f043 0204 	orr.w	r2, r3, #4
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f7ff fafe 	bl	80015c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fc8:	bf00      	nop
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b085      	sub	sp, #20
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fe6:	68ba      	ldr	r2, [r7, #8]
 8001fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fec:	4013      	ands	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002002:	4a04      	ldr	r2, [pc, #16]	@ (8002014 <__NVIC_SetPriorityGrouping+0x44>)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	60d3      	str	r3, [r2, #12]
}
 8002008:	bf00      	nop
 800200a:	3714      	adds	r7, #20
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	e000ed00 	.word	0xe000ed00

08002018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800201c:	4b04      	ldr	r3, [pc, #16]	@ (8002030 <__NVIC_GetPriorityGrouping+0x18>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	0a1b      	lsrs	r3, r3, #8
 8002022:	f003 0307 	and.w	r3, r3, #7
}
 8002026:	4618      	mov	r0, r3
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	2b00      	cmp	r3, #0
 8002044:	db0b      	blt.n	800205e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 021f 	and.w	r2, r3, #31
 800204c:	4907      	ldr	r1, [pc, #28]	@ (800206c <__NVIC_EnableIRQ+0x38>)
 800204e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002052:	095b      	lsrs	r3, r3, #5
 8002054:	2001      	movs	r0, #1
 8002056:	fa00 f202 	lsl.w	r2, r0, r2
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000e100 	.word	0xe000e100

08002070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	6039      	str	r1, [r7, #0]
 800207a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	db0a      	blt.n	800209a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	b2da      	uxtb	r2, r3
 8002088:	490c      	ldr	r1, [pc, #48]	@ (80020bc <__NVIC_SetPriority+0x4c>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	0112      	lsls	r2, r2, #4
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	440b      	add	r3, r1
 8002094:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002098:	e00a      	b.n	80020b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	b2da      	uxtb	r2, r3
 800209e:	4908      	ldr	r1, [pc, #32]	@ (80020c0 <__NVIC_SetPriority+0x50>)
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	3b04      	subs	r3, #4
 80020a8:	0112      	lsls	r2, r2, #4
 80020aa:	b2d2      	uxtb	r2, r2
 80020ac:	440b      	add	r3, r1
 80020ae:	761a      	strb	r2, [r3, #24]
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	e000e100 	.word	0xe000e100
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b089      	sub	sp, #36	@ 0x24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f003 0307 	and.w	r3, r3, #7
 80020d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f1c3 0307 	rsb	r3, r3, #7
 80020de:	2b04      	cmp	r3, #4
 80020e0:	bf28      	it	cs
 80020e2:	2304      	movcs	r3, #4
 80020e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3304      	adds	r3, #4
 80020ea:	2b06      	cmp	r3, #6
 80020ec:	d902      	bls.n	80020f4 <NVIC_EncodePriority+0x30>
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	3b03      	subs	r3, #3
 80020f2:	e000      	b.n	80020f6 <NVIC_EncodePriority+0x32>
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	f04f 32ff 	mov.w	r2, #4294967295
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43da      	mvns	r2, r3
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	401a      	ands	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800210c:	f04f 31ff 	mov.w	r1, #4294967295
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	fa01 f303 	lsl.w	r3, r1, r3
 8002116:	43d9      	mvns	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800211c:	4313      	orrs	r3, r2
         );
}
 800211e:	4618      	mov	r0, r3
 8002120:	3724      	adds	r7, #36	@ 0x24
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3b01      	subs	r3, #1
 8002138:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800213c:	d301      	bcc.n	8002142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800213e:	2301      	movs	r3, #1
 8002140:	e00f      	b.n	8002162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002142:	4a0a      	ldr	r2, [pc, #40]	@ (800216c <SysTick_Config+0x40>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3b01      	subs	r3, #1
 8002148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800214a:	210f      	movs	r1, #15
 800214c:	f04f 30ff 	mov.w	r0, #4294967295
 8002150:	f7ff ff8e 	bl	8002070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002154:	4b05      	ldr	r3, [pc, #20]	@ (800216c <SysTick_Config+0x40>)
 8002156:	2200      	movs	r2, #0
 8002158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <SysTick_Config+0x40>)
 800215c:	2207      	movs	r2, #7
 800215e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002160:	2300      	movs	r3, #0
}
 8002162:	4618      	mov	r0, r3
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	e000e010 	.word	0xe000e010

08002170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f7ff ff29 	bl	8001fd0 <__NVIC_SetPriorityGrouping>
}
 800217e:	bf00      	nop
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002186:	b580      	push	{r7, lr}
 8002188:	b086      	sub	sp, #24
 800218a:	af00      	add	r7, sp, #0
 800218c:	4603      	mov	r3, r0
 800218e:	60b9      	str	r1, [r7, #8]
 8002190:	607a      	str	r2, [r7, #4]
 8002192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002194:	2300      	movs	r3, #0
 8002196:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002198:	f7ff ff3e 	bl	8002018 <__NVIC_GetPriorityGrouping>
 800219c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	68b9      	ldr	r1, [r7, #8]
 80021a2:	6978      	ldr	r0, [r7, #20]
 80021a4:	f7ff ff8e 	bl	80020c4 <NVIC_EncodePriority>
 80021a8:	4602      	mov	r2, r0
 80021aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ae:	4611      	mov	r1, r2
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7ff ff5d 	bl	8002070 <__NVIC_SetPriority>
}
 80021b6:	bf00      	nop
 80021b8:	3718      	adds	r7, #24
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}

080021be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021be:	b580      	push	{r7, lr}
 80021c0:	b082      	sub	sp, #8
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	4603      	mov	r3, r0
 80021c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff31 	bl	8002034 <__NVIC_EnableIRQ>
}
 80021d2:	bf00      	nop
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff ffa2 	bl	800212c <SysTick_Config>
 80021e8:	4603      	mov	r3, r0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d101      	bne.n	8002206 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	e098      	b.n	8002338 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	461a      	mov	r2, r3
 800220c:	4b4d      	ldr	r3, [pc, #308]	@ (8002344 <HAL_DMA_Init+0x150>)
 800220e:	429a      	cmp	r2, r3
 8002210:	d80f      	bhi.n	8002232 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	4b4b      	ldr	r3, [pc, #300]	@ (8002348 <HAL_DMA_Init+0x154>)
 800221a:	4413      	add	r3, r2
 800221c:	4a4b      	ldr	r2, [pc, #300]	@ (800234c <HAL_DMA_Init+0x158>)
 800221e:	fba2 2303 	umull	r2, r3, r2, r3
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	009a      	lsls	r2, r3, #2
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a48      	ldr	r2, [pc, #288]	@ (8002350 <HAL_DMA_Init+0x15c>)
 800222e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002230:	e00e      	b.n	8002250 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	461a      	mov	r2, r3
 8002238:	4b46      	ldr	r3, [pc, #280]	@ (8002354 <HAL_DMA_Init+0x160>)
 800223a:	4413      	add	r3, r2
 800223c:	4a43      	ldr	r2, [pc, #268]	@ (800234c <HAL_DMA_Init+0x158>)
 800223e:	fba2 2303 	umull	r2, r3, r2, r3
 8002242:	091b      	lsrs	r3, r3, #4
 8002244:	009a      	lsls	r2, r3, #2
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a42      	ldr	r2, [pc, #264]	@ (8002358 <HAL_DMA_Init+0x164>)
 800224e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2202      	movs	r2, #2
 8002254:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800226a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002274:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002280:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800228c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a1b      	ldr	r3, [r3, #32]
 8002292:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80022aa:	d039      	beq.n	8002320 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b0:	4a27      	ldr	r2, [pc, #156]	@ (8002350 <HAL_DMA_Init+0x15c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d11a      	bne.n	80022ec <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022b6:	4b29      	ldr	r3, [pc, #164]	@ (800235c <HAL_DMA_Init+0x168>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022be:	f003 031c 	and.w	r3, r3, #28
 80022c2:	210f      	movs	r1, #15
 80022c4:	fa01 f303 	lsl.w	r3, r1, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	4924      	ldr	r1, [pc, #144]	@ (800235c <HAL_DMA_Init+0x168>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022d0:	4b22      	ldr	r3, [pc, #136]	@ (800235c <HAL_DMA_Init+0x168>)
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6859      	ldr	r1, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022dc:	f003 031c 	and.w	r3, r3, #28
 80022e0:	fa01 f303 	lsl.w	r3, r1, r3
 80022e4:	491d      	ldr	r1, [pc, #116]	@ (800235c <HAL_DMA_Init+0x168>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]
 80022ea:	e019      	b.n	8002320 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002360 <HAL_DMA_Init+0x16c>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f4:	f003 031c 	and.w	r3, r3, #28
 80022f8:	210f      	movs	r1, #15
 80022fa:	fa01 f303 	lsl.w	r3, r1, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	4917      	ldr	r1, [pc, #92]	@ (8002360 <HAL_DMA_Init+0x16c>)
 8002302:	4013      	ands	r3, r2
 8002304:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002306:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <HAL_DMA_Init+0x16c>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6859      	ldr	r1, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002312:	f003 031c 	and.w	r3, r3, #28
 8002316:	fa01 f303 	lsl.w	r3, r1, r3
 800231a:	4911      	ldr	r1, [pc, #68]	@ (8002360 <HAL_DMA_Init+0x16c>)
 800231c:	4313      	orrs	r3, r2
 800231e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2201      	movs	r2, #1
 800232a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	40020407 	.word	0x40020407
 8002348:	bffdfff8 	.word	0xbffdfff8
 800234c:	cccccccd 	.word	0xcccccccd
 8002350:	40020000 	.word	0x40020000
 8002354:	bffdfbf8 	.word	0xbffdfbf8
 8002358:	40020400 	.word	0x40020400
 800235c:	400200a8 	.word	0x400200a8
 8002360:	400204a8 	.word	0x400204a8

08002364 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800237c:	2b01      	cmp	r3, #1
 800237e:	d101      	bne.n	8002384 <HAL_DMA_Start_IT+0x20>
 8002380:	2302      	movs	r3, #2
 8002382:	e04b      	b.n	800241c <HAL_DMA_Start_IT+0xb8>
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b01      	cmp	r3, #1
 8002396:	d13a      	bne.n	800240e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 0201 	bic.w	r2, r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	68b9      	ldr	r1, [r7, #8]
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f8e0 	bl	8002582 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d008      	beq.n	80023dc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f042 020e 	orr.w	r2, r2, #14
 80023d8:	601a      	str	r2, [r3, #0]
 80023da:	e00f      	b.n	80023fc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0204 	bic.w	r2, r2, #4
 80023ea:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 020a 	orr.w	r2, r2, #10
 80023fa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f042 0201 	orr.w	r2, r2, #1
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	e005      	b.n	800241a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002416:	2302      	movs	r3, #2
 8002418:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800241a:	7dfb      	ldrb	r3, [r7, #23]
}
 800241c:	4618      	mov	r0, r3
 800241e:	3718      	adds	r7, #24
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002440:	f003 031c 	and.w	r3, r3, #28
 8002444:	2204      	movs	r2, #4
 8002446:	409a      	lsls	r2, r3
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4013      	ands	r3, r2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d026      	beq.n	800249e <HAL_DMA_IRQHandler+0x7a>
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	f003 0304 	and.w	r3, r3, #4
 8002456:	2b00      	cmp	r3, #0
 8002458:	d021      	beq.n	800249e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0320 	and.w	r3, r3, #32
 8002464:	2b00      	cmp	r3, #0
 8002466:	d107      	bne.n	8002478 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f022 0204 	bic.w	r2, r2, #4
 8002476:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247c:	f003 021c 	and.w	r2, r3, #28
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002484:	2104      	movs	r1, #4
 8002486:	fa01 f202 	lsl.w	r2, r1, r2
 800248a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002490:	2b00      	cmp	r3, #0
 8002492:	d071      	beq.n	8002578 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800249c:	e06c      	b.n	8002578 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a2:	f003 031c 	and.w	r3, r3, #28
 80024a6:	2202      	movs	r2, #2
 80024a8:	409a      	lsls	r2, r3
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	4013      	ands	r3, r2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d02e      	beq.n	8002510 <HAL_DMA_IRQHandler+0xec>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d029      	beq.n	8002510 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0320 	and.w	r3, r3, #32
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10b      	bne.n	80024e2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 020a 	bic.w	r2, r2, #10
 80024d8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e6:	f003 021c 	and.w	r2, r3, #28
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	2102      	movs	r1, #2
 80024f0:	fa01 f202 	lsl.w	r2, r1, r2
 80024f4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d038      	beq.n	8002578 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800250e:	e033      	b.n	8002578 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002514:	f003 031c 	and.w	r3, r3, #28
 8002518:	2208      	movs	r2, #8
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d02a      	beq.n	800257a <HAL_DMA_IRQHandler+0x156>
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d025      	beq.n	800257a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 020e 	bic.w	r2, r2, #14
 800253c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	f003 021c 	and.w	r2, r3, #28
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256c:	2b00      	cmp	r3, #0
 800256e:	d004      	beq.n	800257a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002578:	bf00      	nop
 800257a:	bf00      	nop
}
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002582:	b480      	push	{r7}
 8002584:	b085      	sub	sp, #20
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
 800258e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002594:	f003 021c 	and.w	r2, r3, #28
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259c:	2101      	movs	r1, #1
 800259e:	fa01 f202 	lsl.w	r2, r1, r2
 80025a2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b10      	cmp	r3, #16
 80025b2:	d108      	bne.n	80025c6 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80025c4:	e007      	b.n	80025d6 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	60da      	str	r2, [r3, #12]
}
 80025d6:	bf00      	nop
 80025d8:	3714      	adds	r7, #20
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b087      	sub	sp, #28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f2:	e148      	b.n	8002886 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2101      	movs	r1, #1
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 813a 	beq.w	8002880 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f003 0303 	and.w	r3, r3, #3
 8002614:	2b01      	cmp	r3, #1
 8002616:	d005      	beq.n	8002624 <HAL_GPIO_Init+0x40>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f003 0303 	and.w	r3, r3, #3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d130      	bne.n	8002686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	005b      	lsls	r3, r3, #1
 800262e:	2203      	movs	r2, #3
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	43db      	mvns	r3, r3
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800265a:	2201      	movs	r2, #1
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	4013      	ands	r3, r2
 8002668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	091b      	lsrs	r3, r3, #4
 8002670:	f003 0201 	and.w	r2, r3, #1
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	fa02 f303 	lsl.w	r3, r2, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	2b03      	cmp	r3, #3
 8002690:	d017      	beq.n	80026c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43db      	mvns	r3, r3
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	4013      	ands	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	693a      	ldr	r2, [r7, #16]
 80026c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d123      	bne.n	8002716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	08da      	lsrs	r2, r3, #3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	3208      	adds	r2, #8
 80026d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	220f      	movs	r2, #15
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4013      	ands	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	691a      	ldr	r2, [r3, #16]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	08da      	lsrs	r2, r3, #3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3208      	adds	r2, #8
 8002710:	6939      	ldr	r1, [r7, #16]
 8002712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	2203      	movs	r2, #3
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	4013      	ands	r3, r2
 800272c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0203 	and.w	r2, r3, #3
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	4313      	orrs	r3, r2
 8002742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002752:	2b00      	cmp	r3, #0
 8002754:	f000 8094 	beq.w	8002880 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002758:	4b52      	ldr	r3, [pc, #328]	@ (80028a4 <HAL_GPIO_Init+0x2c0>)
 800275a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800275c:	4a51      	ldr	r2, [pc, #324]	@ (80028a4 <HAL_GPIO_Init+0x2c0>)
 800275e:	f043 0301 	orr.w	r3, r3, #1
 8002762:	6613      	str	r3, [r2, #96]	@ 0x60
 8002764:	4b4f      	ldr	r3, [pc, #316]	@ (80028a4 <HAL_GPIO_Init+0x2c0>)
 8002766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
 800276e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002770:	4a4d      	ldr	r2, [pc, #308]	@ (80028a8 <HAL_GPIO_Init+0x2c4>)
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	089b      	lsrs	r3, r3, #2
 8002776:	3302      	adds	r3, #2
 8002778:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	220f      	movs	r2, #15
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800279a:	d00d      	beq.n	80027b8 <HAL_GPIO_Init+0x1d4>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a43      	ldr	r2, [pc, #268]	@ (80028ac <HAL_GPIO_Init+0x2c8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d007      	beq.n	80027b4 <HAL_GPIO_Init+0x1d0>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a42      	ldr	r2, [pc, #264]	@ (80028b0 <HAL_GPIO_Init+0x2cc>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d101      	bne.n	80027b0 <HAL_GPIO_Init+0x1cc>
 80027ac:	2302      	movs	r3, #2
 80027ae:	e004      	b.n	80027ba <HAL_GPIO_Init+0x1d6>
 80027b0:	2307      	movs	r3, #7
 80027b2:	e002      	b.n	80027ba <HAL_GPIO_Init+0x1d6>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e000      	b.n	80027ba <HAL_GPIO_Init+0x1d6>
 80027b8:	2300      	movs	r3, #0
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	f002 0203 	and.w	r2, r2, #3
 80027c0:	0092      	lsls	r2, r2, #2
 80027c2:	4093      	lsls	r3, r2
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027ca:	4937      	ldr	r1, [pc, #220]	@ (80028a8 <HAL_GPIO_Init+0x2c4>)
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	089b      	lsrs	r3, r3, #2
 80027d0:	3302      	adds	r3, #2
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027d8:	4b36      	ldr	r3, [pc, #216]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	43db      	mvns	r3, r3
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	4013      	ands	r3, r2
 80027e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80027f4:	693a      	ldr	r2, [r7, #16]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80027fc:	4a2d      	ldr	r2, [pc, #180]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002802:	4b2c      	ldr	r3, [pc, #176]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	43db      	mvns	r3, r3
 800280c:	693a      	ldr	r2, [r7, #16]
 800280e:	4013      	ands	r3, r2
 8002810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	4313      	orrs	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002826:	4a23      	ldr	r2, [pc, #140]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800282c:	4b21      	ldr	r3, [pc, #132]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	43db      	mvns	r3, r3
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4013      	ands	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	4313      	orrs	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002850:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002856:	4b17      	ldr	r3, [pc, #92]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	43db      	mvns	r3, r3
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4313      	orrs	r3, r2
 8002878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800287a:	4a0e      	ldr	r2, [pc, #56]	@ (80028b4 <HAL_GPIO_Init+0x2d0>)
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	3301      	adds	r3, #1
 8002884:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	f47f aeaf 	bne.w	80025f4 <HAL_GPIO_Init+0x10>
  }
}
 8002896:	bf00      	nop
 8002898:	bf00      	nop
 800289a:	371c      	adds	r7, #28
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40010000 	.word	0x40010000
 80028ac:	48000400 	.word	0x48000400
 80028b0:	48000800 	.word	0x48000800
 80028b4:	40010400 	.word	0x40010400

080028b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	807b      	strh	r3, [r7, #2]
 80028c4:	4613      	mov	r3, r2
 80028c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028c8:	787b      	ldrb	r3, [r7, #1]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028ce:	887a      	ldrh	r2, [r7, #2]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028d4:	e002      	b.n	80028dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028d6:	887a      	ldrh	r2, [r7, #2]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028ec:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a04      	ldr	r2, [pc, #16]	@ (8002904 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80028f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f6:	6013      	str	r3, [r2, #0]
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
 8002902:	bf00      	nop
 8002904:	40007000 	.word	0x40007000

08002908 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800290c:	4b04      	ldr	r3, [pc, #16]	@ (8002920 <HAL_PWREx_GetVoltageRange+0x18>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002914:	4618      	mov	r0, r3
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40007000 	.word	0x40007000

08002924 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002924:	b480      	push	{r7}
 8002926:	b085      	sub	sp, #20
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002932:	d130      	bne.n	8002996 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002934:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800293c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002940:	d038      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800294a:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002950:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002952:	4b1d      	ldr	r3, [pc, #116]	@ (80029c8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2232      	movs	r2, #50	@ 0x32
 8002958:	fb02 f303 	mul.w	r3, r2, r3
 800295c:	4a1b      	ldr	r2, [pc, #108]	@ (80029cc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800295e:	fba2 2303 	umull	r2, r3, r2, r3
 8002962:	0c9b      	lsrs	r3, r3, #18
 8002964:	3301      	adds	r3, #1
 8002966:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002968:	e002      	b.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	3b01      	subs	r3, #1
 800296e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002970:	4b14      	ldr	r3, [pc, #80]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800297c:	d102      	bne.n	8002984 <HAL_PWREx_ControlVoltageScaling+0x60>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d1f2      	bne.n	800296a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002984:	4b0f      	ldr	r3, [pc, #60]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800298c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002990:	d110      	bne.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e00f      	b.n	80029b6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002996:	4b0b      	ldr	r3, [pc, #44]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800299e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029a2:	d007      	beq.n	80029b4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80029a4:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029ac:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029ae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029b2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40007000 	.word	0x40007000
 80029c8:	20000000 	.word	0x20000000
 80029cc:	431bde83 	.word	0x431bde83

080029d0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d102      	bne.n	80029e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	f000 bc02 	b.w	80031e8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029e4:	4b96      	ldr	r3, [pc, #600]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 030c 	and.w	r3, r3, #12
 80029ec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029ee:	4b94      	ldr	r3, [pc, #592]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0310 	and.w	r3, r3, #16
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 80e4 	beq.w	8002bce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d007      	beq.n	8002a1c <HAL_RCC_OscConfig+0x4c>
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	2b0c      	cmp	r3, #12
 8002a10:	f040 808b 	bne.w	8002b2a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	f040 8087 	bne.w	8002b2a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a1c:	4b88      	ldr	r3, [pc, #544]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d005      	beq.n	8002a34 <HAL_RCC_OscConfig+0x64>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d101      	bne.n	8002a34 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002a30:	2301      	movs	r3, #1
 8002a32:	e3d9      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1a      	ldr	r2, [r3, #32]
 8002a38:	4b81      	ldr	r3, [pc, #516]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0308 	and.w	r3, r3, #8
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d004      	beq.n	8002a4e <HAL_RCC_OscConfig+0x7e>
 8002a44:	4b7e      	ldr	r3, [pc, #504]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a4c:	e005      	b.n	8002a5a <HAL_RCC_OscConfig+0x8a>
 8002a4e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a54:	091b      	lsrs	r3, r3, #4
 8002a56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d223      	bcs.n	8002aa6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fd8c 	bl	8003580 <RCC_SetFlashLatencyFromMSIRange>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e3ba      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a72:	4b73      	ldr	r3, [pc, #460]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a72      	ldr	r2, [pc, #456]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a78:	f043 0308 	orr.w	r3, r3, #8
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b70      	ldr	r3, [pc, #448]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	496d      	ldr	r1, [pc, #436]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a90:	4b6b      	ldr	r3, [pc, #428]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	021b      	lsls	r3, r3, #8
 8002a9e:	4968      	ldr	r1, [pc, #416]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	604b      	str	r3, [r1, #4]
 8002aa4:	e025      	b.n	8002af2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002aa6:	4b66      	ldr	r3, [pc, #408]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a65      	ldr	r2, [pc, #404]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002aac:	f043 0308 	orr.w	r3, r3, #8
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	4b63      	ldr	r3, [pc, #396]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a1b      	ldr	r3, [r3, #32]
 8002abe:	4960      	ldr	r1, [pc, #384]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ac4:	4b5e      	ldr	r3, [pc, #376]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	021b      	lsls	r3, r3, #8
 8002ad2:	495b      	ldr	r1, [pc, #364]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d109      	bne.n	8002af2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 fd4c 	bl	8003580 <RCC_SetFlashLatencyFromMSIRange>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e37a      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002af2:	f000 fc81 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 8002af6:	4602      	mov	r2, r0
 8002af8:	4b51      	ldr	r3, [pc, #324]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	091b      	lsrs	r3, r3, #4
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	4950      	ldr	r1, [pc, #320]	@ (8002c44 <HAL_RCC_OscConfig+0x274>)
 8002b04:	5ccb      	ldrb	r3, [r1, r3]
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0e:	4a4e      	ldr	r2, [pc, #312]	@ (8002c48 <HAL_RCC_OscConfig+0x278>)
 8002b10:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002b12:	4b4e      	ldr	r3, [pc, #312]	@ (8002c4c <HAL_RCC_OscConfig+0x27c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fe f96a 	bl	8000df0 <HAL_InitTick>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002b20:	7bfb      	ldrb	r3, [r7, #15]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d052      	beq.n	8002bcc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	e35e      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d032      	beq.n	8002b98 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b32:	4b43      	ldr	r3, [pc, #268]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a42      	ldr	r2, [pc, #264]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b3e:	f7fe f9a7 	bl	8000e90 <HAL_GetTick>
 8002b42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b46:	f7fe f9a3 	bl	8000e90 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e347      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b58:	4b39      	ldr	r3, [pc, #228]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d0f0      	beq.n	8002b46 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b64:	4b36      	ldr	r3, [pc, #216]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a35      	ldr	r2, [pc, #212]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b6a:	f043 0308 	orr.w	r3, r3, #8
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	4b33      	ldr	r3, [pc, #204]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a1b      	ldr	r3, [r3, #32]
 8002b7c:	4930      	ldr	r1, [pc, #192]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b82:	4b2f      	ldr	r3, [pc, #188]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	021b      	lsls	r3, r3, #8
 8002b90:	492b      	ldr	r1, [pc, #172]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	604b      	str	r3, [r1, #4]
 8002b96:	e01a      	b.n	8002bce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b98:	4b29      	ldr	r3, [pc, #164]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a28      	ldr	r2, [pc, #160]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	f023 0301 	bic.w	r3, r3, #1
 8002ba2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ba4:	f7fe f974 	bl	8000e90 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bac:	f7fe f970 	bl	8000e90 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d901      	bls.n	8002bbe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	e314      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002bbe:	4b20      	ldr	r3, [pc, #128]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1f0      	bne.n	8002bac <HAL_RCC_OscConfig+0x1dc>
 8002bca:	e000      	b.n	8002bce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bcc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d073      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_OscConfig+0x21c>
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d10e      	bne.n	8002c04 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b03      	cmp	r3, #3
 8002bea:	d10b      	bne.n	8002c04 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bec:	4b14      	ldr	r3, [pc, #80]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d063      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x2f0>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d15f      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e2f1      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c0c:	d106      	bne.n	8002c1c <HAL_RCC_OscConfig+0x24c>
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a0b      	ldr	r2, [pc, #44]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	e025      	b.n	8002c68 <HAL_RCC_OscConfig+0x298>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c24:	d114      	bne.n	8002c50 <HAL_RCC_OscConfig+0x280>
 8002c26:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a05      	ldr	r2, [pc, #20]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	4b03      	ldr	r3, [pc, #12]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a02      	ldr	r2, [pc, #8]	@ (8002c40 <HAL_RCC_OscConfig+0x270>)
 8002c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	e013      	b.n	8002c68 <HAL_RCC_OscConfig+0x298>
 8002c40:	40021000 	.word	0x40021000
 8002c44:	080052fc 	.word	0x080052fc
 8002c48:	20000000 	.word	0x20000000
 8002c4c:	20000004 	.word	0x20000004
 8002c50:	4ba0      	ldr	r3, [pc, #640]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a9f      	ldr	r2, [pc, #636]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002c56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c5a:	6013      	str	r3, [r2, #0]
 8002c5c:	4b9d      	ldr	r3, [pc, #628]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a9c      	ldr	r2, [pc, #624]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002c62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d013      	beq.n	8002c98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c70:	f7fe f90e 	bl	8000e90 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c78:	f7fe f90a 	bl	8000e90 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b64      	cmp	r3, #100	@ 0x64
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e2ae      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c8a:	4b92      	ldr	r3, [pc, #584]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0f0      	beq.n	8002c78 <HAL_RCC_OscConfig+0x2a8>
 8002c96:	e014      	b.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fe f8fa 	bl	8000e90 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca0:	f7fe f8f6 	bl	8000e90 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b64      	cmp	r3, #100	@ 0x64
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e29a      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002cb2:	4b88      	ldr	r3, [pc, #544]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x2d0>
 8002cbe:	e000      	b.n	8002cc2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d060      	beq.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	2b04      	cmp	r3, #4
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x310>
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d119      	bne.n	8002d0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d116      	bne.n	8002d0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d005      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x328>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	68db      	ldr	r3, [r3, #12]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d101      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e277      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf8:	4b76      	ldr	r3, [pc, #472]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	061b      	lsls	r3, r3, #24
 8002d06:	4973      	ldr	r1, [pc, #460]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d0c:	e040      	b.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d023      	beq.n	8002d5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d16:	4b6f      	ldr	r3, [pc, #444]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d22:	f7fe f8b5 	bl	8000e90 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d2a:	f7fe f8b1 	bl	8000e90 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e255      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d3c:	4b65      	ldr	r3, [pc, #404]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d48:	4b62      	ldr	r3, [pc, #392]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	061b      	lsls	r3, r3, #24
 8002d56:	495f      	ldr	r1, [pc, #380]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	604b      	str	r3, [r1, #4]
 8002d5c:	e018      	b.n	8002d90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d5e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a5c      	ldr	r2, [pc, #368]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6a:	f7fe f891 	bl	8000e90 <HAL_GetTick>
 8002d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d70:	e008      	b.n	8002d84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d72:	f7fe f88d 	bl	8000e90 <HAL_GetTick>
 8002d76:	4602      	mov	r2, r0
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d901      	bls.n	8002d84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e231      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d84:	4b53      	ldr	r3, [pc, #332]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1f0      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0308 	and.w	r3, r3, #8
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d03c      	beq.n	8002e16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d01c      	beq.n	8002dde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002da4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002da6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002daa:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db4:	f7fe f86c 	bl	8000e90 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dbc:	f7fe f868 	bl	8000e90 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e20c      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dce:	4b41      	ldr	r3, [pc, #260]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0ef      	beq.n	8002dbc <HAL_RCC_OscConfig+0x3ec>
 8002ddc:	e01b      	b.n	8002e16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dde:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002de0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002de4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002de6:	f023 0301 	bic.w	r3, r3, #1
 8002dea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dee:	f7fe f84f 	bl	8000e90 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002df6:	f7fe f84b 	bl	8000e90 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e1ef      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e08:	4b32      	ldr	r3, [pc, #200]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1ef      	bne.n	8002df6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0304 	and.w	r3, r3, #4
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 80a6 	beq.w	8002f70 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e24:	2300      	movs	r3, #0
 8002e26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002e28:	4b2a      	ldr	r3, [pc, #168]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10d      	bne.n	8002e50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e34:	4b27      	ldr	r3, [pc, #156]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e38:	4a26      	ldr	r2, [pc, #152]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e40:	4b24      	ldr	r3, [pc, #144]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e50:	4b21      	ldr	r3, [pc, #132]	@ (8002ed8 <HAL_RCC_OscConfig+0x508>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d118      	bne.n	8002e8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed8 <HAL_RCC_OscConfig+0x508>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a1d      	ldr	r2, [pc, #116]	@ (8002ed8 <HAL_RCC_OscConfig+0x508>)
 8002e62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e68:	f7fe f812 	bl	8000e90 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e70:	f7fe f80e 	bl	8000e90 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e1b2      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <HAL_RCC_OscConfig+0x508>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d0f0      	beq.n	8002e70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d108      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x4d8>
 8002e96:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002e9e:	f043 0301 	orr.w	r3, r3, #1
 8002ea2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ea6:	e029      	b.n	8002efc <HAL_RCC_OscConfig+0x52c>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	2b05      	cmp	r3, #5
 8002eae:	d115      	bne.n	8002edc <HAL_RCC_OscConfig+0x50c>
 8002eb0:	4b08      	ldr	r3, [pc, #32]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb6:	4a07      	ldr	r2, [pc, #28]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002eb8:	f043 0304 	orr.w	r3, r3, #4
 8002ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ec0:	4b04      	ldr	r3, [pc, #16]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ec6:	4a03      	ldr	r2, [pc, #12]	@ (8002ed4 <HAL_RCC_OscConfig+0x504>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ed0:	e014      	b.n	8002efc <HAL_RCC_OscConfig+0x52c>
 8002ed2:	bf00      	nop
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40007000 	.word	0x40007000
 8002edc:	4b9a      	ldr	r3, [pc, #616]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ee2:	4a99      	ldr	r2, [pc, #612]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002ee4:	f023 0301 	bic.w	r3, r3, #1
 8002ee8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002eec:	4b96      	ldr	r3, [pc, #600]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef2:	4a95      	ldr	r2, [pc, #596]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
 8002ef8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d016      	beq.n	8002f32 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f04:	f7fd ffc4 	bl	8000e90 <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f0a:	e00a      	b.n	8002f22 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f0c:	f7fd ffc0 	bl	8000e90 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e162      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f22:	4b89      	ldr	r3, [pc, #548]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0ed      	beq.n	8002f0c <HAL_RCC_OscConfig+0x53c>
 8002f30:	e015      	b.n	8002f5e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f32:	f7fd ffad 	bl	8000e90 <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f38:	e00a      	b.n	8002f50 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3a:	f7fd ffa9 	bl	8000e90 <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e14b      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f50:	4b7d      	ldr	r3, [pc, #500]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1ed      	bne.n	8002f3a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f5e:	7ffb      	ldrb	r3, [r7, #31]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d105      	bne.n	8002f70 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f64:	4b78      	ldr	r3, [pc, #480]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f68:	4a77      	ldr	r2, [pc, #476]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f6e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d03c      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01c      	beq.n	8002fbe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f84:	4b70      	ldr	r3, [pc, #448]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f8a:	4a6f      	ldr	r2, [pc, #444]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002f8c:	f043 0301 	orr.w	r3, r3, #1
 8002f90:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f94:	f7fd ff7c 	bl	8000e90 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f9c:	f7fd ff78 	bl	8000e90 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e11c      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002fae:	4b66      	ldr	r3, [pc, #408]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002fb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d0ef      	beq.n	8002f9c <HAL_RCC_OscConfig+0x5cc>
 8002fbc:	e01b      	b.n	8002ff6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002fbe:	4b62      	ldr	r3, [pc, #392]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002fc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fc4:	4a60      	ldr	r2, [pc, #384]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002fc6:	f023 0301 	bic.w	r3, r3, #1
 8002fca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fce:	f7fd ff5f 	bl	8000e90 <HAL_GetTick>
 8002fd2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fd4:	e008      	b.n	8002fe8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fd6:	f7fd ff5b 	bl	8000e90 <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e0ff      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002fe8:	4b57      	ldr	r3, [pc, #348]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8002fea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ef      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 80f3 	beq.w	80031e6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	2b02      	cmp	r3, #2
 8003006:	f040 80c9 	bne.w	800319c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800300a:	4b4f      	ldr	r3, [pc, #316]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	f003 0203 	and.w	r2, r3, #3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301a:	429a      	cmp	r2, r3
 800301c:	d12c      	bne.n	8003078 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003028:	3b01      	subs	r3, #1
 800302a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800302c:	429a      	cmp	r2, r3
 800302e:	d123      	bne.n	8003078 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800303c:	429a      	cmp	r2, r3
 800303e:	d11b      	bne.n	8003078 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800304a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800304c:	429a      	cmp	r2, r3
 800304e:	d113      	bne.n	8003078 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800305a:	085b      	lsrs	r3, r3, #1
 800305c:	3b01      	subs	r3, #1
 800305e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003060:	429a      	cmp	r2, r3
 8003062:	d109      	bne.n	8003078 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306e:	085b      	lsrs	r3, r3, #1
 8003070:	3b01      	subs	r3, #1
 8003072:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003074:	429a      	cmp	r2, r3
 8003076:	d06b      	beq.n	8003150 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	2b0c      	cmp	r3, #12
 800307c:	d062      	beq.n	8003144 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800307e:	4b32      	ldr	r3, [pc, #200]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e0ac      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800308e:	4b2e      	ldr	r3, [pc, #184]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	4a2d      	ldr	r2, [pc, #180]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003094:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003098:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800309a:	f7fd fef9 	bl	8000e90 <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030a0:	e008      	b.n	80030b4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a2:	f7fd fef5 	bl	8000e90 <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e099      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030b4:	4b24      	ldr	r3, [pc, #144]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1f0      	bne.n	80030a2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c0:	4b21      	ldr	r3, [pc, #132]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 80030c2:	68da      	ldr	r2, [r3, #12]
 80030c4:	4b21      	ldr	r3, [pc, #132]	@ (800314c <HAL_RCC_OscConfig+0x77c>)
 80030c6:	4013      	ands	r3, r2
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80030d0:	3a01      	subs	r2, #1
 80030d2:	0112      	lsls	r2, r2, #4
 80030d4:	4311      	orrs	r1, r2
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80030da:	0212      	lsls	r2, r2, #8
 80030dc:	4311      	orrs	r1, r2
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030e2:	0852      	lsrs	r2, r2, #1
 80030e4:	3a01      	subs	r2, #1
 80030e6:	0552      	lsls	r2, r2, #21
 80030e8:	4311      	orrs	r1, r2
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80030ee:	0852      	lsrs	r2, r2, #1
 80030f0:	3a01      	subs	r2, #1
 80030f2:	0652      	lsls	r2, r2, #25
 80030f4:	4311      	orrs	r1, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030fa:	06d2      	lsls	r2, r2, #27
 80030fc:	430a      	orrs	r2, r1
 80030fe:	4912      	ldr	r1, [pc, #72]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003100:	4313      	orrs	r3, r2
 8003102:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003104:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a0f      	ldr	r2, [pc, #60]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 800310a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800310e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003110:	4b0d      	ldr	r3, [pc, #52]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	4a0c      	ldr	r2, [pc, #48]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003116:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800311a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800311c:	f7fd feb8 	bl	8000e90 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003124:	f7fd feb4 	bl	8000e90 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e058      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003136:	4b04      	ldr	r3, [pc, #16]	@ (8003148 <HAL_RCC_OscConfig+0x778>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003142:	e050      	b.n	80031e6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e04f      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
 8003148:	40021000 	.word	0x40021000
 800314c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003150:	4b27      	ldr	r3, [pc, #156]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d144      	bne.n	80031e6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800315c:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a23      	ldr	r2, [pc, #140]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 8003162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003166:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003168:	4b21      	ldr	r3, [pc, #132]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	4a20      	ldr	r2, [pc, #128]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 800316e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003172:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003174:	f7fd fe8c 	bl	8000e90 <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317c:	f7fd fe88 	bl	8000e90 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e02c      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800318e:	4b18      	ldr	r3, [pc, #96]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0x7ac>
 800319a:	e024      	b.n	80031e6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	2b0c      	cmp	r3, #12
 80031a0:	d01f      	beq.n	80031e2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a2:	4b13      	ldr	r3, [pc, #76]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a12      	ldr	r2, [pc, #72]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 80031a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ae:	f7fd fe6f 	bl	8000e90 <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b6:	f7fd fe6b 	bl	8000e90 <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e00f      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c8:	4b09      	ldr	r3, [pc, #36]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d1f0      	bne.n	80031b6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80031d4:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 80031d6:	68da      	ldr	r2, [r3, #12]
 80031d8:	4905      	ldr	r1, [pc, #20]	@ (80031f0 <HAL_RCC_OscConfig+0x820>)
 80031da:	4b06      	ldr	r3, [pc, #24]	@ (80031f4 <HAL_RCC_OscConfig+0x824>)
 80031dc:	4013      	ands	r3, r2
 80031de:	60cb      	str	r3, [r1, #12]
 80031e0:	e001      	b.n	80031e6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3720      	adds	r7, #32
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	feeefffc 	.word	0xfeeefffc

080031f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0e7      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800320c:	4b75      	ldr	r3, [pc, #468]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	683a      	ldr	r2, [r7, #0]
 8003216:	429a      	cmp	r2, r3
 8003218:	d910      	bls.n	800323c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800321a:	4b72      	ldr	r3, [pc, #456]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f023 0207 	bic.w	r2, r3, #7
 8003222:	4970      	ldr	r1, [pc, #448]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	4313      	orrs	r3, r2
 8003228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800322a:	4b6e      	ldr	r3, [pc, #440]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0307 	and.w	r3, r3, #7
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	429a      	cmp	r2, r3
 8003236:	d001      	beq.n	800323c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e0cf      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d010      	beq.n	800326a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	4b66      	ldr	r3, [pc, #408]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003254:	429a      	cmp	r2, r3
 8003256:	d908      	bls.n	800326a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003258:	4b63      	ldr	r3, [pc, #396]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	4960      	ldr	r1, [pc, #384]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003266:	4313      	orrs	r3, r2
 8003268:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d04c      	beq.n	8003310 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
 800327a:	2b03      	cmp	r3, #3
 800327c:	d107      	bne.n	800328e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800327e:	4b5a      	ldr	r3, [pc, #360]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d121      	bne.n	80032ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e0a6      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b02      	cmp	r3, #2
 8003294:	d107      	bne.n	80032a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003296:	4b54      	ldr	r3, [pc, #336]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d115      	bne.n	80032ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e09a      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d107      	bne.n	80032be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80032ae:	4b4e      	ldr	r3, [pc, #312]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0302 	and.w	r3, r3, #2
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d109      	bne.n	80032ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e08e      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032be:	4b4a      	ldr	r3, [pc, #296]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e086      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032ce:	4b46      	ldr	r3, [pc, #280]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f023 0203 	bic.w	r2, r3, #3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	4943      	ldr	r1, [pc, #268]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032e0:	f7fd fdd6 	bl	8000e90 <HAL_GetTick>
 80032e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032e6:	e00a      	b.n	80032fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e8:	f7fd fdd2 	bl	8000e90 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e06e      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032fe:	4b3a      	ldr	r3, [pc, #232]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f003 020c 	and.w	r2, r3, #12
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	429a      	cmp	r2, r3
 800330e:	d1eb      	bne.n	80032e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d010      	beq.n	800333e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	4b31      	ldr	r3, [pc, #196]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003328:	429a      	cmp	r2, r3
 800332a:	d208      	bcs.n	800333e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800332c:	4b2e      	ldr	r3, [pc, #184]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	492b      	ldr	r1, [pc, #172]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800333e:	4b29      	ldr	r3, [pc, #164]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f003 0307 	and.w	r3, r3, #7
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d210      	bcs.n	800336e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800334c:	4b25      	ldr	r3, [pc, #148]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f023 0207 	bic.w	r2, r3, #7
 8003354:	4923      	ldr	r1, [pc, #140]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	4313      	orrs	r3, r2
 800335a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800335c:	4b21      	ldr	r3, [pc, #132]	@ (80033e4 <HAL_RCC_ClockConfig+0x1ec>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0307 	and.w	r3, r3, #7
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d001      	beq.n	800336e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e036      	b.n	80033dc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0304 	and.w	r3, r3, #4
 8003376:	2b00      	cmp	r3, #0
 8003378:	d008      	beq.n	800338c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800337a:	4b1b      	ldr	r3, [pc, #108]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	68db      	ldr	r3, [r3, #12]
 8003386:	4918      	ldr	r1, [pc, #96]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0308 	and.w	r3, r3, #8
 8003394:	2b00      	cmp	r3, #0
 8003396:	d009      	beq.n	80033ac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003398:	4b13      	ldr	r3, [pc, #76]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	00db      	lsls	r3, r3, #3
 80033a6:	4910      	ldr	r1, [pc, #64]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033ac:	f000 f824 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b0d      	ldr	r3, [pc, #52]	@ (80033e8 <HAL_RCC_ClockConfig+0x1f0>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	091b      	lsrs	r3, r3, #4
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	490b      	ldr	r1, [pc, #44]	@ (80033ec <HAL_RCC_ClockConfig+0x1f4>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	fa22 f303 	lsr.w	r3, r2, r3
 80033c8:	4a09      	ldr	r2, [pc, #36]	@ (80033f0 <HAL_RCC_ClockConfig+0x1f8>)
 80033ca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80033cc:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <HAL_RCC_ClockConfig+0x1fc>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd fd0d 	bl	8000df0 <HAL_InitTick>
 80033d6:	4603      	mov	r3, r0
 80033d8:	72fb      	strb	r3, [r7, #11]

  return status;
 80033da:	7afb      	ldrb	r3, [r7, #11]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40022000 	.word	0x40022000
 80033e8:	40021000 	.word	0x40021000
 80033ec:	080052fc 	.word	0x080052fc
 80033f0:	20000000 	.word	0x20000000
 80033f4:	20000004 	.word	0x20000004

080033f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b089      	sub	sp, #36	@ 0x24
 80033fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	61fb      	str	r3, [r7, #28]
 8003402:	2300      	movs	r3, #0
 8003404:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003406:	4b3e      	ldr	r3, [pc, #248]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 030c 	and.w	r3, r3, #12
 800340e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003410:	4b3b      	ldr	r3, [pc, #236]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	f003 0303 	and.w	r3, r3, #3
 8003418:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_GetSysClockFreq+0x34>
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	2b0c      	cmp	r3, #12
 8003424:	d121      	bne.n	800346a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d11e      	bne.n	800346a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800342c:	4b34      	ldr	r3, [pc, #208]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0308 	and.w	r3, r3, #8
 8003434:	2b00      	cmp	r3, #0
 8003436:	d107      	bne.n	8003448 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003438:	4b31      	ldr	r3, [pc, #196]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 800343a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800343e:	0a1b      	lsrs	r3, r3, #8
 8003440:	f003 030f 	and.w	r3, r3, #15
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	e005      	b.n	8003454 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003448:	4b2d      	ldr	r3, [pc, #180]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	091b      	lsrs	r3, r3, #4
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003454:	4a2b      	ldr	r2, [pc, #172]	@ (8003504 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800345c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d10d      	bne.n	8003480 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003468:	e00a      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	2b04      	cmp	r3, #4
 800346e:	d102      	bne.n	8003476 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003470:	4b25      	ldr	r3, [pc, #148]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x110>)
 8003472:	61bb      	str	r3, [r7, #24]
 8003474:	e004      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	2b08      	cmp	r3, #8
 800347a:	d101      	bne.n	8003480 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800347c:	4b23      	ldr	r3, [pc, #140]	@ (800350c <HAL_RCC_GetSysClockFreq+0x114>)
 800347e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2b0c      	cmp	r3, #12
 8003484:	d134      	bne.n	80034f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003486:	4b1e      	ldr	r3, [pc, #120]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d003      	beq.n	800349e <HAL_RCC_GetSysClockFreq+0xa6>
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2b03      	cmp	r3, #3
 800349a:	d003      	beq.n	80034a4 <HAL_RCC_GetSysClockFreq+0xac>
 800349c:	e005      	b.n	80034aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800349e:	4b1a      	ldr	r3, [pc, #104]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x110>)
 80034a0:	617b      	str	r3, [r7, #20]
      break;
 80034a2:	e005      	b.n	80034b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80034a4:	4b19      	ldr	r3, [pc, #100]	@ (800350c <HAL_RCC_GetSysClockFreq+0x114>)
 80034a6:	617b      	str	r3, [r7, #20]
      break;
 80034a8:	e002      	b.n	80034b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	617b      	str	r3, [r7, #20]
      break;
 80034ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034b0:	4b13      	ldr	r3, [pc, #76]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	3301      	adds	r3, #1
 80034bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80034be:	4b10      	ldr	r3, [pc, #64]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	0a1b      	lsrs	r3, r3, #8
 80034c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	fb03 f202 	mul.w	r2, r3, r2
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003500 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	0e5b      	lsrs	r3, r3, #25
 80034dc:	f003 0303 	and.w	r3, r3, #3
 80034e0:	3301      	adds	r3, #1
 80034e2:	005b      	lsls	r3, r3, #1
 80034e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80034ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80034f0:	69bb      	ldr	r3, [r7, #24]
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3724      	adds	r7, #36	@ 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
 80034fe:	bf00      	nop
 8003500:	40021000 	.word	0x40021000
 8003504:	08005314 	.word	0x08005314
 8003508:	00f42400 	.word	0x00f42400
 800350c:	007a1200 	.word	0x007a1200

08003510 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003514:	4b03      	ldr	r3, [pc, #12]	@ (8003524 <HAL_RCC_GetHCLKFreq+0x14>)
 8003516:	681b      	ldr	r3, [r3, #0]
}
 8003518:	4618      	mov	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	20000000 	.word	0x20000000

08003528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800352c:	f7ff fff0 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b06      	ldr	r3, [pc, #24]	@ (800354c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	0a1b      	lsrs	r3, r3, #8
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	4904      	ldr	r1, [pc, #16]	@ (8003550 <HAL_RCC_GetPCLK1Freq+0x28>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40021000 	.word	0x40021000
 8003550:	0800530c 	.word	0x0800530c

08003554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003558:	f7ff ffda 	bl	8003510 <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b06      	ldr	r3, [pc, #24]	@ (8003578 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	0adb      	lsrs	r3, r3, #11
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4904      	ldr	r1, [pc, #16]	@ (800357c <HAL_RCC_GetPCLK2Freq+0x28>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	f003 031f 	and.w	r3, r3, #31
 8003570:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	bd80      	pop	{r7, pc}
 8003578:	40021000 	.word	0x40021000
 800357c:	0800530c 	.word	0x0800530c

08003580 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003588:	2300      	movs	r3, #0
 800358a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800358c:	4b2a      	ldr	r3, [pc, #168]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003590:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d003      	beq.n	80035a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003598:	f7ff f9b6 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 800359c:	6178      	str	r0, [r7, #20]
 800359e:	e014      	b.n	80035ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035a0:	4b25      	ldr	r3, [pc, #148]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035a4:	4a24      	ldr	r2, [pc, #144]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80035ac:	4b22      	ldr	r3, [pc, #136]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b4:	60fb      	str	r3, [r7, #12]
 80035b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80035b8:	f7ff f9a6 	bl	8002908 <HAL_PWREx_GetVoltageRange>
 80035bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80035be:	4b1e      	ldr	r3, [pc, #120]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003638 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035d0:	d10b      	bne.n	80035ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b80      	cmp	r3, #128	@ 0x80
 80035d6:	d919      	bls.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2ba0      	cmp	r3, #160	@ 0xa0
 80035dc:	d902      	bls.n	80035e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035de:	2302      	movs	r3, #2
 80035e0:	613b      	str	r3, [r7, #16]
 80035e2:	e013      	b.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80035e4:	2301      	movs	r3, #1
 80035e6:	613b      	str	r3, [r7, #16]
 80035e8:	e010      	b.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2b80      	cmp	r3, #128	@ 0x80
 80035ee:	d902      	bls.n	80035f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80035f0:	2303      	movs	r3, #3
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	e00a      	b.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b80      	cmp	r3, #128	@ 0x80
 80035fa:	d102      	bne.n	8003602 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80035fc:	2302      	movs	r3, #2
 80035fe:	613b      	str	r3, [r7, #16]
 8003600:	e004      	b.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2b70      	cmp	r3, #112	@ 0x70
 8003606:	d101      	bne.n	800360c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003608:	2301      	movs	r3, #1
 800360a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f023 0207 	bic.w	r2, r3, #7
 8003614:	4909      	ldr	r1, [pc, #36]	@ (800363c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	4313      	orrs	r3, r2
 800361a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800361c:	4b07      	ldr	r3, [pc, #28]	@ (800363c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0307 	and.w	r3, r3, #7
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	429a      	cmp	r2, r3
 8003628:	d001      	beq.n	800362e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e000      	b.n	8003630 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40021000 	.word	0x40021000
 800363c:	40022000 	.word	0x40022000

08003640 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003648:	2300      	movs	r3, #0
 800364a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800364c:	2300      	movs	r3, #0
 800364e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003658:	2b00      	cmp	r3, #0
 800365a:	d031      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003660:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003664:	d01a      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003666:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800366a:	d814      	bhi.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800366c:	2b00      	cmp	r3, #0
 800366e:	d009      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003670:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003674:	d10f      	bne.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003676:	4b5d      	ldr	r3, [pc, #372]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	4a5c      	ldr	r2, [pc, #368]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800367c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003680:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003682:	e00c      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	3304      	adds	r3, #4
 8003688:	2100      	movs	r1, #0
 800368a:	4618      	mov	r0, r3
 800368c:	f000 f9de 	bl	8003a4c <RCCEx_PLLSAI1_Config>
 8003690:	4603      	mov	r3, r0
 8003692:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003694:	e003      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	74fb      	strb	r3, [r7, #19]
      break;
 800369a:	e000      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800369c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800369e:	7cfb      	ldrb	r3, [r7, #19]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d10b      	bne.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036a4:	4b51      	ldr	r3, [pc, #324]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b2:	494e      	ldr	r1, [pc, #312]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80036ba:	e001      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036bc:	7cfb      	ldrb	r3, [r7, #19]
 80036be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	f000 809e 	beq.w	800380a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036ce:	2300      	movs	r3, #0
 80036d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80036d2:	4b46      	ldr	r3, [pc, #280]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80036de:	2301      	movs	r3, #1
 80036e0:	e000      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80036e2:	2300      	movs	r3, #0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00d      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036e8:	4b40      	ldr	r3, [pc, #256]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ec:	4a3f      	ldr	r2, [pc, #252]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036f4:	4b3d      	ldr	r3, [pc, #244]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036fc:	60bb      	str	r3, [r7, #8]
 80036fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003700:	2301      	movs	r3, #1
 8003702:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003704:	4b3a      	ldr	r3, [pc, #232]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a39      	ldr	r2, [pc, #228]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800370a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800370e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003710:	f7fd fbbe 	bl	8000e90 <HAL_GetTick>
 8003714:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003716:	e009      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003718:	f7fd fbba 	bl	8000e90 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b02      	cmp	r3, #2
 8003724:	d902      	bls.n	800372c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	74fb      	strb	r3, [r7, #19]
        break;
 800372a:	e005      	b.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800372c:	4b30      	ldr	r3, [pc, #192]	@ (80037f0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0ef      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003738:	7cfb      	ldrb	r3, [r7, #19]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d15a      	bne.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800373e:	4b2b      	ldr	r3, [pc, #172]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003744:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003748:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d01e      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	429a      	cmp	r2, r3
 8003758:	d019      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800375a:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003764:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003766:	4b21      	ldr	r3, [pc, #132]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800376c:	4a1f      	ldr	r2, [pc, #124]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800376e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003776:	4b1d      	ldr	r3, [pc, #116]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377c:	4a1b      	ldr	r2, [pc, #108]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800377e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003786:	4a19      	ldr	r2, [pc, #100]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d016      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003798:	f7fd fb7a 	bl	8000e90 <HAL_GetTick>
 800379c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800379e:	e00b      	b.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a0:	f7fd fb76 	bl	8000e90 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d902      	bls.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	74fb      	strb	r3, [r7, #19]
            break;
 80037b6:	e006      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037b8:	4b0c      	ldr	r3, [pc, #48]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0ec      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80037c6:	7cfb      	ldrb	r3, [r7, #19]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80037cc:	4b07      	ldr	r3, [pc, #28]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037da:	4904      	ldr	r1, [pc, #16]	@ (80037ec <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037e2:	e009      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	74bb      	strb	r3, [r7, #18]
 80037e8:	e006      	b.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f4:	7cfb      	ldrb	r3, [r7, #19]
 80037f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037f8:	7c7b      	ldrb	r3, [r7, #17]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d105      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037fe:	4b8a      	ldr	r3, [pc, #552]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003802:	4a89      	ldr	r2, [pc, #548]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003808:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003816:	4b84      	ldr	r3, [pc, #528]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f023 0203 	bic.w	r2, r3, #3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	4980      	ldr	r1, [pc, #512]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003838:	4b7b      	ldr	r3, [pc, #492]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f023 020c 	bic.w	r2, r3, #12
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4978      	ldr	r1, [pc, #480]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800385a:	4b73      	ldr	r3, [pc, #460]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003868:	496f      	ldr	r1, [pc, #444]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800387c:	4b6a      	ldr	r3, [pc, #424]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388a:	4967      	ldr	r1, [pc, #412]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800389e:	4b62      	ldr	r3, [pc, #392]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ac:	495e      	ldr	r1, [pc, #376]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038c0:	4b59      	ldr	r3, [pc, #356]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ce:	4956      	ldr	r1, [pc, #344]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038e2:	4b51      	ldr	r3, [pc, #324]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f0:	494d      	ldr	r1, [pc, #308]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d028      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003904:	4b48      	ldr	r3, [pc, #288]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	4945      	ldr	r1, [pc, #276]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003922:	d106      	bne.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003924:	4b40      	ldr	r3, [pc, #256]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	4a3f      	ldr	r2, [pc, #252]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800392a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800392e:	60d3      	str	r3, [r2, #12]
 8003930:	e011      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800393a:	d10c      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3304      	adds	r3, #4
 8003940:	2101      	movs	r1, #1
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f882 	bl	8003a4c <RCCEx_PLLSAI1_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d028      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003962:	4b31      	ldr	r3, [pc, #196]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003968:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003970:	492d      	ldr	r1, [pc, #180]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003980:	d106      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003982:	4b29      	ldr	r3, [pc, #164]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003984:	68db      	ldr	r3, [r3, #12]
 8003986:	4a28      	ldr	r2, [pc, #160]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003988:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800398c:	60d3      	str	r3, [r2, #12]
 800398e:	e011      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003994:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003998:	d10c      	bne.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3304      	adds	r3, #4
 800399e:	2101      	movs	r1, #1
 80039a0:	4618      	mov	r0, r3
 80039a2:	f000 f853 	bl	8003a4c <RCCEx_PLLSAI1_Config>
 80039a6:	4603      	mov	r3, r0
 80039a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039aa:	7cfb      	ldrb	r3, [r7, #19]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d01c      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039c0:	4b19      	ldr	r3, [pc, #100]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ce:	4916      	ldr	r1, [pc, #88]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039de:	d10c      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	2102      	movs	r1, #2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 f830 	bl	8003a4c <RCCEx_PLLSAI1_Config>
 80039ec:	4603      	mov	r3, r0
 80039ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039f0:	7cfb      	ldrb	r3, [r7, #19]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80039f6:	7cfb      	ldrb	r3, [r7, #19]
 80039f8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00a      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a06:	4b08      	ldr	r3, [pc, #32]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a14:	4904      	ldr	r1, [pc, #16]	@ (8003a28 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a1c:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40021000 	.word	0x40021000

08003a2c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003a30:	4b05      	ldr	r3, [pc, #20]	@ (8003a48 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a04      	ldr	r2, [pc, #16]	@ (8003a48 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003a36:	f043 0304 	orr.w	r3, r3, #4
 8003a3a:	6013      	str	r3, [r2, #0]
}
 8003a3c:	bf00      	nop
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	40021000 	.word	0x40021000

08003a4c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a56:	2300      	movs	r3, #0
 8003a58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a5a:	4b74      	ldr	r3, [pc, #464]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d018      	beq.n	8003a98 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a66:	4b71      	ldr	r3, [pc, #452]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0203 	and.w	r2, r3, #3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d10d      	bne.n	8003a92 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
       ||
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d009      	beq.n	8003a92 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a7e:	4b6b      	ldr	r3, [pc, #428]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	f003 0307 	and.w	r3, r3, #7
 8003a88:	1c5a      	adds	r2, r3, #1
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
       ||
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d047      	beq.n	8003b22 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
 8003a96:	e044      	b.n	8003b22 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2b03      	cmp	r3, #3
 8003a9e:	d018      	beq.n	8003ad2 <RCCEx_PLLSAI1_Config+0x86>
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d825      	bhi.n	8003af0 <RCCEx_PLLSAI1_Config+0xa4>
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d002      	beq.n	8003aae <RCCEx_PLLSAI1_Config+0x62>
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d009      	beq.n	8003ac0 <RCCEx_PLLSAI1_Config+0x74>
 8003aac:	e020      	b.n	8003af0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aae:	4b5f      	ldr	r3, [pc, #380]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d11d      	bne.n	8003af6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003abe:	e01a      	b.n	8003af6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ac0:	4b5a      	ldr	r3, [pc, #360]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d116      	bne.n	8003afa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad0:	e013      	b.n	8003afa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ad2:	4b56      	ldr	r3, [pc, #344]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10f      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ade:	4b53      	ldr	r3, [pc, #332]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d109      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003aee:	e006      	b.n	8003afe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003af0:	2301      	movs	r3, #1
 8003af2:	73fb      	strb	r3, [r7, #15]
      break;
 8003af4:	e004      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003af6:	bf00      	nop
 8003af8:	e002      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003afa:	bf00      	nop
 8003afc:	e000      	b.n	8003b00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003afe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b00:	7bfb      	ldrb	r3, [r7, #15]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10d      	bne.n	8003b22 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b06:	4b49      	ldr	r3, [pc, #292]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	011b      	lsls	r3, r3, #4
 8003b1a:	430b      	orrs	r3, r1
 8003b1c:	4943      	ldr	r1, [pc, #268]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b22:	7bfb      	ldrb	r3, [r7, #15]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d17c      	bne.n	8003c22 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b28:	4b40      	ldr	r3, [pc, #256]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b34:	f7fd f9ac 	bl	8000e90 <HAL_GetTick>
 8003b38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b3a:	e009      	b.n	8003b50 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b3c:	f7fd f9a8 	bl	8000e90 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d902      	bls.n	8003b50 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	73fb      	strb	r3, [r7, #15]
        break;
 8003b4e:	e005      	b.n	8003b5c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b50:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1ef      	bne.n	8003b3c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b5c:	7bfb      	ldrb	r3, [r7, #15]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d15f      	bne.n	8003c22 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d110      	bne.n	8003b8a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b68:	4b30      	ldr	r3, [pc, #192]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b6a:	691b      	ldr	r3, [r3, #16]
 8003b6c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003b70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6892      	ldr	r2, [r2, #8]
 8003b78:	0211      	lsls	r1, r2, #8
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	68d2      	ldr	r2, [r2, #12]
 8003b7e:	06d2      	lsls	r2, r2, #27
 8003b80:	430a      	orrs	r2, r1
 8003b82:	492a      	ldr	r1, [pc, #168]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	610b      	str	r3, [r1, #16]
 8003b88:	e027      	b.n	8003bda <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d112      	bne.n	8003bb6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b90:	4b26      	ldr	r3, [pc, #152]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003b98:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6892      	ldr	r2, [r2, #8]
 8003ba0:	0211      	lsls	r1, r2, #8
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6912      	ldr	r2, [r2, #16]
 8003ba6:	0852      	lsrs	r2, r2, #1
 8003ba8:	3a01      	subs	r2, #1
 8003baa:	0552      	lsls	r2, r2, #21
 8003bac:	430a      	orrs	r2, r1
 8003bae:	491f      	ldr	r1, [pc, #124]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	610b      	str	r3, [r1, #16]
 8003bb4:	e011      	b.n	8003bda <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003bbe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	6892      	ldr	r2, [r2, #8]
 8003bc6:	0211      	lsls	r1, r2, #8
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6952      	ldr	r2, [r2, #20]
 8003bcc:	0852      	lsrs	r2, r2, #1
 8003bce:	3a01      	subs	r2, #1
 8003bd0:	0652      	lsls	r2, r2, #25
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	4915      	ldr	r1, [pc, #84]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003bda:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a13      	ldr	r2, [pc, #76]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003be0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003be4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be6:	f7fd f953 	bl	8000e90 <HAL_GetTick>
 8003bea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bec:	e009      	b.n	8003c02 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bee:	f7fd f94f 	bl	8000e90 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d902      	bls.n	8003c02 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	73fb      	strb	r3, [r7, #15]
          break;
 8003c00:	e005      	b.n	8003c0e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c02:	4b0a      	ldr	r3, [pc, #40]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d0ef      	beq.n	8003bee <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003c0e:	7bfb      	ldrb	r3, [r7, #15]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c14:	4b05      	ldr	r3, [pc, #20]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	4903      	ldr	r1, [pc, #12]	@ (8003c2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40021000 	.word	0x40021000

08003c30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e049      	b.n	8003cd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d106      	bne.n	8003c5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fc ff7c 	bl	8000b54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f000 f882 	bl	8003d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d001      	beq.n	8003cf8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e033      	b.n	8003d60 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a19      	ldr	r2, [pc, #100]	@ (8003d6c <HAL_TIM_Base_Start+0x8c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d009      	beq.n	8003d1e <HAL_TIM_Base_Start+0x3e>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d12:	d004      	beq.n	8003d1e <HAL_TIM_Base_Start+0x3e>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a15      	ldr	r2, [pc, #84]	@ (8003d70 <HAL_TIM_Base_Start+0x90>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d115      	bne.n	8003d4a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	4b13      	ldr	r3, [pc, #76]	@ (8003d74 <HAL_TIM_Base_Start+0x94>)
 8003d26:	4013      	ands	r3, r2
 8003d28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2b06      	cmp	r3, #6
 8003d2e:	d015      	beq.n	8003d5c <HAL_TIM_Base_Start+0x7c>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d36:	d011      	beq.n	8003d5c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0201 	orr.w	r2, r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d48:	e008      	b.n	8003d5c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0201 	orr.w	r2, r2, #1
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e000      	b.n	8003d5e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3714      	adds	r7, #20
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr
 8003d6c:	40012c00 	.word	0x40012c00
 8003d70:	40014000 	.word	0x40014000
 8003d74:	00010007 	.word	0x00010007

08003d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a30      	ldr	r2, [pc, #192]	@ (8003e4c <TIM_Base_SetConfig+0xd4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d003      	beq.n	8003d98 <TIM_Base_SetConfig+0x20>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d96:	d108      	bne.n	8003daa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a27      	ldr	r2, [pc, #156]	@ (8003e4c <TIM_Base_SetConfig+0xd4>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d00b      	beq.n	8003dca <TIM_Base_SetConfig+0x52>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003db8:	d007      	beq.n	8003dca <TIM_Base_SetConfig+0x52>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4a24      	ldr	r2, [pc, #144]	@ (8003e50 <TIM_Base_SetConfig+0xd8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d003      	beq.n	8003dca <TIM_Base_SetConfig+0x52>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a23      	ldr	r2, [pc, #140]	@ (8003e54 <TIM_Base_SetConfig+0xdc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d108      	bne.n	8003ddc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a12      	ldr	r2, [pc, #72]	@ (8003e4c <TIM_Base_SetConfig+0xd4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d007      	beq.n	8003e18 <TIM_Base_SetConfig+0xa0>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a11      	ldr	r2, [pc, #68]	@ (8003e50 <TIM_Base_SetConfig+0xd8>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d003      	beq.n	8003e18 <TIM_Base_SetConfig+0xa0>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a10      	ldr	r2, [pc, #64]	@ (8003e54 <TIM_Base_SetConfig+0xdc>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d103      	bne.n	8003e20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	691a      	ldr	r2, [r3, #16]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2201      	movs	r2, #1
 8003e24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	691b      	ldr	r3, [r3, #16]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d105      	bne.n	8003e3e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	f023 0201 	bic.w	r2, r3, #1
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	611a      	str	r2, [r3, #16]
  }
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	40012c00 	.word	0x40012c00
 8003e50:	40014000 	.word	0x40014000
 8003e54:	40014400 	.word	0x40014400

08003e58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b085      	sub	sp, #20
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e04f      	b.n	8003f10 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2202      	movs	r2, #2
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a21      	ldr	r2, [pc, #132]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d108      	bne.n	8003eac <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003ea0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	68fa      	ldr	r2, [r7, #12]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a14      	ldr	r2, [pc, #80]	@ (8003f1c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d009      	beq.n	8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ed8:	d004      	beq.n	8003ee4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a10      	ldr	r2, [pc, #64]	@ (8003f20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d10c      	bne.n	8003efe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	68ba      	ldr	r2, [r7, #8]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3714      	adds	r7, #20
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40012c00 	.word	0x40012c00
 8003f20:	40014000 	.word	0x40014000

08003f24 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e040      	b.n	8003fb8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7fc fe24 	bl	8000b94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2224      	movs	r2, #36	@ 0x24
 8003f50:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0201 	bic.w	r2, r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fade 	bl	800452c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 f8af 	bl	80040d4 <UART_SetConfig>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d101      	bne.n	8003f80 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e01b      	b.n	8003fb8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f8e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689a      	ldr	r2, [r3, #8]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f9e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 fb5d 	bl	8004670 <UART_CheckIdleState>
 8003fb6:	4603      	mov	r3, r0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3708      	adds	r7, #8
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08a      	sub	sp, #40	@ 0x28
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fd4:	2b20      	cmp	r3, #32
 8003fd6:	d177      	bne.n	80040c8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d002      	beq.n	8003fe4 <HAL_UART_Transmit+0x24>
 8003fde:	88fb      	ldrh	r3, [r7, #6]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e070      	b.n	80040ca <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2221      	movs	r2, #33	@ 0x21
 8003ff4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ff6:	f7fc ff4b 	bl	8000e90 <HAL_GetTick>
 8003ffa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	88fa      	ldrh	r2, [r7, #6]
 8004000:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	88fa      	ldrh	r2, [r7, #6]
 8004008:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004014:	d108      	bne.n	8004028 <HAL_UART_Transmit+0x68>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d104      	bne.n	8004028 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	61bb      	str	r3, [r7, #24]
 8004026:	e003      	b.n	8004030 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800402c:	2300      	movs	r3, #0
 800402e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004030:	e02f      	b.n	8004092 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	9300      	str	r3, [sp, #0]
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2200      	movs	r2, #0
 800403a:	2180      	movs	r1, #128	@ 0x80
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 fbbf 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d004      	beq.n	8004052 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2220      	movs	r2, #32
 800404c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e03b      	b.n	80040ca <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	881a      	ldrh	r2, [r3, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004064:	b292      	uxth	r2, r2
 8004066:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	3302      	adds	r3, #2
 800406c:	61bb      	str	r3, [r7, #24]
 800406e:	e007      	b.n	8004080 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004086:	b29b      	uxth	r3, r3
 8004088:	3b01      	subs	r3, #1
 800408a:	b29a      	uxth	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d1c9      	bne.n	8004032 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	2200      	movs	r2, #0
 80040a6:	2140      	movs	r1, #64	@ 0x40
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fb89 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d004      	beq.n	80040be <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2220      	movs	r2, #32
 80040b8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e005      	b.n	80040ca <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2220      	movs	r2, #32
 80040c2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3720      	adds	r7, #32
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040d8:	b08a      	sub	sp, #40	@ 0x28
 80040da:	af00      	add	r7, sp, #0
 80040dc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	431a      	orrs	r2, r3
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	4bb4      	ldr	r3, [pc, #720]	@ (80043d4 <UART_SetConfig+0x300>)
 8004104:	4013      	ands	r3, r2
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	6812      	ldr	r2, [r2, #0]
 800410a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800410c:	430b      	orrs	r3, r1
 800410e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4aa9      	ldr	r2, [pc, #676]	@ (80043d8 <UART_SetConfig+0x304>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d004      	beq.n	8004140 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800413c:	4313      	orrs	r3, r2
 800413e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004150:	430a      	orrs	r2, r1
 8004152:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4aa0      	ldr	r2, [pc, #640]	@ (80043dc <UART_SetConfig+0x308>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d126      	bne.n	80041ac <UART_SetConfig+0xd8>
 800415e:	4ba0      	ldr	r3, [pc, #640]	@ (80043e0 <UART_SetConfig+0x30c>)
 8004160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004164:	f003 0303 	and.w	r3, r3, #3
 8004168:	2b03      	cmp	r3, #3
 800416a:	d81b      	bhi.n	80041a4 <UART_SetConfig+0xd0>
 800416c:	a201      	add	r2, pc, #4	@ (adr r2, 8004174 <UART_SetConfig+0xa0>)
 800416e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004172:	bf00      	nop
 8004174:	08004185 	.word	0x08004185
 8004178:	08004195 	.word	0x08004195
 800417c:	0800418d 	.word	0x0800418d
 8004180:	0800419d 	.word	0x0800419d
 8004184:	2301      	movs	r3, #1
 8004186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800418a:	e080      	b.n	800428e <UART_SetConfig+0x1ba>
 800418c:	2302      	movs	r3, #2
 800418e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004192:	e07c      	b.n	800428e <UART_SetConfig+0x1ba>
 8004194:	2304      	movs	r3, #4
 8004196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800419a:	e078      	b.n	800428e <UART_SetConfig+0x1ba>
 800419c:	2308      	movs	r3, #8
 800419e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041a2:	e074      	b.n	800428e <UART_SetConfig+0x1ba>
 80041a4:	2310      	movs	r3, #16
 80041a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80041aa:	e070      	b.n	800428e <UART_SetConfig+0x1ba>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a8c      	ldr	r2, [pc, #560]	@ (80043e4 <UART_SetConfig+0x310>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d138      	bne.n	8004228 <UART_SetConfig+0x154>
 80041b6:	4b8a      	ldr	r3, [pc, #552]	@ (80043e0 <UART_SetConfig+0x30c>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	f003 030c 	and.w	r3, r3, #12
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	d82d      	bhi.n	8004220 <UART_SetConfig+0x14c>
 80041c4:	a201      	add	r2, pc, #4	@ (adr r2, 80041cc <UART_SetConfig+0xf8>)
 80041c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ca:	bf00      	nop
 80041cc:	08004201 	.word	0x08004201
 80041d0:	08004221 	.word	0x08004221
 80041d4:	08004221 	.word	0x08004221
 80041d8:	08004221 	.word	0x08004221
 80041dc:	08004211 	.word	0x08004211
 80041e0:	08004221 	.word	0x08004221
 80041e4:	08004221 	.word	0x08004221
 80041e8:	08004221 	.word	0x08004221
 80041ec:	08004209 	.word	0x08004209
 80041f0:	08004221 	.word	0x08004221
 80041f4:	08004221 	.word	0x08004221
 80041f8:	08004221 	.word	0x08004221
 80041fc:	08004219 	.word	0x08004219
 8004200:	2300      	movs	r3, #0
 8004202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004206:	e042      	b.n	800428e <UART_SetConfig+0x1ba>
 8004208:	2302      	movs	r3, #2
 800420a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800420e:	e03e      	b.n	800428e <UART_SetConfig+0x1ba>
 8004210:	2304      	movs	r3, #4
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004216:	e03a      	b.n	800428e <UART_SetConfig+0x1ba>
 8004218:	2308      	movs	r3, #8
 800421a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800421e:	e036      	b.n	800428e <UART_SetConfig+0x1ba>
 8004220:	2310      	movs	r3, #16
 8004222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004226:	e032      	b.n	800428e <UART_SetConfig+0x1ba>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a6a      	ldr	r2, [pc, #424]	@ (80043d8 <UART_SetConfig+0x304>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d12a      	bne.n	8004288 <UART_SetConfig+0x1b4>
 8004232:	4b6b      	ldr	r3, [pc, #428]	@ (80043e0 <UART_SetConfig+0x30c>)
 8004234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004238:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800423c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004240:	d01a      	beq.n	8004278 <UART_SetConfig+0x1a4>
 8004242:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004246:	d81b      	bhi.n	8004280 <UART_SetConfig+0x1ac>
 8004248:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800424c:	d00c      	beq.n	8004268 <UART_SetConfig+0x194>
 800424e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004252:	d815      	bhi.n	8004280 <UART_SetConfig+0x1ac>
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <UART_SetConfig+0x18c>
 8004258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800425c:	d008      	beq.n	8004270 <UART_SetConfig+0x19c>
 800425e:	e00f      	b.n	8004280 <UART_SetConfig+0x1ac>
 8004260:	2300      	movs	r3, #0
 8004262:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004266:	e012      	b.n	800428e <UART_SetConfig+0x1ba>
 8004268:	2302      	movs	r3, #2
 800426a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800426e:	e00e      	b.n	800428e <UART_SetConfig+0x1ba>
 8004270:	2304      	movs	r3, #4
 8004272:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004276:	e00a      	b.n	800428e <UART_SetConfig+0x1ba>
 8004278:	2308      	movs	r3, #8
 800427a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800427e:	e006      	b.n	800428e <UART_SetConfig+0x1ba>
 8004280:	2310      	movs	r3, #16
 8004282:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004286:	e002      	b.n	800428e <UART_SetConfig+0x1ba>
 8004288:	2310      	movs	r3, #16
 800428a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a51      	ldr	r2, [pc, #324]	@ (80043d8 <UART_SetConfig+0x304>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d17a      	bne.n	800438e <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004298:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800429c:	2b08      	cmp	r3, #8
 800429e:	d824      	bhi.n	80042ea <UART_SetConfig+0x216>
 80042a0:	a201      	add	r2, pc, #4	@ (adr r2, 80042a8 <UART_SetConfig+0x1d4>)
 80042a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a6:	bf00      	nop
 80042a8:	080042cd 	.word	0x080042cd
 80042ac:	080042eb 	.word	0x080042eb
 80042b0:	080042d5 	.word	0x080042d5
 80042b4:	080042eb 	.word	0x080042eb
 80042b8:	080042db 	.word	0x080042db
 80042bc:	080042eb 	.word	0x080042eb
 80042c0:	080042eb 	.word	0x080042eb
 80042c4:	080042eb 	.word	0x080042eb
 80042c8:	080042e3 	.word	0x080042e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042cc:	f7ff f92c 	bl	8003528 <HAL_RCC_GetPCLK1Freq>
 80042d0:	61f8      	str	r0, [r7, #28]
        break;
 80042d2:	e010      	b.n	80042f6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042d4:	4b44      	ldr	r3, [pc, #272]	@ (80043e8 <UART_SetConfig+0x314>)
 80042d6:	61fb      	str	r3, [r7, #28]
        break;
 80042d8:	e00d      	b.n	80042f6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042da:	f7ff f88d 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80042de:	61f8      	str	r0, [r7, #28]
        break;
 80042e0:	e009      	b.n	80042f6 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042e6:	61fb      	str	r3, [r7, #28]
        break;
 80042e8:	e005      	b.n	80042f6 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80042ea:	2300      	movs	r3, #0
 80042ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80042f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 8107 	beq.w	800450c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	4613      	mov	r3, r2
 8004304:	005b      	lsls	r3, r3, #1
 8004306:	4413      	add	r3, r2
 8004308:	69fa      	ldr	r2, [r7, #28]
 800430a:	429a      	cmp	r2, r3
 800430c:	d305      	bcc.n	800431a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004314:	69fa      	ldr	r2, [r7, #28]
 8004316:	429a      	cmp	r2, r3
 8004318:	d903      	bls.n	8004322 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004320:	e0f4      	b.n	800450c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	2200      	movs	r2, #0
 8004326:	461c      	mov	r4, r3
 8004328:	4615      	mov	r5, r2
 800432a:	f04f 0200 	mov.w	r2, #0
 800432e:	f04f 0300 	mov.w	r3, #0
 8004332:	022b      	lsls	r3, r5, #8
 8004334:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004338:	0222      	lsls	r2, r4, #8
 800433a:	68f9      	ldr	r1, [r7, #12]
 800433c:	6849      	ldr	r1, [r1, #4]
 800433e:	0849      	lsrs	r1, r1, #1
 8004340:	2000      	movs	r0, #0
 8004342:	4688      	mov	r8, r1
 8004344:	4681      	mov	r9, r0
 8004346:	eb12 0a08 	adds.w	sl, r2, r8
 800434a:	eb43 0b09 	adc.w	fp, r3, r9
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	603b      	str	r3, [r7, #0]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	e9d7 2300 	ldrd	r2, r3, [r7]
 800435c:	4650      	mov	r0, sl
 800435e:	4659      	mov	r1, fp
 8004360:	f7fb ff8e 	bl	8000280 <__aeabi_uldivmod>
 8004364:	4602      	mov	r2, r0
 8004366:	460b      	mov	r3, r1
 8004368:	4613      	mov	r3, r2
 800436a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004372:	d308      	bcc.n	8004386 <UART_SetConfig+0x2b2>
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800437a:	d204      	bcs.n	8004386 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	69ba      	ldr	r2, [r7, #24]
 8004382:	60da      	str	r2, [r3, #12]
 8004384:	e0c2      	b.n	800450c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800438c:	e0be      	b.n	800450c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004396:	d16a      	bne.n	800446e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8004398:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800439c:	2b08      	cmp	r3, #8
 800439e:	d834      	bhi.n	800440a <UART_SetConfig+0x336>
 80043a0:	a201      	add	r2, pc, #4	@ (adr r2, 80043a8 <UART_SetConfig+0x2d4>)
 80043a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a6:	bf00      	nop
 80043a8:	080043cd 	.word	0x080043cd
 80043ac:	080043ed 	.word	0x080043ed
 80043b0:	080043f5 	.word	0x080043f5
 80043b4:	0800440b 	.word	0x0800440b
 80043b8:	080043fb 	.word	0x080043fb
 80043bc:	0800440b 	.word	0x0800440b
 80043c0:	0800440b 	.word	0x0800440b
 80043c4:	0800440b 	.word	0x0800440b
 80043c8:	08004403 	.word	0x08004403
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043cc:	f7ff f8ac 	bl	8003528 <HAL_RCC_GetPCLK1Freq>
 80043d0:	61f8      	str	r0, [r7, #28]
        break;
 80043d2:	e020      	b.n	8004416 <UART_SetConfig+0x342>
 80043d4:	efff69f3 	.word	0xefff69f3
 80043d8:	40008000 	.word	0x40008000
 80043dc:	40013800 	.word	0x40013800
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40004400 	.word	0x40004400
 80043e8:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043ec:	f7ff f8b2 	bl	8003554 <HAL_RCC_GetPCLK2Freq>
 80043f0:	61f8      	str	r0, [r7, #28]
        break;
 80043f2:	e010      	b.n	8004416 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004528 <UART_SetConfig+0x454>)
 80043f6:	61fb      	str	r3, [r7, #28]
        break;
 80043f8:	e00d      	b.n	8004416 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043fa:	f7fe fffd 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80043fe:	61f8      	str	r0, [r7, #28]
        break;
 8004400:	e009      	b.n	8004416 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004406:	61fb      	str	r3, [r7, #28]
        break;
 8004408:	e005      	b.n	8004416 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800440a:	2300      	movs	r3, #0
 800440c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004414:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d077      	beq.n	800450c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	005a      	lsls	r2, r3, #1
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	085b      	lsrs	r3, r3, #1
 8004426:	441a      	add	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	2b0f      	cmp	r3, #15
 8004436:	d916      	bls.n	8004466 <UART_SetConfig+0x392>
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443e:	d212      	bcs.n	8004466 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	b29b      	uxth	r3, r3
 8004444:	f023 030f 	bic.w	r3, r3, #15
 8004448:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	085b      	lsrs	r3, r3, #1
 800444e:	b29b      	uxth	r3, r3
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	b29a      	uxth	r2, r3
 8004456:	8afb      	ldrh	r3, [r7, #22]
 8004458:	4313      	orrs	r3, r2
 800445a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	8afa      	ldrh	r2, [r7, #22]
 8004462:	60da      	str	r2, [r3, #12]
 8004464:	e052      	b.n	800450c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800446c:	e04e      	b.n	800450c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800446e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004472:	2b08      	cmp	r3, #8
 8004474:	d827      	bhi.n	80044c6 <UART_SetConfig+0x3f2>
 8004476:	a201      	add	r2, pc, #4	@ (adr r2, 800447c <UART_SetConfig+0x3a8>)
 8004478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447c:	080044a1 	.word	0x080044a1
 8004480:	080044a9 	.word	0x080044a9
 8004484:	080044b1 	.word	0x080044b1
 8004488:	080044c7 	.word	0x080044c7
 800448c:	080044b7 	.word	0x080044b7
 8004490:	080044c7 	.word	0x080044c7
 8004494:	080044c7 	.word	0x080044c7
 8004498:	080044c7 	.word	0x080044c7
 800449c:	080044bf 	.word	0x080044bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044a0:	f7ff f842 	bl	8003528 <HAL_RCC_GetPCLK1Freq>
 80044a4:	61f8      	str	r0, [r7, #28]
        break;
 80044a6:	e014      	b.n	80044d2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80044a8:	f7ff f854 	bl	8003554 <HAL_RCC_GetPCLK2Freq>
 80044ac:	61f8      	str	r0, [r7, #28]
        break;
 80044ae:	e010      	b.n	80044d2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <UART_SetConfig+0x454>)
 80044b2:	61fb      	str	r3, [r7, #28]
        break;
 80044b4:	e00d      	b.n	80044d2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044b6:	f7fe ff9f 	bl	80033f8 <HAL_RCC_GetSysClockFreq>
 80044ba:	61f8      	str	r0, [r7, #28]
        break;
 80044bc:	e009      	b.n	80044d2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044c2:	61fb      	str	r3, [r7, #28]
        break;
 80044c4:	e005      	b.n	80044d2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80044d0:	bf00      	nop
    }

    if (pclk != 0U)
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d019      	beq.n	800450c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	085a      	lsrs	r2, r3, #1
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	441a      	add	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	d909      	bls.n	8004506 <UART_SetConfig+0x432>
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f8:	d205      	bcs.n	8004506 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044fa:	69bb      	ldr	r3, [r7, #24]
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	e002      	b.n	800450c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004518:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800451c:	4618      	mov	r0, r3
 800451e:	3728      	adds	r7, #40	@ 0x28
 8004520:	46bd      	mov	sp, r7
 8004522:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004526:	bf00      	nop
 8004528:	00f42400 	.word	0x00f42400

0800452c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c0:	f003 0310 	and.w	r3, r3, #16
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00a      	beq.n	80045de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e2:	f003 0320 	and.w	r3, r3, #32
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004608:	2b00      	cmp	r3, #0
 800460a:	d01a      	beq.n	8004642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800462a:	d10a      	bne.n	8004642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00a      	beq.n	8004664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	605a      	str	r2, [r3, #4]
  }
}
 8004664:	bf00      	nop
 8004666:	370c      	adds	r7, #12
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b098      	sub	sp, #96	@ 0x60
 8004674:	af02      	add	r7, sp, #8
 8004676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004680:	f7fc fc06 	bl	8000e90 <HAL_GetTick>
 8004684:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b08      	cmp	r3, #8
 8004692:	d12e      	bne.n	80046f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004694:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800469c:	2200      	movs	r2, #0
 800469e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 f88c 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d021      	beq.n	80046f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b6:	e853 3f00 	ldrex	r3, [r3]
 80046ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	461a      	mov	r2, r3
 80046ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80046ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046d4:	e841 2300 	strex	r3, r2, [r1]
 80046d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1e6      	bne.n	80046ae <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2220      	movs	r2, #32
 80046e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e062      	b.n	80047b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d149      	bne.n	8004794 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004700:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004704:	9300      	str	r3, [sp, #0]
 8004706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004708:	2200      	movs	r2, #0
 800470a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 f856 	bl	80047c0 <UART_WaitOnFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d03c      	beq.n	8004794 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004722:	e853 3f00 	ldrex	r3, [r3]
 8004726:	623b      	str	r3, [r7, #32]
   return(result);
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800472e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	461a      	mov	r2, r3
 8004736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004738:	633b      	str	r3, [r7, #48]	@ 0x30
 800473a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800473c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800473e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004740:	e841 2300 	strex	r3, r2, [r1]
 8004744:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1e6      	bne.n	800471a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	3308      	adds	r3, #8
 8004752:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	e853 3f00 	ldrex	r3, [r3]
 800475a:	60fb      	str	r3, [r7, #12]
   return(result);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f023 0301 	bic.w	r3, r3, #1
 8004762:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3308      	adds	r3, #8
 800476a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800476c:	61fa      	str	r2, [r7, #28]
 800476e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004770:	69b9      	ldr	r1, [r7, #24]
 8004772:	69fa      	ldr	r2, [r7, #28]
 8004774:	e841 2300 	strex	r3, r2, [r1]
 8004778:	617b      	str	r3, [r7, #20]
   return(result);
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1e5      	bne.n	800474c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2220      	movs	r2, #32
 8004784:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e011      	b.n	80047b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2220      	movs	r2, #32
 800479e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3758      	adds	r7, #88	@ 0x58
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	603b      	str	r3, [r7, #0]
 80047cc:	4613      	mov	r3, r2
 80047ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d0:	e04f      	b.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d8:	d04b      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047da:	f7fc fb59 	bl	8000e90 <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d302      	bcc.n	80047f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e04e      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0304 	and.w	r3, r3, #4
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d037      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	2b80      	cmp	r3, #128	@ 0x80
 8004806:	d034      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2b40      	cmp	r3, #64	@ 0x40
 800480c:	d031      	beq.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	f003 0308 	and.w	r3, r3, #8
 8004818:	2b08      	cmp	r3, #8
 800481a:	d110      	bne.n	800483e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2208      	movs	r2, #8
 8004822:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 f838 	bl	800489a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2208      	movs	r2, #8
 800482e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e029      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	69db      	ldr	r3, [r3, #28]
 8004844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004848:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800484c:	d111      	bne.n	8004872 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f81e 	bl	800489a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2220      	movs	r2, #32
 8004862:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e00f      	b.n	8004892 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69da      	ldr	r2, [r3, #28]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	4013      	ands	r3, r2
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	bf0c      	ite	eq
 8004882:	2301      	moveq	r3, #1
 8004884:	2300      	movne	r3, #0
 8004886:	b2db      	uxtb	r3, r3
 8004888:	461a      	mov	r2, r3
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	429a      	cmp	r2, r3
 800488e:	d0a0      	beq.n	80047d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800489a:	b480      	push	{r7}
 800489c:	b095      	sub	sp, #84	@ 0x54
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048aa:	e853 3f00 	ldrex	r3, [r3]
 80048ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	461a      	mov	r2, r3
 80048be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048c8:	e841 2300 	strex	r3, r2, [r1]
 80048cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1e6      	bne.n	80048a2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	3308      	adds	r3, #8
 80048da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048dc:	6a3b      	ldr	r3, [r7, #32]
 80048de:	e853 3f00 	ldrex	r3, [r3]
 80048e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	f023 0301 	bic.w	r3, r3, #1
 80048ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	3308      	adds	r3, #8
 80048f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048fc:	e841 2300 	strex	r3, r2, [r1]
 8004900:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	2b00      	cmp	r3, #0
 8004906:	d1e5      	bne.n	80048d4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490c:	2b01      	cmp	r3, #1
 800490e:	d118      	bne.n	8004942 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	e853 3f00 	ldrex	r3, [r3]
 800491c:	60bb      	str	r3, [r7, #8]
   return(result);
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f023 0310 	bic.w	r3, r3, #16
 8004924:	647b      	str	r3, [r7, #68]	@ 0x44
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	461a      	mov	r2, r3
 800492c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492e:	61bb      	str	r3, [r7, #24]
 8004930:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004932:	6979      	ldr	r1, [r7, #20]
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	e841 2300 	strex	r3, r2, [r1]
 800493a:	613b      	str	r3, [r7, #16]
   return(result);
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1e6      	bne.n	8004910 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2220      	movs	r2, #32
 8004946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004956:	bf00      	nop
 8004958:	3754      	adds	r7, #84	@ 0x54
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
	...

08004964 <sniprintf>:
 8004964:	b40c      	push	{r2, r3}
 8004966:	b530      	push	{r4, r5, lr}
 8004968:	4b18      	ldr	r3, [pc, #96]	@ (80049cc <sniprintf+0x68>)
 800496a:	1e0c      	subs	r4, r1, #0
 800496c:	681d      	ldr	r5, [r3, #0]
 800496e:	b09d      	sub	sp, #116	@ 0x74
 8004970:	da08      	bge.n	8004984 <sniprintf+0x20>
 8004972:	238b      	movs	r3, #139	@ 0x8b
 8004974:	602b      	str	r3, [r5, #0]
 8004976:	f04f 30ff 	mov.w	r0, #4294967295
 800497a:	b01d      	add	sp, #116	@ 0x74
 800497c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004980:	b002      	add	sp, #8
 8004982:	4770      	bx	lr
 8004984:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004988:	f8ad 3014 	strh.w	r3, [sp, #20]
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004992:	bf14      	ite	ne
 8004994:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004998:	4623      	moveq	r3, r4
 800499a:	9304      	str	r3, [sp, #16]
 800499c:	9307      	str	r3, [sp, #28]
 800499e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80049a2:	9002      	str	r0, [sp, #8]
 80049a4:	9006      	str	r0, [sp, #24]
 80049a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80049aa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80049ac:	ab21      	add	r3, sp, #132	@ 0x84
 80049ae:	a902      	add	r1, sp, #8
 80049b0:	4628      	mov	r0, r5
 80049b2:	9301      	str	r3, [sp, #4]
 80049b4:	f000 f994 	bl	8004ce0 <_svfiprintf_r>
 80049b8:	1c43      	adds	r3, r0, #1
 80049ba:	bfbc      	itt	lt
 80049bc:	238b      	movlt	r3, #139	@ 0x8b
 80049be:	602b      	strlt	r3, [r5, #0]
 80049c0:	2c00      	cmp	r4, #0
 80049c2:	d0da      	beq.n	800497a <sniprintf+0x16>
 80049c4:	9b02      	ldr	r3, [sp, #8]
 80049c6:	2200      	movs	r2, #0
 80049c8:	701a      	strb	r2, [r3, #0]
 80049ca:	e7d6      	b.n	800497a <sniprintf+0x16>
 80049cc:	2000000c 	.word	0x2000000c

080049d0 <memset>:
 80049d0:	4402      	add	r2, r0
 80049d2:	4603      	mov	r3, r0
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d100      	bne.n	80049da <memset+0xa>
 80049d8:	4770      	bx	lr
 80049da:	f803 1b01 	strb.w	r1, [r3], #1
 80049de:	e7f9      	b.n	80049d4 <memset+0x4>

080049e0 <__errno>:
 80049e0:	4b01      	ldr	r3, [pc, #4]	@ (80049e8 <__errno+0x8>)
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	2000000c 	.word	0x2000000c

080049ec <__libc_init_array>:
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004a24 <__libc_init_array+0x38>)
 80049f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004a28 <__libc_init_array+0x3c>)
 80049f2:	1b64      	subs	r4, r4, r5
 80049f4:	10a4      	asrs	r4, r4, #2
 80049f6:	2600      	movs	r6, #0
 80049f8:	42a6      	cmp	r6, r4
 80049fa:	d109      	bne.n	8004a10 <__libc_init_array+0x24>
 80049fc:	4d0b      	ldr	r5, [pc, #44]	@ (8004a2c <__libc_init_array+0x40>)
 80049fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004a30 <__libc_init_array+0x44>)
 8004a00:	f000 fc64 	bl	80052cc <_init>
 8004a04:	1b64      	subs	r4, r4, r5
 8004a06:	10a4      	asrs	r4, r4, #2
 8004a08:	2600      	movs	r6, #0
 8004a0a:	42a6      	cmp	r6, r4
 8004a0c:	d105      	bne.n	8004a1a <__libc_init_array+0x2e>
 8004a0e:	bd70      	pop	{r4, r5, r6, pc}
 8004a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a14:	4798      	blx	r3
 8004a16:	3601      	adds	r6, #1
 8004a18:	e7ee      	b.n	80049f8 <__libc_init_array+0xc>
 8004a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a1e:	4798      	blx	r3
 8004a20:	3601      	adds	r6, #1
 8004a22:	e7f2      	b.n	8004a0a <__libc_init_array+0x1e>
 8004a24:	08005380 	.word	0x08005380
 8004a28:	08005380 	.word	0x08005380
 8004a2c:	08005380 	.word	0x08005380
 8004a30:	08005384 	.word	0x08005384

08004a34 <__retarget_lock_acquire_recursive>:
 8004a34:	4770      	bx	lr

08004a36 <__retarget_lock_release_recursive>:
 8004a36:	4770      	bx	lr

08004a38 <_free_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	2900      	cmp	r1, #0
 8004a3e:	d041      	beq.n	8004ac4 <_free_r+0x8c>
 8004a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a44:	1f0c      	subs	r4, r1, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bfb8      	it	lt
 8004a4a:	18e4      	addlt	r4, r4, r3
 8004a4c:	f000 f8e0 	bl	8004c10 <__malloc_lock>
 8004a50:	4a1d      	ldr	r2, [pc, #116]	@ (8004ac8 <_free_r+0x90>)
 8004a52:	6813      	ldr	r3, [r2, #0]
 8004a54:	b933      	cbnz	r3, 8004a64 <_free_r+0x2c>
 8004a56:	6063      	str	r3, [r4, #4]
 8004a58:	6014      	str	r4, [r2, #0]
 8004a5a:	4628      	mov	r0, r5
 8004a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a60:	f000 b8dc 	b.w	8004c1c <__malloc_unlock>
 8004a64:	42a3      	cmp	r3, r4
 8004a66:	d908      	bls.n	8004a7a <_free_r+0x42>
 8004a68:	6820      	ldr	r0, [r4, #0]
 8004a6a:	1821      	adds	r1, r4, r0
 8004a6c:	428b      	cmp	r3, r1
 8004a6e:	bf01      	itttt	eq
 8004a70:	6819      	ldreq	r1, [r3, #0]
 8004a72:	685b      	ldreq	r3, [r3, #4]
 8004a74:	1809      	addeq	r1, r1, r0
 8004a76:	6021      	streq	r1, [r4, #0]
 8004a78:	e7ed      	b.n	8004a56 <_free_r+0x1e>
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	b10b      	cbz	r3, 8004a84 <_free_r+0x4c>
 8004a80:	42a3      	cmp	r3, r4
 8004a82:	d9fa      	bls.n	8004a7a <_free_r+0x42>
 8004a84:	6811      	ldr	r1, [r2, #0]
 8004a86:	1850      	adds	r0, r2, r1
 8004a88:	42a0      	cmp	r0, r4
 8004a8a:	d10b      	bne.n	8004aa4 <_free_r+0x6c>
 8004a8c:	6820      	ldr	r0, [r4, #0]
 8004a8e:	4401      	add	r1, r0
 8004a90:	1850      	adds	r0, r2, r1
 8004a92:	4283      	cmp	r3, r0
 8004a94:	6011      	str	r1, [r2, #0]
 8004a96:	d1e0      	bne.n	8004a5a <_free_r+0x22>
 8004a98:	6818      	ldr	r0, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	6053      	str	r3, [r2, #4]
 8004a9e:	4408      	add	r0, r1
 8004aa0:	6010      	str	r0, [r2, #0]
 8004aa2:	e7da      	b.n	8004a5a <_free_r+0x22>
 8004aa4:	d902      	bls.n	8004aac <_free_r+0x74>
 8004aa6:	230c      	movs	r3, #12
 8004aa8:	602b      	str	r3, [r5, #0]
 8004aaa:	e7d6      	b.n	8004a5a <_free_r+0x22>
 8004aac:	6820      	ldr	r0, [r4, #0]
 8004aae:	1821      	adds	r1, r4, r0
 8004ab0:	428b      	cmp	r3, r1
 8004ab2:	bf04      	itt	eq
 8004ab4:	6819      	ldreq	r1, [r3, #0]
 8004ab6:	685b      	ldreq	r3, [r3, #4]
 8004ab8:	6063      	str	r3, [r4, #4]
 8004aba:	bf04      	itt	eq
 8004abc:	1809      	addeq	r1, r1, r0
 8004abe:	6021      	streq	r1, [r4, #0]
 8004ac0:	6054      	str	r4, [r2, #4]
 8004ac2:	e7ca      	b.n	8004a5a <_free_r+0x22>
 8004ac4:	bd38      	pop	{r3, r4, r5, pc}
 8004ac6:	bf00      	nop
 8004ac8:	200003a8 	.word	0x200003a8

08004acc <sbrk_aligned>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	4e0f      	ldr	r6, [pc, #60]	@ (8004b0c <sbrk_aligned+0x40>)
 8004ad0:	460c      	mov	r4, r1
 8004ad2:	6831      	ldr	r1, [r6, #0]
 8004ad4:	4605      	mov	r5, r0
 8004ad6:	b911      	cbnz	r1, 8004ade <sbrk_aligned+0x12>
 8004ad8:	f000 fba4 	bl	8005224 <_sbrk_r>
 8004adc:	6030      	str	r0, [r6, #0]
 8004ade:	4621      	mov	r1, r4
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f000 fb9f 	bl	8005224 <_sbrk_r>
 8004ae6:	1c43      	adds	r3, r0, #1
 8004ae8:	d103      	bne.n	8004af2 <sbrk_aligned+0x26>
 8004aea:	f04f 34ff 	mov.w	r4, #4294967295
 8004aee:	4620      	mov	r0, r4
 8004af0:	bd70      	pop	{r4, r5, r6, pc}
 8004af2:	1cc4      	adds	r4, r0, #3
 8004af4:	f024 0403 	bic.w	r4, r4, #3
 8004af8:	42a0      	cmp	r0, r4
 8004afa:	d0f8      	beq.n	8004aee <sbrk_aligned+0x22>
 8004afc:	1a21      	subs	r1, r4, r0
 8004afe:	4628      	mov	r0, r5
 8004b00:	f000 fb90 	bl	8005224 <_sbrk_r>
 8004b04:	3001      	adds	r0, #1
 8004b06:	d1f2      	bne.n	8004aee <sbrk_aligned+0x22>
 8004b08:	e7ef      	b.n	8004aea <sbrk_aligned+0x1e>
 8004b0a:	bf00      	nop
 8004b0c:	200003a4 	.word	0x200003a4

08004b10 <_malloc_r>:
 8004b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b14:	1ccd      	adds	r5, r1, #3
 8004b16:	f025 0503 	bic.w	r5, r5, #3
 8004b1a:	3508      	adds	r5, #8
 8004b1c:	2d0c      	cmp	r5, #12
 8004b1e:	bf38      	it	cc
 8004b20:	250c      	movcc	r5, #12
 8004b22:	2d00      	cmp	r5, #0
 8004b24:	4606      	mov	r6, r0
 8004b26:	db01      	blt.n	8004b2c <_malloc_r+0x1c>
 8004b28:	42a9      	cmp	r1, r5
 8004b2a:	d904      	bls.n	8004b36 <_malloc_r+0x26>
 8004b2c:	230c      	movs	r3, #12
 8004b2e:	6033      	str	r3, [r6, #0]
 8004b30:	2000      	movs	r0, #0
 8004b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c0c <_malloc_r+0xfc>
 8004b3a:	f000 f869 	bl	8004c10 <__malloc_lock>
 8004b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8004b42:	461c      	mov	r4, r3
 8004b44:	bb44      	cbnz	r4, 8004b98 <_malloc_r+0x88>
 8004b46:	4629      	mov	r1, r5
 8004b48:	4630      	mov	r0, r6
 8004b4a:	f7ff ffbf 	bl	8004acc <sbrk_aligned>
 8004b4e:	1c43      	adds	r3, r0, #1
 8004b50:	4604      	mov	r4, r0
 8004b52:	d158      	bne.n	8004c06 <_malloc_r+0xf6>
 8004b54:	f8d8 4000 	ldr.w	r4, [r8]
 8004b58:	4627      	mov	r7, r4
 8004b5a:	2f00      	cmp	r7, #0
 8004b5c:	d143      	bne.n	8004be6 <_malloc_r+0xd6>
 8004b5e:	2c00      	cmp	r4, #0
 8004b60:	d04b      	beq.n	8004bfa <_malloc_r+0xea>
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	4639      	mov	r1, r7
 8004b66:	4630      	mov	r0, r6
 8004b68:	eb04 0903 	add.w	r9, r4, r3
 8004b6c:	f000 fb5a 	bl	8005224 <_sbrk_r>
 8004b70:	4581      	cmp	r9, r0
 8004b72:	d142      	bne.n	8004bfa <_malloc_r+0xea>
 8004b74:	6821      	ldr	r1, [r4, #0]
 8004b76:	1a6d      	subs	r5, r5, r1
 8004b78:	4629      	mov	r1, r5
 8004b7a:	4630      	mov	r0, r6
 8004b7c:	f7ff ffa6 	bl	8004acc <sbrk_aligned>
 8004b80:	3001      	adds	r0, #1
 8004b82:	d03a      	beq.n	8004bfa <_malloc_r+0xea>
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	442b      	add	r3, r5
 8004b88:	6023      	str	r3, [r4, #0]
 8004b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	bb62      	cbnz	r2, 8004bec <_malloc_r+0xdc>
 8004b92:	f8c8 7000 	str.w	r7, [r8]
 8004b96:	e00f      	b.n	8004bb8 <_malloc_r+0xa8>
 8004b98:	6822      	ldr	r2, [r4, #0]
 8004b9a:	1b52      	subs	r2, r2, r5
 8004b9c:	d420      	bmi.n	8004be0 <_malloc_r+0xd0>
 8004b9e:	2a0b      	cmp	r2, #11
 8004ba0:	d917      	bls.n	8004bd2 <_malloc_r+0xc2>
 8004ba2:	1961      	adds	r1, r4, r5
 8004ba4:	42a3      	cmp	r3, r4
 8004ba6:	6025      	str	r5, [r4, #0]
 8004ba8:	bf18      	it	ne
 8004baa:	6059      	strne	r1, [r3, #4]
 8004bac:	6863      	ldr	r3, [r4, #4]
 8004bae:	bf08      	it	eq
 8004bb0:	f8c8 1000 	streq.w	r1, [r8]
 8004bb4:	5162      	str	r2, [r4, r5]
 8004bb6:	604b      	str	r3, [r1, #4]
 8004bb8:	4630      	mov	r0, r6
 8004bba:	f000 f82f 	bl	8004c1c <__malloc_unlock>
 8004bbe:	f104 000b 	add.w	r0, r4, #11
 8004bc2:	1d23      	adds	r3, r4, #4
 8004bc4:	f020 0007 	bic.w	r0, r0, #7
 8004bc8:	1ac2      	subs	r2, r0, r3
 8004bca:	bf1c      	itt	ne
 8004bcc:	1a1b      	subne	r3, r3, r0
 8004bce:	50a3      	strne	r3, [r4, r2]
 8004bd0:	e7af      	b.n	8004b32 <_malloc_r+0x22>
 8004bd2:	6862      	ldr	r2, [r4, #4]
 8004bd4:	42a3      	cmp	r3, r4
 8004bd6:	bf0c      	ite	eq
 8004bd8:	f8c8 2000 	streq.w	r2, [r8]
 8004bdc:	605a      	strne	r2, [r3, #4]
 8004bde:	e7eb      	b.n	8004bb8 <_malloc_r+0xa8>
 8004be0:	4623      	mov	r3, r4
 8004be2:	6864      	ldr	r4, [r4, #4]
 8004be4:	e7ae      	b.n	8004b44 <_malloc_r+0x34>
 8004be6:	463c      	mov	r4, r7
 8004be8:	687f      	ldr	r7, [r7, #4]
 8004bea:	e7b6      	b.n	8004b5a <_malloc_r+0x4a>
 8004bec:	461a      	mov	r2, r3
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	42a3      	cmp	r3, r4
 8004bf2:	d1fb      	bne.n	8004bec <_malloc_r+0xdc>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	6053      	str	r3, [r2, #4]
 8004bf8:	e7de      	b.n	8004bb8 <_malloc_r+0xa8>
 8004bfa:	230c      	movs	r3, #12
 8004bfc:	6033      	str	r3, [r6, #0]
 8004bfe:	4630      	mov	r0, r6
 8004c00:	f000 f80c 	bl	8004c1c <__malloc_unlock>
 8004c04:	e794      	b.n	8004b30 <_malloc_r+0x20>
 8004c06:	6005      	str	r5, [r0, #0]
 8004c08:	e7d6      	b.n	8004bb8 <_malloc_r+0xa8>
 8004c0a:	bf00      	nop
 8004c0c:	200003a8 	.word	0x200003a8

08004c10 <__malloc_lock>:
 8004c10:	4801      	ldr	r0, [pc, #4]	@ (8004c18 <__malloc_lock+0x8>)
 8004c12:	f7ff bf0f 	b.w	8004a34 <__retarget_lock_acquire_recursive>
 8004c16:	bf00      	nop
 8004c18:	200003a0 	.word	0x200003a0

08004c1c <__malloc_unlock>:
 8004c1c:	4801      	ldr	r0, [pc, #4]	@ (8004c24 <__malloc_unlock+0x8>)
 8004c1e:	f7ff bf0a 	b.w	8004a36 <__retarget_lock_release_recursive>
 8004c22:	bf00      	nop
 8004c24:	200003a0 	.word	0x200003a0

08004c28 <__ssputs_r>:
 8004c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c2c:	688e      	ldr	r6, [r1, #8]
 8004c2e:	461f      	mov	r7, r3
 8004c30:	42be      	cmp	r6, r7
 8004c32:	680b      	ldr	r3, [r1, #0]
 8004c34:	4682      	mov	sl, r0
 8004c36:	460c      	mov	r4, r1
 8004c38:	4690      	mov	r8, r2
 8004c3a:	d82d      	bhi.n	8004c98 <__ssputs_r+0x70>
 8004c3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004c44:	d026      	beq.n	8004c94 <__ssputs_r+0x6c>
 8004c46:	6965      	ldr	r5, [r4, #20]
 8004c48:	6909      	ldr	r1, [r1, #16]
 8004c4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c4e:	eba3 0901 	sub.w	r9, r3, r1
 8004c52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c56:	1c7b      	adds	r3, r7, #1
 8004c58:	444b      	add	r3, r9
 8004c5a:	106d      	asrs	r5, r5, #1
 8004c5c:	429d      	cmp	r5, r3
 8004c5e:	bf38      	it	cc
 8004c60:	461d      	movcc	r5, r3
 8004c62:	0553      	lsls	r3, r2, #21
 8004c64:	d527      	bpl.n	8004cb6 <__ssputs_r+0x8e>
 8004c66:	4629      	mov	r1, r5
 8004c68:	f7ff ff52 	bl	8004b10 <_malloc_r>
 8004c6c:	4606      	mov	r6, r0
 8004c6e:	b360      	cbz	r0, 8004cca <__ssputs_r+0xa2>
 8004c70:	6921      	ldr	r1, [r4, #16]
 8004c72:	464a      	mov	r2, r9
 8004c74:	f000 fae6 	bl	8005244 <memcpy>
 8004c78:	89a3      	ldrh	r3, [r4, #12]
 8004c7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004c7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c82:	81a3      	strh	r3, [r4, #12]
 8004c84:	6126      	str	r6, [r4, #16]
 8004c86:	6165      	str	r5, [r4, #20]
 8004c88:	444e      	add	r6, r9
 8004c8a:	eba5 0509 	sub.w	r5, r5, r9
 8004c8e:	6026      	str	r6, [r4, #0]
 8004c90:	60a5      	str	r5, [r4, #8]
 8004c92:	463e      	mov	r6, r7
 8004c94:	42be      	cmp	r6, r7
 8004c96:	d900      	bls.n	8004c9a <__ssputs_r+0x72>
 8004c98:	463e      	mov	r6, r7
 8004c9a:	6820      	ldr	r0, [r4, #0]
 8004c9c:	4632      	mov	r2, r6
 8004c9e:	4641      	mov	r1, r8
 8004ca0:	f000 faa6 	bl	80051f0 <memmove>
 8004ca4:	68a3      	ldr	r3, [r4, #8]
 8004ca6:	1b9b      	subs	r3, r3, r6
 8004ca8:	60a3      	str	r3, [r4, #8]
 8004caa:	6823      	ldr	r3, [r4, #0]
 8004cac:	4433      	add	r3, r6
 8004cae:	6023      	str	r3, [r4, #0]
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cb6:	462a      	mov	r2, r5
 8004cb8:	f000 fad2 	bl	8005260 <_realloc_r>
 8004cbc:	4606      	mov	r6, r0
 8004cbe:	2800      	cmp	r0, #0
 8004cc0:	d1e0      	bne.n	8004c84 <__ssputs_r+0x5c>
 8004cc2:	6921      	ldr	r1, [r4, #16]
 8004cc4:	4650      	mov	r0, sl
 8004cc6:	f7ff feb7 	bl	8004a38 <_free_r>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	f8ca 3000 	str.w	r3, [sl]
 8004cd0:	89a3      	ldrh	r3, [r4, #12]
 8004cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cd6:	81a3      	strh	r3, [r4, #12]
 8004cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cdc:	e7e9      	b.n	8004cb2 <__ssputs_r+0x8a>
	...

08004ce0 <_svfiprintf_r>:
 8004ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ce4:	4698      	mov	r8, r3
 8004ce6:	898b      	ldrh	r3, [r1, #12]
 8004ce8:	061b      	lsls	r3, r3, #24
 8004cea:	b09d      	sub	sp, #116	@ 0x74
 8004cec:	4607      	mov	r7, r0
 8004cee:	460d      	mov	r5, r1
 8004cf0:	4614      	mov	r4, r2
 8004cf2:	d510      	bpl.n	8004d16 <_svfiprintf_r+0x36>
 8004cf4:	690b      	ldr	r3, [r1, #16]
 8004cf6:	b973      	cbnz	r3, 8004d16 <_svfiprintf_r+0x36>
 8004cf8:	2140      	movs	r1, #64	@ 0x40
 8004cfa:	f7ff ff09 	bl	8004b10 <_malloc_r>
 8004cfe:	6028      	str	r0, [r5, #0]
 8004d00:	6128      	str	r0, [r5, #16]
 8004d02:	b930      	cbnz	r0, 8004d12 <_svfiprintf_r+0x32>
 8004d04:	230c      	movs	r3, #12
 8004d06:	603b      	str	r3, [r7, #0]
 8004d08:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0c:	b01d      	add	sp, #116	@ 0x74
 8004d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d12:	2340      	movs	r3, #64	@ 0x40
 8004d14:	616b      	str	r3, [r5, #20]
 8004d16:	2300      	movs	r3, #0
 8004d18:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d1a:	2320      	movs	r3, #32
 8004d1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004d20:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d24:	2330      	movs	r3, #48	@ 0x30
 8004d26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004ec4 <_svfiprintf_r+0x1e4>
 8004d2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d2e:	f04f 0901 	mov.w	r9, #1
 8004d32:	4623      	mov	r3, r4
 8004d34:	469a      	mov	sl, r3
 8004d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d3a:	b10a      	cbz	r2, 8004d40 <_svfiprintf_r+0x60>
 8004d3c:	2a25      	cmp	r2, #37	@ 0x25
 8004d3e:	d1f9      	bne.n	8004d34 <_svfiprintf_r+0x54>
 8004d40:	ebba 0b04 	subs.w	fp, sl, r4
 8004d44:	d00b      	beq.n	8004d5e <_svfiprintf_r+0x7e>
 8004d46:	465b      	mov	r3, fp
 8004d48:	4622      	mov	r2, r4
 8004d4a:	4629      	mov	r1, r5
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	f7ff ff6b 	bl	8004c28 <__ssputs_r>
 8004d52:	3001      	adds	r0, #1
 8004d54:	f000 80a7 	beq.w	8004ea6 <_svfiprintf_r+0x1c6>
 8004d58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d5a:	445a      	add	r2, fp
 8004d5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f000 809f 	beq.w	8004ea6 <_svfiprintf_r+0x1c6>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8004d6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d72:	f10a 0a01 	add.w	sl, sl, #1
 8004d76:	9304      	str	r3, [sp, #16]
 8004d78:	9307      	str	r3, [sp, #28]
 8004d7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d80:	4654      	mov	r4, sl
 8004d82:	2205      	movs	r2, #5
 8004d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d88:	484e      	ldr	r0, [pc, #312]	@ (8004ec4 <_svfiprintf_r+0x1e4>)
 8004d8a:	f7fb fa29 	bl	80001e0 <memchr>
 8004d8e:	9a04      	ldr	r2, [sp, #16]
 8004d90:	b9d8      	cbnz	r0, 8004dca <_svfiprintf_r+0xea>
 8004d92:	06d0      	lsls	r0, r2, #27
 8004d94:	bf44      	itt	mi
 8004d96:	2320      	movmi	r3, #32
 8004d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d9c:	0711      	lsls	r1, r2, #28
 8004d9e:	bf44      	itt	mi
 8004da0:	232b      	movmi	r3, #43	@ 0x2b
 8004da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004da6:	f89a 3000 	ldrb.w	r3, [sl]
 8004daa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dac:	d015      	beq.n	8004dda <_svfiprintf_r+0xfa>
 8004dae:	9a07      	ldr	r2, [sp, #28]
 8004db0:	4654      	mov	r4, sl
 8004db2:	2000      	movs	r0, #0
 8004db4:	f04f 0c0a 	mov.w	ip, #10
 8004db8:	4621      	mov	r1, r4
 8004dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004dbe:	3b30      	subs	r3, #48	@ 0x30
 8004dc0:	2b09      	cmp	r3, #9
 8004dc2:	d94b      	bls.n	8004e5c <_svfiprintf_r+0x17c>
 8004dc4:	b1b0      	cbz	r0, 8004df4 <_svfiprintf_r+0x114>
 8004dc6:	9207      	str	r2, [sp, #28]
 8004dc8:	e014      	b.n	8004df4 <_svfiprintf_r+0x114>
 8004dca:	eba0 0308 	sub.w	r3, r0, r8
 8004dce:	fa09 f303 	lsl.w	r3, r9, r3
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	9304      	str	r3, [sp, #16]
 8004dd6:	46a2      	mov	sl, r4
 8004dd8:	e7d2      	b.n	8004d80 <_svfiprintf_r+0xa0>
 8004dda:	9b03      	ldr	r3, [sp, #12]
 8004ddc:	1d19      	adds	r1, r3, #4
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	9103      	str	r1, [sp, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	bfbb      	ittet	lt
 8004de6:	425b      	neglt	r3, r3
 8004de8:	f042 0202 	orrlt.w	r2, r2, #2
 8004dec:	9307      	strge	r3, [sp, #28]
 8004dee:	9307      	strlt	r3, [sp, #28]
 8004df0:	bfb8      	it	lt
 8004df2:	9204      	strlt	r2, [sp, #16]
 8004df4:	7823      	ldrb	r3, [r4, #0]
 8004df6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004df8:	d10a      	bne.n	8004e10 <_svfiprintf_r+0x130>
 8004dfa:	7863      	ldrb	r3, [r4, #1]
 8004dfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dfe:	d132      	bne.n	8004e66 <_svfiprintf_r+0x186>
 8004e00:	9b03      	ldr	r3, [sp, #12]
 8004e02:	1d1a      	adds	r2, r3, #4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	9203      	str	r2, [sp, #12]
 8004e08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004e0c:	3402      	adds	r4, #2
 8004e0e:	9305      	str	r3, [sp, #20]
 8004e10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004ed4 <_svfiprintf_r+0x1f4>
 8004e14:	7821      	ldrb	r1, [r4, #0]
 8004e16:	2203      	movs	r2, #3
 8004e18:	4650      	mov	r0, sl
 8004e1a:	f7fb f9e1 	bl	80001e0 <memchr>
 8004e1e:	b138      	cbz	r0, 8004e30 <_svfiprintf_r+0x150>
 8004e20:	9b04      	ldr	r3, [sp, #16]
 8004e22:	eba0 000a 	sub.w	r0, r0, sl
 8004e26:	2240      	movs	r2, #64	@ 0x40
 8004e28:	4082      	lsls	r2, r0
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	3401      	adds	r4, #1
 8004e2e:	9304      	str	r3, [sp, #16]
 8004e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e34:	4824      	ldr	r0, [pc, #144]	@ (8004ec8 <_svfiprintf_r+0x1e8>)
 8004e36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e3a:	2206      	movs	r2, #6
 8004e3c:	f7fb f9d0 	bl	80001e0 <memchr>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	d036      	beq.n	8004eb2 <_svfiprintf_r+0x1d2>
 8004e44:	4b21      	ldr	r3, [pc, #132]	@ (8004ecc <_svfiprintf_r+0x1ec>)
 8004e46:	bb1b      	cbnz	r3, 8004e90 <_svfiprintf_r+0x1b0>
 8004e48:	9b03      	ldr	r3, [sp, #12]
 8004e4a:	3307      	adds	r3, #7
 8004e4c:	f023 0307 	bic.w	r3, r3, #7
 8004e50:	3308      	adds	r3, #8
 8004e52:	9303      	str	r3, [sp, #12]
 8004e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e56:	4433      	add	r3, r6
 8004e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e5a:	e76a      	b.n	8004d32 <_svfiprintf_r+0x52>
 8004e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e60:	460c      	mov	r4, r1
 8004e62:	2001      	movs	r0, #1
 8004e64:	e7a8      	b.n	8004db8 <_svfiprintf_r+0xd8>
 8004e66:	2300      	movs	r3, #0
 8004e68:	3401      	adds	r4, #1
 8004e6a:	9305      	str	r3, [sp, #20]
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	f04f 0c0a 	mov.w	ip, #10
 8004e72:	4620      	mov	r0, r4
 8004e74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e78:	3a30      	subs	r2, #48	@ 0x30
 8004e7a:	2a09      	cmp	r2, #9
 8004e7c:	d903      	bls.n	8004e86 <_svfiprintf_r+0x1a6>
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0c6      	beq.n	8004e10 <_svfiprintf_r+0x130>
 8004e82:	9105      	str	r1, [sp, #20]
 8004e84:	e7c4      	b.n	8004e10 <_svfiprintf_r+0x130>
 8004e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e8a:	4604      	mov	r4, r0
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e7f0      	b.n	8004e72 <_svfiprintf_r+0x192>
 8004e90:	ab03      	add	r3, sp, #12
 8004e92:	9300      	str	r3, [sp, #0]
 8004e94:	462a      	mov	r2, r5
 8004e96:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed0 <_svfiprintf_r+0x1f0>)
 8004e98:	a904      	add	r1, sp, #16
 8004e9a:	4638      	mov	r0, r7
 8004e9c:	f3af 8000 	nop.w
 8004ea0:	1c42      	adds	r2, r0, #1
 8004ea2:	4606      	mov	r6, r0
 8004ea4:	d1d6      	bne.n	8004e54 <_svfiprintf_r+0x174>
 8004ea6:	89ab      	ldrh	r3, [r5, #12]
 8004ea8:	065b      	lsls	r3, r3, #25
 8004eaa:	f53f af2d 	bmi.w	8004d08 <_svfiprintf_r+0x28>
 8004eae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004eb0:	e72c      	b.n	8004d0c <_svfiprintf_r+0x2c>
 8004eb2:	ab03      	add	r3, sp, #12
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	462a      	mov	r2, r5
 8004eb8:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <_svfiprintf_r+0x1f0>)
 8004eba:	a904      	add	r1, sp, #16
 8004ebc:	4638      	mov	r0, r7
 8004ebe:	f000 f879 	bl	8004fb4 <_printf_i>
 8004ec2:	e7ed      	b.n	8004ea0 <_svfiprintf_r+0x1c0>
 8004ec4:	08005344 	.word	0x08005344
 8004ec8:	0800534e 	.word	0x0800534e
 8004ecc:	00000000 	.word	0x00000000
 8004ed0:	08004c29 	.word	0x08004c29
 8004ed4:	0800534a 	.word	0x0800534a

08004ed8 <_printf_common>:
 8004ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004edc:	4616      	mov	r6, r2
 8004ede:	4698      	mov	r8, r3
 8004ee0:	688a      	ldr	r2, [r1, #8]
 8004ee2:	690b      	ldr	r3, [r1, #16]
 8004ee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	bfb8      	it	lt
 8004eec:	4613      	movlt	r3, r2
 8004eee:	6033      	str	r3, [r6, #0]
 8004ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ef4:	4607      	mov	r7, r0
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	b10a      	cbz	r2, 8004efe <_printf_common+0x26>
 8004efa:	3301      	adds	r3, #1
 8004efc:	6033      	str	r3, [r6, #0]
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	0699      	lsls	r1, r3, #26
 8004f02:	bf42      	ittt	mi
 8004f04:	6833      	ldrmi	r3, [r6, #0]
 8004f06:	3302      	addmi	r3, #2
 8004f08:	6033      	strmi	r3, [r6, #0]
 8004f0a:	6825      	ldr	r5, [r4, #0]
 8004f0c:	f015 0506 	ands.w	r5, r5, #6
 8004f10:	d106      	bne.n	8004f20 <_printf_common+0x48>
 8004f12:	f104 0a19 	add.w	sl, r4, #25
 8004f16:	68e3      	ldr	r3, [r4, #12]
 8004f18:	6832      	ldr	r2, [r6, #0]
 8004f1a:	1a9b      	subs	r3, r3, r2
 8004f1c:	42ab      	cmp	r3, r5
 8004f1e:	dc26      	bgt.n	8004f6e <_printf_common+0x96>
 8004f20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f24:	6822      	ldr	r2, [r4, #0]
 8004f26:	3b00      	subs	r3, #0
 8004f28:	bf18      	it	ne
 8004f2a:	2301      	movne	r3, #1
 8004f2c:	0692      	lsls	r2, r2, #26
 8004f2e:	d42b      	bmi.n	8004f88 <_printf_common+0xb0>
 8004f30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f34:	4641      	mov	r1, r8
 8004f36:	4638      	mov	r0, r7
 8004f38:	47c8      	blx	r9
 8004f3a:	3001      	adds	r0, #1
 8004f3c:	d01e      	beq.n	8004f7c <_printf_common+0xa4>
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	6922      	ldr	r2, [r4, #16]
 8004f42:	f003 0306 	and.w	r3, r3, #6
 8004f46:	2b04      	cmp	r3, #4
 8004f48:	bf02      	ittt	eq
 8004f4a:	68e5      	ldreq	r5, [r4, #12]
 8004f4c:	6833      	ldreq	r3, [r6, #0]
 8004f4e:	1aed      	subeq	r5, r5, r3
 8004f50:	68a3      	ldr	r3, [r4, #8]
 8004f52:	bf0c      	ite	eq
 8004f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f58:	2500      	movne	r5, #0
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	bfc4      	itt	gt
 8004f5e:	1a9b      	subgt	r3, r3, r2
 8004f60:	18ed      	addgt	r5, r5, r3
 8004f62:	2600      	movs	r6, #0
 8004f64:	341a      	adds	r4, #26
 8004f66:	42b5      	cmp	r5, r6
 8004f68:	d11a      	bne.n	8004fa0 <_printf_common+0xc8>
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	e008      	b.n	8004f80 <_printf_common+0xa8>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	4652      	mov	r2, sl
 8004f72:	4641      	mov	r1, r8
 8004f74:	4638      	mov	r0, r7
 8004f76:	47c8      	blx	r9
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d103      	bne.n	8004f84 <_printf_common+0xac>
 8004f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f84:	3501      	adds	r5, #1
 8004f86:	e7c6      	b.n	8004f16 <_printf_common+0x3e>
 8004f88:	18e1      	adds	r1, r4, r3
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	2030      	movs	r0, #48	@ 0x30
 8004f8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f92:	4422      	add	r2, r4
 8004f94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f9c:	3302      	adds	r3, #2
 8004f9e:	e7c7      	b.n	8004f30 <_printf_common+0x58>
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	4641      	mov	r1, r8
 8004fa6:	4638      	mov	r0, r7
 8004fa8:	47c8      	blx	r9
 8004faa:	3001      	adds	r0, #1
 8004fac:	d0e6      	beq.n	8004f7c <_printf_common+0xa4>
 8004fae:	3601      	adds	r6, #1
 8004fb0:	e7d9      	b.n	8004f66 <_printf_common+0x8e>
	...

08004fb4 <_printf_i>:
 8004fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fb8:	7e0f      	ldrb	r7, [r1, #24]
 8004fba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fbc:	2f78      	cmp	r7, #120	@ 0x78
 8004fbe:	4691      	mov	r9, r2
 8004fc0:	4680      	mov	r8, r0
 8004fc2:	460c      	mov	r4, r1
 8004fc4:	469a      	mov	sl, r3
 8004fc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fca:	d807      	bhi.n	8004fdc <_printf_i+0x28>
 8004fcc:	2f62      	cmp	r7, #98	@ 0x62
 8004fce:	d80a      	bhi.n	8004fe6 <_printf_i+0x32>
 8004fd0:	2f00      	cmp	r7, #0
 8004fd2:	f000 80d1 	beq.w	8005178 <_printf_i+0x1c4>
 8004fd6:	2f58      	cmp	r7, #88	@ 0x58
 8004fd8:	f000 80b8 	beq.w	800514c <_printf_i+0x198>
 8004fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fe4:	e03a      	b.n	800505c <_printf_i+0xa8>
 8004fe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fea:	2b15      	cmp	r3, #21
 8004fec:	d8f6      	bhi.n	8004fdc <_printf_i+0x28>
 8004fee:	a101      	add	r1, pc, #4	@ (adr r1, 8004ff4 <_printf_i+0x40>)
 8004ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ff4:	0800504d 	.word	0x0800504d
 8004ff8:	08005061 	.word	0x08005061
 8004ffc:	08004fdd 	.word	0x08004fdd
 8005000:	08004fdd 	.word	0x08004fdd
 8005004:	08004fdd 	.word	0x08004fdd
 8005008:	08004fdd 	.word	0x08004fdd
 800500c:	08005061 	.word	0x08005061
 8005010:	08004fdd 	.word	0x08004fdd
 8005014:	08004fdd 	.word	0x08004fdd
 8005018:	08004fdd 	.word	0x08004fdd
 800501c:	08004fdd 	.word	0x08004fdd
 8005020:	0800515f 	.word	0x0800515f
 8005024:	0800508b 	.word	0x0800508b
 8005028:	08005119 	.word	0x08005119
 800502c:	08004fdd 	.word	0x08004fdd
 8005030:	08004fdd 	.word	0x08004fdd
 8005034:	08005181 	.word	0x08005181
 8005038:	08004fdd 	.word	0x08004fdd
 800503c:	0800508b 	.word	0x0800508b
 8005040:	08004fdd 	.word	0x08004fdd
 8005044:	08004fdd 	.word	0x08004fdd
 8005048:	08005121 	.word	0x08005121
 800504c:	6833      	ldr	r3, [r6, #0]
 800504e:	1d1a      	adds	r2, r3, #4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6032      	str	r2, [r6, #0]
 8005054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800505c:	2301      	movs	r3, #1
 800505e:	e09c      	b.n	800519a <_printf_i+0x1e6>
 8005060:	6833      	ldr	r3, [r6, #0]
 8005062:	6820      	ldr	r0, [r4, #0]
 8005064:	1d19      	adds	r1, r3, #4
 8005066:	6031      	str	r1, [r6, #0]
 8005068:	0606      	lsls	r6, r0, #24
 800506a:	d501      	bpl.n	8005070 <_printf_i+0xbc>
 800506c:	681d      	ldr	r5, [r3, #0]
 800506e:	e003      	b.n	8005078 <_printf_i+0xc4>
 8005070:	0645      	lsls	r5, r0, #25
 8005072:	d5fb      	bpl.n	800506c <_printf_i+0xb8>
 8005074:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005078:	2d00      	cmp	r5, #0
 800507a:	da03      	bge.n	8005084 <_printf_i+0xd0>
 800507c:	232d      	movs	r3, #45	@ 0x2d
 800507e:	426d      	negs	r5, r5
 8005080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005084:	4858      	ldr	r0, [pc, #352]	@ (80051e8 <_printf_i+0x234>)
 8005086:	230a      	movs	r3, #10
 8005088:	e011      	b.n	80050ae <_printf_i+0xfa>
 800508a:	6821      	ldr	r1, [r4, #0]
 800508c:	6833      	ldr	r3, [r6, #0]
 800508e:	0608      	lsls	r0, r1, #24
 8005090:	f853 5b04 	ldr.w	r5, [r3], #4
 8005094:	d402      	bmi.n	800509c <_printf_i+0xe8>
 8005096:	0649      	lsls	r1, r1, #25
 8005098:	bf48      	it	mi
 800509a:	b2ad      	uxthmi	r5, r5
 800509c:	2f6f      	cmp	r7, #111	@ 0x6f
 800509e:	4852      	ldr	r0, [pc, #328]	@ (80051e8 <_printf_i+0x234>)
 80050a0:	6033      	str	r3, [r6, #0]
 80050a2:	bf14      	ite	ne
 80050a4:	230a      	movne	r3, #10
 80050a6:	2308      	moveq	r3, #8
 80050a8:	2100      	movs	r1, #0
 80050aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050ae:	6866      	ldr	r6, [r4, #4]
 80050b0:	60a6      	str	r6, [r4, #8]
 80050b2:	2e00      	cmp	r6, #0
 80050b4:	db05      	blt.n	80050c2 <_printf_i+0x10e>
 80050b6:	6821      	ldr	r1, [r4, #0]
 80050b8:	432e      	orrs	r6, r5
 80050ba:	f021 0104 	bic.w	r1, r1, #4
 80050be:	6021      	str	r1, [r4, #0]
 80050c0:	d04b      	beq.n	800515a <_printf_i+0x1a6>
 80050c2:	4616      	mov	r6, r2
 80050c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80050c8:	fb03 5711 	mls	r7, r3, r1, r5
 80050cc:	5dc7      	ldrb	r7, [r0, r7]
 80050ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050d2:	462f      	mov	r7, r5
 80050d4:	42bb      	cmp	r3, r7
 80050d6:	460d      	mov	r5, r1
 80050d8:	d9f4      	bls.n	80050c4 <_printf_i+0x110>
 80050da:	2b08      	cmp	r3, #8
 80050dc:	d10b      	bne.n	80050f6 <_printf_i+0x142>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	07df      	lsls	r7, r3, #31
 80050e2:	d508      	bpl.n	80050f6 <_printf_i+0x142>
 80050e4:	6923      	ldr	r3, [r4, #16]
 80050e6:	6861      	ldr	r1, [r4, #4]
 80050e8:	4299      	cmp	r1, r3
 80050ea:	bfde      	ittt	le
 80050ec:	2330      	movle	r3, #48	@ 0x30
 80050ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050f6:	1b92      	subs	r2, r2, r6
 80050f8:	6122      	str	r2, [r4, #16]
 80050fa:	f8cd a000 	str.w	sl, [sp]
 80050fe:	464b      	mov	r3, r9
 8005100:	aa03      	add	r2, sp, #12
 8005102:	4621      	mov	r1, r4
 8005104:	4640      	mov	r0, r8
 8005106:	f7ff fee7 	bl	8004ed8 <_printf_common>
 800510a:	3001      	adds	r0, #1
 800510c:	d14a      	bne.n	80051a4 <_printf_i+0x1f0>
 800510e:	f04f 30ff 	mov.w	r0, #4294967295
 8005112:	b004      	add	sp, #16
 8005114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005118:	6823      	ldr	r3, [r4, #0]
 800511a:	f043 0320 	orr.w	r3, r3, #32
 800511e:	6023      	str	r3, [r4, #0]
 8005120:	4832      	ldr	r0, [pc, #200]	@ (80051ec <_printf_i+0x238>)
 8005122:	2778      	movs	r7, #120	@ 0x78
 8005124:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	6831      	ldr	r1, [r6, #0]
 800512c:	061f      	lsls	r7, r3, #24
 800512e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005132:	d402      	bmi.n	800513a <_printf_i+0x186>
 8005134:	065f      	lsls	r7, r3, #25
 8005136:	bf48      	it	mi
 8005138:	b2ad      	uxthmi	r5, r5
 800513a:	6031      	str	r1, [r6, #0]
 800513c:	07d9      	lsls	r1, r3, #31
 800513e:	bf44      	itt	mi
 8005140:	f043 0320 	orrmi.w	r3, r3, #32
 8005144:	6023      	strmi	r3, [r4, #0]
 8005146:	b11d      	cbz	r5, 8005150 <_printf_i+0x19c>
 8005148:	2310      	movs	r3, #16
 800514a:	e7ad      	b.n	80050a8 <_printf_i+0xf4>
 800514c:	4826      	ldr	r0, [pc, #152]	@ (80051e8 <_printf_i+0x234>)
 800514e:	e7e9      	b.n	8005124 <_printf_i+0x170>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	f023 0320 	bic.w	r3, r3, #32
 8005156:	6023      	str	r3, [r4, #0]
 8005158:	e7f6      	b.n	8005148 <_printf_i+0x194>
 800515a:	4616      	mov	r6, r2
 800515c:	e7bd      	b.n	80050da <_printf_i+0x126>
 800515e:	6833      	ldr	r3, [r6, #0]
 8005160:	6825      	ldr	r5, [r4, #0]
 8005162:	6961      	ldr	r1, [r4, #20]
 8005164:	1d18      	adds	r0, r3, #4
 8005166:	6030      	str	r0, [r6, #0]
 8005168:	062e      	lsls	r6, r5, #24
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	d501      	bpl.n	8005172 <_printf_i+0x1be>
 800516e:	6019      	str	r1, [r3, #0]
 8005170:	e002      	b.n	8005178 <_printf_i+0x1c4>
 8005172:	0668      	lsls	r0, r5, #25
 8005174:	d5fb      	bpl.n	800516e <_printf_i+0x1ba>
 8005176:	8019      	strh	r1, [r3, #0]
 8005178:	2300      	movs	r3, #0
 800517a:	6123      	str	r3, [r4, #16]
 800517c:	4616      	mov	r6, r2
 800517e:	e7bc      	b.n	80050fa <_printf_i+0x146>
 8005180:	6833      	ldr	r3, [r6, #0]
 8005182:	1d1a      	adds	r2, r3, #4
 8005184:	6032      	str	r2, [r6, #0]
 8005186:	681e      	ldr	r6, [r3, #0]
 8005188:	6862      	ldr	r2, [r4, #4]
 800518a:	2100      	movs	r1, #0
 800518c:	4630      	mov	r0, r6
 800518e:	f7fb f827 	bl	80001e0 <memchr>
 8005192:	b108      	cbz	r0, 8005198 <_printf_i+0x1e4>
 8005194:	1b80      	subs	r0, r0, r6
 8005196:	6060      	str	r0, [r4, #4]
 8005198:	6863      	ldr	r3, [r4, #4]
 800519a:	6123      	str	r3, [r4, #16]
 800519c:	2300      	movs	r3, #0
 800519e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051a2:	e7aa      	b.n	80050fa <_printf_i+0x146>
 80051a4:	6923      	ldr	r3, [r4, #16]
 80051a6:	4632      	mov	r2, r6
 80051a8:	4649      	mov	r1, r9
 80051aa:	4640      	mov	r0, r8
 80051ac:	47d0      	blx	sl
 80051ae:	3001      	adds	r0, #1
 80051b0:	d0ad      	beq.n	800510e <_printf_i+0x15a>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	079b      	lsls	r3, r3, #30
 80051b6:	d413      	bmi.n	80051e0 <_printf_i+0x22c>
 80051b8:	68e0      	ldr	r0, [r4, #12]
 80051ba:	9b03      	ldr	r3, [sp, #12]
 80051bc:	4298      	cmp	r0, r3
 80051be:	bfb8      	it	lt
 80051c0:	4618      	movlt	r0, r3
 80051c2:	e7a6      	b.n	8005112 <_printf_i+0x15e>
 80051c4:	2301      	movs	r3, #1
 80051c6:	4632      	mov	r2, r6
 80051c8:	4649      	mov	r1, r9
 80051ca:	4640      	mov	r0, r8
 80051cc:	47d0      	blx	sl
 80051ce:	3001      	adds	r0, #1
 80051d0:	d09d      	beq.n	800510e <_printf_i+0x15a>
 80051d2:	3501      	adds	r5, #1
 80051d4:	68e3      	ldr	r3, [r4, #12]
 80051d6:	9903      	ldr	r1, [sp, #12]
 80051d8:	1a5b      	subs	r3, r3, r1
 80051da:	42ab      	cmp	r3, r5
 80051dc:	dcf2      	bgt.n	80051c4 <_printf_i+0x210>
 80051de:	e7eb      	b.n	80051b8 <_printf_i+0x204>
 80051e0:	2500      	movs	r5, #0
 80051e2:	f104 0619 	add.w	r6, r4, #25
 80051e6:	e7f5      	b.n	80051d4 <_printf_i+0x220>
 80051e8:	08005355 	.word	0x08005355
 80051ec:	08005366 	.word	0x08005366

080051f0 <memmove>:
 80051f0:	4288      	cmp	r0, r1
 80051f2:	b510      	push	{r4, lr}
 80051f4:	eb01 0402 	add.w	r4, r1, r2
 80051f8:	d902      	bls.n	8005200 <memmove+0x10>
 80051fa:	4284      	cmp	r4, r0
 80051fc:	4623      	mov	r3, r4
 80051fe:	d807      	bhi.n	8005210 <memmove+0x20>
 8005200:	1e43      	subs	r3, r0, #1
 8005202:	42a1      	cmp	r1, r4
 8005204:	d008      	beq.n	8005218 <memmove+0x28>
 8005206:	f811 2b01 	ldrb.w	r2, [r1], #1
 800520a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800520e:	e7f8      	b.n	8005202 <memmove+0x12>
 8005210:	4402      	add	r2, r0
 8005212:	4601      	mov	r1, r0
 8005214:	428a      	cmp	r2, r1
 8005216:	d100      	bne.n	800521a <memmove+0x2a>
 8005218:	bd10      	pop	{r4, pc}
 800521a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800521e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005222:	e7f7      	b.n	8005214 <memmove+0x24>

08005224 <_sbrk_r>:
 8005224:	b538      	push	{r3, r4, r5, lr}
 8005226:	4d06      	ldr	r5, [pc, #24]	@ (8005240 <_sbrk_r+0x1c>)
 8005228:	2300      	movs	r3, #0
 800522a:	4604      	mov	r4, r0
 800522c:	4608      	mov	r0, r1
 800522e:	602b      	str	r3, [r5, #0]
 8005230:	f7fb fd54 	bl	8000cdc <_sbrk>
 8005234:	1c43      	adds	r3, r0, #1
 8005236:	d102      	bne.n	800523e <_sbrk_r+0x1a>
 8005238:	682b      	ldr	r3, [r5, #0]
 800523a:	b103      	cbz	r3, 800523e <_sbrk_r+0x1a>
 800523c:	6023      	str	r3, [r4, #0]
 800523e:	bd38      	pop	{r3, r4, r5, pc}
 8005240:	2000039c 	.word	0x2000039c

08005244 <memcpy>:
 8005244:	440a      	add	r2, r1
 8005246:	4291      	cmp	r1, r2
 8005248:	f100 33ff 	add.w	r3, r0, #4294967295
 800524c:	d100      	bne.n	8005250 <memcpy+0xc>
 800524e:	4770      	bx	lr
 8005250:	b510      	push	{r4, lr}
 8005252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800525a:	4291      	cmp	r1, r2
 800525c:	d1f9      	bne.n	8005252 <memcpy+0xe>
 800525e:	bd10      	pop	{r4, pc}

08005260 <_realloc_r>:
 8005260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005264:	4607      	mov	r7, r0
 8005266:	4614      	mov	r4, r2
 8005268:	460d      	mov	r5, r1
 800526a:	b921      	cbnz	r1, 8005276 <_realloc_r+0x16>
 800526c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005270:	4611      	mov	r1, r2
 8005272:	f7ff bc4d 	b.w	8004b10 <_malloc_r>
 8005276:	b92a      	cbnz	r2, 8005284 <_realloc_r+0x24>
 8005278:	f7ff fbde 	bl	8004a38 <_free_r>
 800527c:	4625      	mov	r5, r4
 800527e:	4628      	mov	r0, r5
 8005280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005284:	f000 f81a 	bl	80052bc <_malloc_usable_size_r>
 8005288:	4284      	cmp	r4, r0
 800528a:	4606      	mov	r6, r0
 800528c:	d802      	bhi.n	8005294 <_realloc_r+0x34>
 800528e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005292:	d8f4      	bhi.n	800527e <_realloc_r+0x1e>
 8005294:	4621      	mov	r1, r4
 8005296:	4638      	mov	r0, r7
 8005298:	f7ff fc3a 	bl	8004b10 <_malloc_r>
 800529c:	4680      	mov	r8, r0
 800529e:	b908      	cbnz	r0, 80052a4 <_realloc_r+0x44>
 80052a0:	4645      	mov	r5, r8
 80052a2:	e7ec      	b.n	800527e <_realloc_r+0x1e>
 80052a4:	42b4      	cmp	r4, r6
 80052a6:	4622      	mov	r2, r4
 80052a8:	4629      	mov	r1, r5
 80052aa:	bf28      	it	cs
 80052ac:	4632      	movcs	r2, r6
 80052ae:	f7ff ffc9 	bl	8005244 <memcpy>
 80052b2:	4629      	mov	r1, r5
 80052b4:	4638      	mov	r0, r7
 80052b6:	f7ff fbbf 	bl	8004a38 <_free_r>
 80052ba:	e7f1      	b.n	80052a0 <_realloc_r+0x40>

080052bc <_malloc_usable_size_r>:
 80052bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052c0:	1f18      	subs	r0, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	bfbc      	itt	lt
 80052c6:	580b      	ldrlt	r3, [r1, r0]
 80052c8:	18c0      	addlt	r0, r0, r3
 80052ca:	4770      	bx	lr

080052cc <_init>:
 80052cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ce:	bf00      	nop
 80052d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052d2:	bc08      	pop	{r3}
 80052d4:	469e      	mov	lr, r3
 80052d6:	4770      	bx	lr

080052d8 <_fini>:
 80052d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052da:	bf00      	nop
 80052dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052de:	bc08      	pop	{r3}
 80052e0:	469e      	mov	lr, r3
 80052e2:	4770      	bx	lr
