read_verilog ../../hdl/primitives.v
synth_xilinx -top primitives -family xc7
write_edif -pvector bra primitives.edif
