// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        x_mask_stream_din,
        x_mask_stream_num_data_valid,
        x_mask_stream_fifo_cap,
        x_mask_stream_full_n,
        x_mask_stream_write,
        start_out,
        start_write,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        mask_0_address0,
        mask_0_ce0,
        mask_0_q0,
        mask_1_address0,
        mask_1_ce0,
        mask_1_q0,
        mask_2_address0,
        mask_2_ce0,
        mask_2_q0,
        mask_3_address0,
        mask_3_ce0,
        mask_3_q0,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [31:0] x_mask_stream_din;
input  [15:0] x_mask_stream_num_data_valid;
input  [15:0] x_mask_stream_fifo_cap;
input   x_mask_stream_full_n;
output   x_mask_stream_write;
output   start_out;
output   start_write;
output  [7:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [7:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [7:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [7:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [7:0] mask_0_address0;
output   mask_0_ce0;
input  [31:0] mask_0_q0;
output  [7:0] mask_1_address0;
output   mask_1_ce0;
input  [31:0] mask_1_q0;
output  [7:0] mask_2_address0;
output   mask_2_ce0;
input  [31:0] mask_2_q0;
output  [7:0] mask_3_address0;
output   mask_3_ce0;
input  [31:0] mask_3_q0;
output  [31:0] ap_return;

reg ap_idle;
reg x_mask_stream_write;
reg start_write;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg mask_0_ce0;
reg mask_1_ce0;
reg mask_2_ce0;
reg mask_3_ce0;
reg[31:0] ap_return;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    x_stream_full_n;
reg    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln413_fu_222_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    x_mask_stream_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln413_reg_425;
reg   [0:0] icmp_ln413_reg_425_pp0_iter1_reg;
reg   [0:0] icmp_ln413_reg_425_pp0_iter2_reg;
reg   [0:0] icmp_ln413_reg_425_pp0_iter3_reg;
reg   [0:0] icmp_ln413_reg_425_pp0_iter4_reg;
wire   [1:0] trunc_ln415_fu_256_p1;
reg   [1:0] trunc_ln415_reg_429;
wire   [0:0] icmp_ln421_fu_260_p2;
reg   [0:0] icmp_ln421_reg_475;
reg   [0:0] icmp_ln421_reg_475_pp0_iter1_reg;
reg   [0:0] icmp_ln421_reg_475_pp0_iter2_reg;
reg   [0:0] icmp_ln421_reg_475_pp0_iter3_reg;
reg   [0:0] icmp_ln421_reg_475_pp0_iter4_reg;
reg   [0:0] icmp_ln421_reg_475_pp0_iter5_reg;
wire   [31:0] x_val_fu_271_p6;
reg   [31:0] x_val_reg_480;
wire   [31:0] mask_val_fu_284_p6;
reg   [31:0] mask_val_reg_486;
wire   [31:0] grp_fu_201_p2;
reg   [31:0] x_mask_val_reg_491;
reg   [31:0] x_mask_val_reg_491_pp0_iter5_reg;
reg   [31:0] max_val_load_1_reg_498;
wire   [0:0] icmp_ln421_1_fu_323_p2;
reg   [0:0] icmp_ln421_1_reg_505;
wire   [0:0] icmp_ln421_2_fu_329_p2;
reg   [0:0] icmp_ln421_2_reg_510;
wire   [63:0] zext_ln415_fu_244_p1;
reg   [31:0] max_val_fu_72;
wire   [31:0] max_val_2_fu_391_p3;
reg   [31:0] ap_sig_allocacmp_max_val_load_1;
reg   [31:0] ap_sig_allocacmp_max_val_load;
wire    ap_loop_init;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg    ap_loop_init_pp0_iter3_reg;
reg    ap_loop_init_pp0_iter4_reg;
reg    ap_loop_init_pp0_iter5_reg;
reg   [10:0] i_fu_76;
wire   [10:0] add_ln413_fu_228_p2;
reg   [10:0] ap_sig_allocacmp_i_8;
wire   [31:0] bitcast_ln418_fu_305_p1;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] lshr_ln_fu_234_p4;
wire   [7:0] tmp_fu_309_p4;
wire   [22:0] trunc_ln421_fu_319_p1;
wire   [31:0] bitcast_ln421_fu_335_p1;
wire   [7:0] tmp_1_fu_338_p4;
wire   [22:0] trunc_ln421_1_fu_348_p1;
wire   [0:0] icmp_ln421_4_fu_362_p2;
wire   [0:0] icmp_ln421_3_fu_356_p2;
wire   [0:0] or_ln421_1_fu_352_p2;
wire   [0:0] or_ln421_2_fu_368_p2;
wire   [0:0] and_ln421_fu_374_p2;
wire   [0:0] grp_fu_205_p2;
wire   [0:0] and_ln421_1_fu_380_p2;
wire   [0:0] or_ln421_fu_386_p2;
reg    grp_fu_201_ce;
reg    grp_fu_205_ce;
reg    ap_block_pp0_stage0_00001;
reg   [31:0] ap_return_preg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_261;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_val_reg_480),
    .din1(mask_val_reg_486),
    .ce(grp_fu_201_ce),
    .dout(grp_fu_201_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_mask_val_reg_491),
    .din1(ap_sig_allocacmp_max_val_load_1),
    .ce(grp_fu_205_ce),
    .opcode(5'd2),
    .dout(grp_fu_205_p2)
);

activation_accelerator_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U185(
    .din0(x_0_q0),
    .din1(x_1_q0),
    .din2(x_2_q0),
    .din3(x_3_q0),
    .din4(trunc_ln415_reg_429),
    .dout(x_val_fu_271_p6)
);

activation_accelerator_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U186(
    .din0(mask_0_q0),
    .din1(mask_1_q0),
    .din2(mask_2_q0),
    .din3(mask_3_q0),
    .din4(trunc_ln415_reg_429),
    .dout(mask_val_fu_284_p6)
);

activation_accelerator_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln413_reg_425_pp0_iter4_reg == 1'd1))) begin
            ap_return_preg <= ap_sig_allocacmp_max_val_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_261)) begin
        if ((icmp_ln413_fu_222_p2 == 1'd0)) begin
            i_fu_76 <= add_ln413_fu_228_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_76 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_loop_init_pp0_iter5_reg == 1'b1))) begin
            max_val_fu_72 <= 32'd4286578687;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            max_val_fu_72 <= max_val_2_fu_391_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln413_reg_425 <= icmp_ln413_fu_222_p2;
        icmp_ln413_reg_425_pp0_iter1_reg <= icmp_ln413_reg_425;
        icmp_ln421_reg_475_pp0_iter1_reg <= icmp_ln421_reg_475;
        mask_val_reg_486 <= mask_val_fu_284_p6;
        x_val_reg_480 <= x_val_fu_271_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_init_pp0_iter3_reg <= ap_loop_init_pp0_iter2_reg;
        ap_loop_init_pp0_iter4_reg <= ap_loop_init_pp0_iter3_reg;
        ap_loop_init_pp0_iter5_reg <= ap_loop_init_pp0_iter4_reg;
        icmp_ln413_reg_425_pp0_iter2_reg <= icmp_ln413_reg_425_pp0_iter1_reg;
        icmp_ln413_reg_425_pp0_iter3_reg <= icmp_ln413_reg_425_pp0_iter2_reg;
        icmp_ln413_reg_425_pp0_iter4_reg <= icmp_ln413_reg_425_pp0_iter3_reg;
        icmp_ln421_1_reg_505 <= icmp_ln421_1_fu_323_p2;
        icmp_ln421_2_reg_510 <= icmp_ln421_2_fu_329_p2;
        icmp_ln421_reg_475_pp0_iter2_reg <= icmp_ln421_reg_475_pp0_iter1_reg;
        icmp_ln421_reg_475_pp0_iter3_reg <= icmp_ln421_reg_475_pp0_iter2_reg;
        icmp_ln421_reg_475_pp0_iter4_reg <= icmp_ln421_reg_475_pp0_iter3_reg;
        icmp_ln421_reg_475_pp0_iter5_reg <= icmp_ln421_reg_475_pp0_iter4_reg;
        max_val_load_1_reg_498 <= ap_sig_allocacmp_max_val_load_1;
        x_mask_val_reg_491 <= grp_fu_201_p2;
        x_mask_val_reg_491_pp0_iter5_reg <= x_mask_val_reg_491;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln413_fu_222_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln421_reg_475 <= icmp_ln421_fu_260_p2;
        trunc_ln415_reg_429 <= trunc_ln415_fu_256_p1;
    end
end

always @ (*) begin
    if (((icmp_ln413_fu_222_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln413_reg_425_pp0_iter4_reg == 1'd1))) begin
        ap_return = ap_sig_allocacmp_max_val_load;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_8 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_8 = i_fu_76;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_loop_init_pp0_iter5_reg == 1'b1))) begin
            ap_sig_allocacmp_max_val_load = 32'd4286578687;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            ap_sig_allocacmp_max_val_load = max_val_2_fu_391_p3;
        end else begin
            ap_sig_allocacmp_max_val_load = max_val_fu_72;
        end
    end else begin
        ap_sig_allocacmp_max_val_load = max_val_fu_72;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if (((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_loop_init_pp0_iter5_reg == 1'b1))) begin
            ap_sig_allocacmp_max_val_load_1 = 32'd4286578687;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            ap_sig_allocacmp_max_val_load_1 = max_val_2_fu_391_p3;
        end else begin
            ap_sig_allocacmp_max_val_load_1 = max_val_fu_72;
        end
    end else begin
        ap_sig_allocacmp_max_val_load_1 = max_val_fu_72;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_201_ce = 1'b1;
    end else begin
        grp_fu_201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_205_ce = 1'b1;
    end else begin
        grp_fu_205_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mask_0_ce0 = 1'b1;
    end else begin
        mask_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mask_1_ce0 = 1'b1;
    end else begin
        mask_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mask_2_ce0 = 1'b1;
    end else begin
        mask_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mask_3_ce0 = 1'b1;
    end else begin
        mask_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_mask_stream_blk_n = x_mask_stream_full_n;
    end else begin
        x_mask_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        x_mask_stream_write = 1'b1;
    end else begin
        x_mask_stream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln413_fu_228_p2 = (ap_sig_allocacmp_i_8 + 11'd1);

assign and_ln421_1_fu_380_p2 = (grp_fu_205_p2 & and_ln421_fu_374_p2);

assign and_ln421_fu_374_p2 = (or_ln421_2_fu_368_p2 & or_ln421_1_fu_352_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((x_stream_full_n == 1'b0) | (x_mask_stream_full_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((x_stream_full_n == 1'b0) | (x_mask_stream_full_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((x_stream_full_n == 1'b0) | (x_mask_stream_full_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((x_stream_full_n == 1'b0) | (x_mask_stream_full_n == 1'b0))) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((x_stream_full_n == 1'b0) | (x_mask_stream_full_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_261 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign bitcast_ln418_fu_305_p1 = x_mask_val_reg_491;

assign bitcast_ln421_fu_335_p1 = max_val_load_1_reg_498;

assign icmp_ln413_fu_222_p2 = ((ap_sig_allocacmp_i_8 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln421_1_fu_323_p2 = ((tmp_fu_309_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln421_2_fu_329_p2 = ((trunc_ln421_fu_319_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln421_3_fu_356_p2 = ((tmp_1_fu_338_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln421_4_fu_362_p2 = ((trunc_ln421_1_fu_348_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_260_p2 = ((ap_sig_allocacmp_i_8 == 11'd0) ? 1'b1 : 1'b0);

assign lshr_ln_fu_234_p4 = {{ap_sig_allocacmp_i_8[9:2]}};

assign mask_0_address0 = zext_ln415_fu_244_p1;

assign mask_1_address0 = zext_ln415_fu_244_p1;

assign mask_2_address0 = zext_ln415_fu_244_p1;

assign mask_3_address0 = zext_ln415_fu_244_p1;

assign max_val_2_fu_391_p3 = ((or_ln421_fu_386_p2[0:0] == 1'b1) ? x_mask_val_reg_491_pp0_iter5_reg : max_val_load_1_reg_498);

assign or_ln421_1_fu_352_p2 = (icmp_ln421_2_reg_510 | icmp_ln421_1_reg_505);

assign or_ln421_2_fu_368_p2 = (icmp_ln421_4_fu_362_p2 | icmp_ln421_3_fu_356_p2);

assign or_ln421_fu_386_p2 = (icmp_ln421_reg_475_pp0_iter5_reg | and_ln421_1_fu_380_p2);

assign start_out = real_start;

assign tmp_1_fu_338_p4 = {{bitcast_ln421_fu_335_p1[30:23]}};

assign tmp_fu_309_p4 = {{bitcast_ln418_fu_305_p1[30:23]}};

assign trunc_ln415_fu_256_p1 = ap_sig_allocacmp_i_8[1:0];

assign trunc_ln421_1_fu_348_p1 = bitcast_ln421_fu_335_p1[22:0];

assign trunc_ln421_fu_319_p1 = bitcast_ln418_fu_305_p1[22:0];

assign x_0_address0 = zext_ln415_fu_244_p1;

assign x_1_address0 = zext_ln415_fu_244_p1;

assign x_2_address0 = zext_ln415_fu_244_p1;

assign x_3_address0 = zext_ln415_fu_244_p1;

assign x_mask_stream_din = bitcast_ln418_fu_305_p1;

assign x_stream_full_n = 1'b1;

assign zext_ln415_fu_244_p1 = lshr_ln_fu_234_p4;

endmodule //activation_accelerator_float_mask_safe_softmax_Loop_loop_18_proc5
