Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/memoryTB_isim_beh.exe -prj /home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/memoryTB_beh.prj work.memoryTB 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/full_adder.vhd" into library work
Parsing VHDL file "/home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/eight_bit_adder.vhd" into library work
Parsing VHDL file "/home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/memory.vhd" into library work
Parsing VHDL file "/home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/memoryTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98208 KB
Fuse CPU Usage: 1540 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity eight_bit_adder [eight_bit_adder_default]
Compiling architecture memory_impl of entity memory [memory_default]
Compiling architecture behavior of entity memorytb
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable /home/steffen/Dokumente/Rechnerarchitektur2015-master/Uebung 2/memory/memoryTB_isim_beh.exe
Fuse Memory Usage: 117544 KB
Fuse CPU Usage: 1760 ms
GCC CPU Usage: 1060 ms
