
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.351624    3.885040    2.227617    6.227617 ^ rst_n (in)
                                                         rst_n (net)
                      3.885040    0.000000    6.227617 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.227617   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.352431   18.397570   library recovery time
                                             18.397570   data required time
---------------------------------------------------------------------------------------------
                                             18.397570   data required time
                                             -6.227617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.169953   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.203974    0.000000    4.220786 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003038    0.212485    0.158579    4.379365 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.212485    0.000000    4.379365 ^ _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.379365   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.195741   19.554260   library setup time
                                             19.554260   data required time
---------------------------------------------------------------------------------------------
                                             19.554260   data required time
                                             -4.379365   data arrival time
---------------------------------------------------------------------------------------------
                                             15.174896   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.203974    0.000000    4.220786 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.141421    0.127811    4.348597 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.141421    0.000000    4.348597 ^ _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.348597   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180789   19.569212   library setup time
                                             19.569212   data required time
---------------------------------------------------------------------------------------------
                                             19.569212   data required time
                                             -4.348597   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220614   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.203974    0.000000    4.220786 v _390_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.141421    0.127811    4.348597 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.141421    0.000000    4.348597 ^ _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.348597   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.180789   19.569212   library setup time
                                             19.569212   data required time
---------------------------------------------------------------------------------------------
                                             19.569212   data required time
                                             -4.348597   data arrival time
---------------------------------------------------------------------------------------------
                                             15.220614   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017329    0.203974    0.150864    4.220786 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.203974    0.000000    4.220786 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003038    0.144607    0.124375    4.345161 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.144607    0.000000    4.345161 ^ _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.345161   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.181459   19.568542   library setup time
                                             19.568542   data required time
---------------------------------------------------------------------------------------------
                                             19.568542   data required time
                                             -4.345161   data arrival time
---------------------------------------------------------------------------------------------
                                             15.223382   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003038    0.108385    0.263459    4.333380 ^ _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.108385    0.000000    4.333380 ^ _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.333380   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.173837   19.576164   library setup time
                                             19.576164   data required time
---------------------------------------------------------------------------------------------
                                             19.576164   data required time
                                             -4.333380   data arrival time
---------------------------------------------------------------------------------------------
                                             15.242784   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010536    0.147423    0.069922    4.069922 ^ ena (in)
                                                         ena (net)
                      0.147423    0.000000    4.069922 ^ _434_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003038    0.086018    0.174393    4.244314 ^ _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.086018    0.000000    4.244314 ^ _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.244314   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.170284   19.579716   library setup time
                                             19.579716   data required time
---------------------------------------------------------------------------------------------
                                             19.579716   data required time
                                             -4.244314   data arrival time
---------------------------------------------------------------------------------------------
                                             15.335402   slack (MET)



