static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nint V_5 ;\r\nT_5 V_6 ;\r\nT_6 * V_7 , * V_8 ;\r\nT_3 * V_9 , * V_10 ;\r\nif ( F_2 ( V_1 ) < V_11 )\r\nreturn 0 ;\r\nV_5 =\r\n( F_3 ( V_1 , V_12 * 2 ) == V_13 ) ;\r\nif ( ! V_5 )\r\n{\r\nif ( ( F_4 ( V_1 , 0 ) & V_14 ) != V_15 )\r\nreturn 0 ;\r\n}\r\nF_5 ( V_2 -> V_16 , V_17 , L_1 ) ;\r\nif ( F_3 ( V_1 , V_12 * 2 ) <= V_18 )\r\n{\r\nF_5 ( V_2 -> V_16 , V_19 , L_2 ) ;\r\n}\r\nelse\r\n{\r\nF_5 ( V_2 -> V_16 , V_19 , L_3 ) ;\r\n}\r\nif ( V_3 ) {\r\nV_7 = F_6 ( V_3 , V_20 , V_1 , 0 ,\r\nV_11 , V_21 ) ;\r\nV_9 = F_7 ( V_7 , V_22 ) ;\r\nV_8 = F_6 ( V_9 ,\r\nV_23 , V_1 , 0 , V_12 , V_21 ) ;\r\nF_6 ( V_9 ,\r\nV_24 , V_1 , V_12 , V_12 , V_21 ) ;\r\nF_6 ( V_9 ,\r\nV_25 , V_1 , V_12 * 2 , V_26 ,\r\nV_27 ) ;\r\nV_10 = F_7 ( V_8 ,\r\nV_28 ) ;\r\nF_6 ( V_10 ,\r\nV_29 , V_1 , 0 , V_30 , V_27 ) ;\r\nF_6 ( V_10 ,\r\nV_31 , V_1 , V_30 ,\r\nV_32 , V_27 ) ;\r\n}\r\nF_8 ( V_2 -> V_16 , V_17 ) ;\r\nV_6 . V_33 = F_3 ( V_1 , V_12 * 2 ) ;\r\nV_6 . V_34 = 14 ;\r\nV_6 . V_35 = NULL ;\r\nV_6 . V_36 = V_25 ;\r\nV_6 . V_37 = 0 ;\r\nV_6 . V_38 = 0 ;\r\nF_9 ( V_39 , V_1 , V_2 , V_3 , & V_6 ) ;\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nvoid\r\nF_10 ( void )\r\n{\r\nT_7 * V_40 ;\r\nstatic T_8 V_41 [] = {\r\n{ & V_29 ,\r\n{ L_4 , L_5 ,\r\nV_42 , V_43 , NULL , 0x0 ,\r\nNULL , V_44 }\r\n} ,\r\n{ & V_31 ,\r\n{ L_6 , L_7 ,\r\nV_45 , V_43 , NULL , 0x0 ,\r\nNULL , V_44 }\r\n}\r\n} ;\r\nstatic T_9 * V_46 [] = {\r\n& V_22 ,\r\n& V_28\r\n} ;\r\nV_20 = F_11 ( L_8 , L_9 , L_10 ) ;\r\nF_12 ( V_20 , V_41 , F_13 ( V_41 ) ) ;\r\nF_14 ( V_46 , F_13 ( V_46 ) ) ;\r\nV_40 = F_15 ( V_20 , NULL ) ;\r\nF_16 ( V_40 , L_11 ,\r\nL_12 ,\r\nL_13 ,\r\n16 , & V_14 ) ;\r\nF_16 ( V_40 , L_14 ,\r\nL_15 ,\r\nL_16 ,\r\n16 , & V_15 ) ;\r\n}\r\nvoid\r\nF_17 ( void )\r\n{\r\nF_18 ( L_17 , F_1 , L_8 , L_18 , V_20 , V_47 ) ;\r\nV_23 = F_19 ( L_19 ) ;\r\nV_24 = F_19 ( L_20 ) ;\r\nV_25 = F_19 ( L_21 ) ;\r\nV_39 = F_20 ( L_22 , V_20 ) ;\r\n}
