

================================================================
== Vitis HLS Report for 'store_result_Pipeline_mem_wr'
================================================================
* Date:           Wed May  3 22:20:12 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31571|    31571|  0.316 ms|  0.316 ms|  31571|  31571|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- mem_wr  |    31569|    31569|         3|          1|          1|  31568|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln139_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln139"   --->   Operation 7 'read' 'sext_ln139_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln139_cast = sext i58 %sext_ln139_read"   --->   Operation 8 'sext' 'sext_ln139_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_10, i32 0, i32 0, void @empty_13, i32 64, i32 31568, void @empty_2, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i15 %i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.31ns)   --->   "%icmp_ln139 = icmp_eq  i15 %i_1, i15 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 14 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.94ns)   --->   "%add_ln139 = add i15 %i_1, i15 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 15 'add' 'add_ln139' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc.split.i, void %store_result.exit.exitStub" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 16 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln139 = store i15 %add_ln139, i15 %i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 17 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln139_cast" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.63ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %outStream" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'tmp' <Predicate = (!icmp_ln139)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 31568, i64 31568, i64 31568" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:140]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %tmp, i64 18446744073709551615" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:141]   --->   Operation 23 'write' 'write_ln141' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.inc.i" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139]   --->   Operation 24 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln139', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139) [16]  (1.94 ns)
	'store' operation ('store_ln139', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139) of variable 'add_ln139', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:139 on local variable 'i' [23]  (1.59 ns)
	blocking operation 0.375 ns on control path)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'outStream' (/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [21]  (3.63 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln141', Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:141) on port 'gmem1' (Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:141) [22]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
