# *From Brain-Inspiration to Silicon-Realisation:* SNN-based Smart Watchdogs for RISC-V Fault Detection

*Contribution to the AMD Open Hardware Design Competition 2025: SNN-based Smart Watchdogs for RISC-V Fault Detection*

Team number: **AMD-AOHW25_620**

## Project Overview

---

## Table of Contents

[1. Motivation](#1-motivation)

[2. Methodology](#2-methodology)

[3. FPGA Implementation](#3-fpga-implementation)

[4. Builds?](#4-builds)

[5. Contributors](#5-contributors)

[6. Publications](#6-publications)

[7. Acknowledgements](#7-acknowledgements)

---

## 1. Motivation üß†

---

## 2. Methodology ‚öôÔ∏è

---

## 3. FPGA Implementation üíª

---

## 4. Builds?

---

## 5. Contributors ü§ù

This work was conducted solely as part of a funded PhD project by ***David Simpson*** at [Ulster University - School of Computing, Engineering and Intelligent Systems](https://www.ulster.ac.uk/faculties/computing-engineering-and-the-built-environment/computing-engineering-intelligent-systems).

Email: simpson-d12@ulster.ac.uk 

LinkedIn: https://www.linkedin.com/in/david-simpson-040189221/

---

## 6. Publications üìÉ

- **ISCAS 2025 conference paper:**

    *D. Simpson, J. Harkin, M. McElholm, and L. McDaid, ‚ÄúSmart Watchdog Mechanism for Fault Detection in RISC-V,‚Äù in 2025 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, May 2025, pp. 1‚Äì5. doi: 10.1109/ISCAS56072.2025.11044018.*

- **ISCAS 2025 live demonstrator paper:**

    *D. Simpson, J. Harkin, M. McElholm, and L. McDaid, ‚ÄúLive Demonstration: Smart Watchdog Mechanism for Real-time Fault Detection in RISC-V,‚Äù in 2025 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, May 2025, pp. 1‚Äì1. doi: 10.1109/ISCAS56072.2025.11044164.*

- **TCAS II: Express Briefs journal paper (Open Access):**

    *D. Simpson, J. Harkin, M. McElholm, and L. McDaid, ‚ÄúSmart Watchdog for RISC-V: A Novel Spiking Neural Network Approach to Fault Detection,‚Äù IEEE Transactions on Circuits and Systems II: Express Briefs, pp. 1‚Äì1, 2025, doi: 10.1109/TCSII.2025.3583042.*

## 7. Acknowledgements 

- This project was funded by a Department for the Economy (DfE) PhD scholarship.

- Special thanks to Stephan Nolting (Neorv32 creator).
