{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523814197658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523814197665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 01:43:17 2018 " "Processing started: Mon Apr 16 01:43:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523814197665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814197665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd " "Command: quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814197665 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814198333 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814198895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523814199024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523814199024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/regular_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/regular_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_counter " "Found entity 1: regular_sensor_counter" {  } { { "source/stimulation/regular_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/regular_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_16bit " "Found entity 1: random_16bit" {  } { { "source/stimulation/random_16bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_8bit " "Found entity 1: random_8bit" {  } { { "source/stimulation/random_8bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/priority_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/priority_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_counter " "Found entity 1: priority_sensor_counter" {  } { { "source/stimulation/priority_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/priority_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_UART_NI.v(115) " "Verilog HDL information at router_UART_NI.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" router_UART_NI.v(177) " "Verilog HDL syntax error at router_UART_NI.v(177) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "router_UART_NI router_UART_NI.v(3) " "Ignored design unit \"router_UART_NI\" at router_UART_NI.v(3) due to previous errors" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_uart_ni/router_uart_ni.v 0 0 " "Found 0 design units, including 0 entities, in source file source/router_uart_ni/router_uart_ni.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/router_sensor_ni.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/router_sensor_ni.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sensor_NI " "Found entity 1: router_sensor_NI" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regularNI_FIFO_wrctrl.v(51) " "Verilog HDL information at regularNI_FIFO_wrctrl.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814214737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regularni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regularni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularNI_FIFO_wrctrl " "Found entity 1: regularNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regular_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regular_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_interface " "Found entity 1: regular_sensor_interface" {  } { { "source/router_sensor_NI/regular_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regular_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priorityni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priorityni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 priorityNI_FIFO_wrctrl " "Found entity 1: priorityNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priority_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priority_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_interface " "Found entity 1: priority_sensor_interface" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/clock_division.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/clock_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_division " "Found entity 1: clock_division" {  } { { "source/router_sensor_NI/clock_division.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/clock_division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/two_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/two_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_1_mux " "Found entity 1: two_1_mux" {  } { { "source/public_module/two_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/two_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/three_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/three_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_1_mux " "Found entity 1: three_1_mux" {  } { { "source/public_module/three_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/three_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo_readctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo_readctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_readctrl " "Found entity 1: FIFO_readctrl" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "source/public_module/FIFO.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo _32depth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo _32depth.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_32depth " "Found entity 1: FIFO_32depth" {  } { { "source/public_module/FIFO _32depth.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO _32depth.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router_FIFO_wrctrl " "Found entity 1: i3_router_FIFO_wrctrl" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router " "Found entity 1: i3_router" {  } { { "source/i3_router/i3_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router_FIFO_wrctrl " "Found entity 1: i2_router_FIFO_wrctrl" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router " "Found entity 1: i2_router" {  } { { "source/i2_router/i2_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router_FIFO_wrctrl " "Found entity 1: i1_router_FIFO_wrctrl" {  } { { "source/i1_router/i1_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router_FIFO_wrctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router " "Found entity 1: i1_router" {  } { { "source/i1_router/i1_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnoc_3rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mnoc_3rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MNOC_3rd " "Found entity 1: MNOC_3rd" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/clock_management/super_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 super_pll-rtl " "Found design unit 1: super_pll-rtl" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215529 ""} { "Info" "ISGN_ENTITY_NAME" "1 super_pll " "Found entity 1: super_pll" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll/super_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_management/super_pll/super_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_pll_0002 " "Found entity 1: super_pll_0002" {  } { { "source/clock_management/super_pll/super_pll_0002.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg " "Generated suppressed messages file D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 16 01:43:35 2018 " "Processing ended: Mon Apr 16 01:43:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215750 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814216395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523814197658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523814197665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 01:43:17 2018 " "Processing started: Mon Apr 16 01:43:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523814197665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814197665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd " "Command: quartus_map --read_settings_files=on --write_settings_files=off MNOC_3rd -c MNOC_3rd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814197665 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/17.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814198333 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814198895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523814199024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523814199024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/regular_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/regular_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_counter " "Found entity 1: regular_sensor_counter" {  } { { "source/stimulation/regular_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/regular_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_16bit " "Found entity 1: random_16bit" {  } { { "source/stimulation/random_16bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/random_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/random_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_8bit " "Found entity 1: random_8bit" {  } { { "source/stimulation/random_8bit.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/random_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/stimulation/priority_sensor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/stimulation/priority_sensor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_counter " "Found entity 1: priority_sensor_counter" {  } { { "source/stimulation/priority_sensor_counter.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/stimulation/priority_sensor_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "router_UART_NI.v(115) " "Verilog HDL information at router_UART_NI.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" router_UART_NI.v(177) " "Verilog HDL syntax error at router_UART_NI.v(177) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 177 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "router_UART_NI router_UART_NI.v(3) " "Ignored design unit \"router_UART_NI\" at router_UART_NI.v(3) due to previous errors" {  } { { "source/router_UART_NI/router_UART_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_UART_NI/router_UART_NI.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_uart_ni/router_uart_ni.v 0 0 " "Found 0 design units, including 0 entities, in source file source/router_uart_ni/router_uart_ni.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/router_sensor_ni.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/router_sensor_ni.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_sensor_NI " "Found entity 1: router_sensor_NI" {  } { { "source/router_sensor_NI/router_sensor_NI.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/router_sensor_NI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regularNI_FIFO_wrctrl.v(51) " "Verilog HDL information at regularNI_FIFO_wrctrl.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523814214737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regularni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regularni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularNI_FIFO_wrctrl " "Found entity 1: regularNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/regularNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regularNI_FIFO_wrctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/regular_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/regular_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 regular_sensor_interface " "Found entity 1: regular_sensor_interface" {  } { { "source/router_sensor_NI/regular_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/regular_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priorityni_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priorityni_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 priorityNI_FIFO_wrctrl " "Found entity 1: priorityNI_FIFO_wrctrl" {  } { { "source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priorityNI_FIFO_wrctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/priority_sensor_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/priority_sensor_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_sensor_interface " "Found entity 1: priority_sensor_interface" {  } { { "source/router_sensor_NI/priority_sensor_interface.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/priority_sensor_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/router_sensor_ni/clock_division.v 1 1 " "Found 1 design units, including 1 entities, in source file source/router_sensor_ni/clock_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_division " "Found entity 1: clock_division" {  } { { "source/router_sensor_NI/clock_division.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/router_sensor_NI/clock_division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/two_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/two_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_1_mux " "Found entity 1: two_1_mux" {  } { { "source/public_module/two_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/two_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/three_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/three_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_1_mux " "Found entity 1: three_1_mux" {  } { { "source/public_module/three_1_mux.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/three_1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo_readctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo_readctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_readctrl " "Found entity 1: FIFO_readctrl" {  } { { "source/public_module/FIFO_readctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO_readctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "source/public_module/FIFO.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/public_module/fifo _32depth.v 1 1 " "Found 1 design units, including 1 entities, in source file source/public_module/fifo _32depth.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_32depth " "Found entity 1: FIFO_32depth" {  } { { "source/public_module/FIFO _32depth.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/public_module/FIFO _32depth.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router_FIFO_wrctrl " "Found entity 1: i3_router_FIFO_wrctrl" {  } { { "source/i3_router/i3_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i3_router/i3_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i3_router/i3_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i3_router " "Found entity 1: i3_router" {  } { { "source/i3_router/i3_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i3_router/i3_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router_FIFO_wrctrl " "Found entity 1: i2_router_FIFO_wrctrl" {  } { { "source/i2_router/i2_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router_FIFO_wrctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2_router/i2_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i2_router/i2_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2_router " "Found entity 1: i2_router" {  } { { "source/i2_router/i2_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i2_router/i2_router.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router_fifo_wrctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router_fifo_wrctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router_FIFO_wrctrl " "Found entity 1: i1_router_FIFO_wrctrl" {  } { { "source/i1_router/i1_router_FIFO_wrctrl.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router_FIFO_wrctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i1_router/i1_router.v 1 1 " "Found 1 design units, including 1 entities, in source file source/i1_router/i1_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 i1_router " "Found entity 1: i1_router" {  } { { "source/i1_router/i1_router.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/i1_router/i1_router.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnoc_3rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mnoc_3rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MNOC_3rd " "Found entity 1: MNOC_3rd" {  } { { "MNOC_3rd.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/MNOC_3rd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814214840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814214840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/clock_management/super_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 super_pll-rtl " "Found design unit 1: super_pll-rtl" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215529 ""} { "Info" "ISGN_ENTITY_NAME" "1 super_pll " "Found entity 1: super_pll" {  } { { "source/clock_management/super_pll.vhd" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/clock_management/super_pll/super_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file source/clock_management/super_pll/super_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_pll_0002 " "Found entity 1: super_pll_0002" {  } { { "source/clock_management/super_pll/super_pll_0002.v" "" { Text "D:/Study/Graduation_Project/verilog/MNOC_3rd/source/clock_management/super_pll/super_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523814215538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg " "Generated suppressed messages file D:/Study/Graduation_Project/verilog/MNOC_3rd/output_files/MNOC_3rd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215616 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 16 01:43:35 2018 " "Processing ended: Mon Apr 16 01:43:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523814215750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523814215750 ""}
