$date
	Tue Apr 18 17:31:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module SR_LATCH_TB $end
$var wire 1 ! QBAR $end
$var wire 1 " Q $end
$var parameter 32 # TICKPERIOD $end
$var reg 256 $ COMMENT [255:0] $end
$var reg 32 % ERRORS [31:0] $end
$var reg 1 & QEXPECTED $end
$var reg 1 ' R $end
$var reg 1 ( S $end
$var reg 1 ) TICK $end
$var reg 32 * VECTORCOUNT [31:0] $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_sr_latch $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 #
$end
#0
$dumpvars
b10000000000000000000000000000011 ,
b11 +
b0 *
0)
1(
1'
x&
b0 %
b0 $
x"
x!
$end
#100
1)
#150
0"
1!
b1 *
b100 +
0&
0'
b10100110100010101010100 $
#200
0)
#300
1)
#350
b10 *
1'
b10011100100111101011111010000110100100001000001010011100100011101000101 $
#400
0)
#500
1)
#550
0!
1"
b11 *
1&
0(
b101001001000101010100110100010101010100 $
#600
0)
#700
1)
#750
b100 *
1(
b10011100100111101011111010000110100100001000001010011100100011101000101 $
#800
0)
#900
1)
#950
0"
1!
b101 *
0&
0'
b10100110100010101010100 $
#1000
0)
#1100
1)
#1150
b110 *
1'
b10011100100111101011111010000110100100001000001010011100100011101000101 $
#1200
0)
#1300
1)
#1350
0!
1"
b111 *
1&
0(
b101001001000101010100110100010101010100 $
#1400
0)
#1500
1)
#1550
b1000 *
1(
b10011100100111101011111010000110100100001000001010011100100011101000101 $
#1600
0)
#1700
1)
#1750
b11111111111111111111111111111111 +
