--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main_fft_entity.twx Main_fft_entity.ncd -o
Main_fft_entity.twr Main_fft_entity.pcf -ucf fft_const.ucf

Design file:              Main_fft_entity.ncd
Physical constraint file: Main_fft_entity.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in_seq<0>   |    3.904(R)|      SLOW  |   -1.924(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<1>   |    4.140(R)|      SLOW  |   -2.093(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<2>   |    4.035(R)|      SLOW  |   -2.042(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<3>   |    3.860(R)|      SLOW  |   -1.907(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<4>   |    2.645(R)|      SLOW  |   -1.223(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<5>   |    2.712(R)|      SLOW  |   -1.410(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<6>   |    2.656(R)|      SLOW  |   -1.353(R)|      FAST  |clk_BUFGP         |   0.000|
in_seq<7>   |    4.123(R)|      SLOW  |   -2.184(R)|      FAST  |clk_BUFGP         |   0.000|
in_tick     |    2.656(R)|      SLOW  |   -1.253(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
outseq<0>   |         9.446(R)|      SLOW  |         5.255(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<1>   |         9.653(R)|      SLOW  |         5.391(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<2>   |         9.419(R)|      SLOW  |         5.226(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<3>   |         9.985(R)|      SLOW  |         5.565(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<4>   |         9.088(R)|      SLOW  |         5.062(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<5>   |        13.643(R)|      SLOW  |         7.891(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<6>   |        10.636(R)|      SLOW  |         5.964(R)|      FAST  |clk_BUFGP         |   0.000|
outseq<7>   |        10.430(R)|      SLOW  |         5.838(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.401|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 11 22:44:52 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



