secur secur dual core embed processor roshan jude sri comput engin univers peradeniya sri lanka comput scienc engin univers south wale nsw sydney australia abstract secur embed comput system paramount concern devic ubiquit person increas financi transact secur attack target embed system illeg gain access devic destroy format common type attack embed system encount code inject power analysi attack number counter measur hardwar softwar base propos individu type attack singl system exist counter promin attack processor base embed system paper time propos hardwar softwar base countermeasur code inject attack power analysi base side channel attack dual core embed system propos processor name secur area overhead averag runtim increas pare standard dual process system overhead measur set industri standard applic benchmark encrypt program keyword side channel attack code inject attack hardwar softwar design introduct multipl processor singl chip increas function embed system demand process power consum devic mobil phone deploy dual processor design increas number embed system overcom secur threat potenti target adversari vari low system wireless handset network sensor smart card high system network router gateway firewal server secur threat embed system classifi launch attack typic launch method physic logic side channel phys ical attack refer unauthor physic access embed system feasibl attack direct access system attack identifi packag mechan tamper evid pack tempt attack appar subsequ inspect will attack attempt logic attack exploit weak logic system soft ware cryptograph protocol gain access unauthor logic attack deploy easili system download execut softwar vulner design side channel attack perform observ properti system power consumpt electromagnet emiss system perform cryptograph oper physic tack logic side channel attack applic specif diagnos prevent softwar architectur techniqu logic attack result demolish code integr applic program dynam chang instruct intent gain control execut flow program attack involv violat softwar code integr call code inject attack code inject attack exploit common implement mistak applic program refer secur vulner number malici attack increas amount softwar code side channel attack power analysi attack secret key encrypt program predict observ power dissip chip devic smart card pdas mobil phone microprocessor chip built insid perform secur transact secret key power dissip consumpt chip exploit properti predict secret key side channel attack number hardwar softwar base techniqu arm trustzon armor propos secur infrastructur design detect prevent frequent encount log ical side channel attack embed system code inject power analysi attack exist number individu detect mechan attack softwar architectur domain knowledg singl sys tem propos capabl thwart warn attack paper time present secur dual core embed system call secur secur dual core detect code inject attack protect power analysi attack secur consid secur design object oppos secur afterthought design hardwar softwar solut microarchitectur chang processor design integr secur design implement faster easier consider reduc overhead paper organ rest paper organ summar pro pose countermeasur code inject power analysi attack microarchitectur descript secur provid illustr design flow system experiment setup present present final paper conclud work rang prior detect prevent techniqu hardwar softwar base code inject power analysi attack wide rang techniqu suggest detect counter code inject attack broad categor softwar base hard ware assist techniqu softwar base techniqu softwar tool method overcom attack chang microarchitectur processor hard ware assist techniqu addit hardwar block microarchitectur support detect code inject attack softwar base techniqu categor static dynam static techniqu detect vulner pile time wagner propos autom static code analysi tool detect code invit buffer overflow attack produc larg num ber fals posit static techniqu languag safe construct languag exampl cyclon dynam softwar base techniqu avoid consider reduc code inject attack runtim formal method prove program behav expect softwar construct monitor proper program behaviour runtim proof carri code exampl stack guard hardwar assist techniqu attack specif number research propos architectur detect buffer overflow attack type code inject attack code inject attack detect monitor code integr program runtim arora addit processor hardwar tabl perform softwar code integr check system identifi pro gram properti level granular store multipl control flow level data checksum perform softwar integr monitor method pro duce code relocat pre generat hardwar tabl ragel parameswaran secur processor call impr program properti perform check sum basic block level reduc complex solut impr detect code inject attack design singl processor embed system detect techniqu code inject attack countermeasur power analysi attack classifi softwar base hardwar base mask ing current flatten major softwar base countermeasur tabl data mask techniqu random valu actual comput prevent process data exploit adversari mure san geboti propos current flatten techniqu dissip current flatten code provid suffici discharg brose propos random instruct inject techniqu dummi instruct inject actual execut techniqu proven effect small number data sampl phase substituit tech niqu isol inject effect larg number sampl author comprehens studi shuffl mask ing mention shuffl effect execut order physic resourc usag random determinist process hardwar balanc power plore hardwar base countermeasur power analysi attack determinist processor execut instruct order issu independ code segment random runtim prevent adversari identifi place specif instruct execut dual rail circuit dual rail pre charg drp logic design consum constant power data process dual rail circuit logic circuit attach logic circuit complement discharg occur origin logic circuit bit flip hardwar balanc techniqu present residu number system rns base random hardwar approach present random choos moduli set obfusc binari doubl add oper power profil techniqu requir larg data input gain advantag perform rns circuit cost hardwar pro pose techniqu complet author test point doubl add ecc tanimura dutt propos improv wddl simul anneal approach automat generat complementari cell reduc leakag power profil circuit level balanc exccel approach improv mute hardwar softwar balanc techniqu system level microarchitectur countermeasur protect power analysi attack mute processor execut encrypt program actual plement data balanc power mute requir minim soft ware instrument compar current flatten techniqu util ident second core dual core processor requir minim hard ware addit control logic compar hardwar balanc method mute protect system power anal ysis attack dual core secur embed processor system present paper secur techniqu impr detect code inject attack mute protect power analysi attack awar embed processor system immun code inject power analysi attack contribut secur dual core embed system propos detect code inject attack protect power analysi attack awar time mpsoc solut propos safeguard power analysi code inject major secur threat bed system processor capabl detect bit flip includ caus control flow error minim latenc interrupt handl mechan asip mpsoc present novel switch synchron mechan balanc counter power analysi propos rapid simul synthesi environ dual core processor limit assumpt techniqu address multiprocessor embed system ident homogen processor heterogen multiprocessor system ident function unit encrypt decrypt processor assum system contain separ memori processor processor clock singl sourc processor architectur overview secur architectur discuss code inject detect techniqu present power analysi protect present integr cure cpu instruct memori clock reset clock reset dmab dmdb imab imdb instruct memori clock reset imab imdb clock reset data memori dmab dmdb data memori figur base secur dual core processor memori modul figur depict schemat diagram base dual core processor design depict processor ident core separ instruct data memori core base processor static schedul thread applic core figur depict core base processor alter capabl detect code inject attack prevent power analysi attack base processor code inject detect power analysi countermeasur regist inchashedreg hashedreg switchflag instruct chk startbal endbal secur base processor figur design alter core base processor depict figur core system will augment regist logic handl addit instruct addit instruct regist encircl figur detect code inject attack rest prevent power analysi attack subsect will detail architectur mod ific will ensur secur secur processor secur detect code inject attack secur ensur code integr applic verifi basic block program intact runtim achiev perform basic block integr check runtim basic block integr checker incorpor follow ing task identifi basic block calcul assign checksum basic block compil time calcul checksum runtim compar load static valu compil time applic program group basic block base control flow applic basic block process separ calcul checksum base instruct block calcul checksum insert basic block special instruct chk instruct runtim instruct load basic block chk instruct car rie checksum correspond basic block instruct kind fetch checksum load special regist hashedreg checksum basic block increment calcul runtim instruct belong basic block execut store special regist inchashedreg instruct basic block control flow instruct cfi insert compil time basic block cfis alter will increment store checksum compar result load chk instruct mismatch comparison will indic code integr violat generat except secur prevent power analysi attack encrypt program execut secur will core will execut origin encrypt program ond core execut complementari program parallel origin complementari program devis instruct sequenc complementari data process clock cycl accur synchron pre serv mask signatur power profil memori setup static make processor awar program store data locat program term balanc process name control startbal encrypt endencrypt endbal origin program encrypt endencrypt complementari program extern interrupt registerfil hash inchash figur switch synchron balanc trigger termin special instruct instrument sourc code depict figur execut startbal instruct indic control encrypt program schedul core extern interrupt maskabl interrupt will trigger pipelin flush regist regist file program counter save stack figur regist save control send program counter valu clock cycl valu encrypt program origin complementari program execut parallel encrypt complet endbal instruct program will execut will send signal control indic complet encrypt control restor save regist stack will resum execut will schedul program execut interrupt handl secur subsect describ interrupt handl secur sce nario secur execut regular applic secur execut encrypt algorithm balanc scenario interrupt will servic pipelin flush regist date correct valu interrupt routin will three code segment instruct save regist stack actual code routin three instruct restor regist stack instruct termin interrupt interrupt instruct send maskabl inter rupt nmi control will forc control chang resum origin execut regular interrupt handl control will chang core servic interrupt core perform normal execut handl interrupt core perform balanc core receiv interrupt balanc core hold interrupt servic core hold allow execut task queue care modif control main tain synchron balanc nmi request will forc control chang core origin locat resum balanc clock cycl order preserv synchron design flow overview propos design flow secur architectur discuss design softwar interfac allow applic interact architectur enhanc describ design architectur enhanc discuss softwar design flow figur depict softwar design flow framework sourc code applic program compil front compil generat assembl version applic file special instruct code inject detect chk instruct checksum valu basic block power analysi protect startbal endbal instrument assembl sult assembl file assembl link generat binari instrument binari figur applic hardwar design flow figur depict generat processor model implement secur struction set architectur isa fed automat processor design tool asip meister generat core processor model specif special instruct secur asipmeist addit regist chosen compil front insert instruct modifi assembl link instrument binarysoftwar design flow figur softwar design flow implement secur function interrupt select implement switch ing synchron processor logic function special instruct interrupt micro instruct singl core processor model vhdl generat generat hardwar modul asipmeist isa target arch hardwar design flow processor select special instruct select special regist select interrupt code micro instruct isa generat hardwar asip design tool figur hardwar design flow asipmeist generat synthesiz vhdl descript singl processor model ident processor generat separ combin man ualli vhdl model secur addit compon con troller figur manual combin process experiment setup secur framework implement processor pisa portabl struction set architectur instruct set implement simplescalar tool set stage pipelin processor cach figur illustr experi mental setup identifi key element tool program compil gnu gcc cross compil pisa instruct set instrument binari produc explain processor model repres secur processor vhdl descript synopsi design compil synthes processor model figur hardwar detail report design compil instrument binari process set data program memori modelsim vhdl simul simul synthes processor memori model deduc runtim number clock cycl processor model design compil synthes processor modelsim simul instrument binari setup memori memori model runtim hardwar figur experiment setup present hardwar runtim overhead detail secur pro cessor compar processor implement detect code inject attack secur protect power analysi attack cure hardwar summari tabl tabul hardwar summari produc design compil proce sor investig cmos technolog secur processor dual core secur implement secur cost addi tional gate cell secur cost addi tional compar secur processor secur cost area overhead gate cell tabl hardwar detail area cell area clock gate cell secur secur secur secur secur processor slight decreas clock width critic path optim perform design compil secur slight increas clock runtim checksum logic secur expect increas clock width compar secur secur decreas clock width compar secur optim hardwar summari fpga base dual core secur processor implement fpga hardwar detail present tabl secur consum dition slice lut iob compar secur dual core processor secur clock width increas addit hardwar overhead logic lut iob slice tabl hardwar detail secur secur hardwar slice flip flop input lut bond iob gclks time clock logic level runtim analysi figur depict runtim analysi configur dual core pro cessor secur secur secur secur benchmark applic applic tabul des con sider encrypt algorithm balanc enabl execut cell tabl figur part top left specifi runtim applic secur dual core secur top repres runtim secur processor bottom left indi cate runtim secur processor bottom runtim applic secur processor secur includ balanc featur code inject detect featur secur includ code inject detect featur secur design balanc ing solut prevent power analysi secur processor prevent attack applic schedul dual core runtim applic higher consid net runtim applic cell diagon tabl figur repres runtim plicat highest runtim program combin will runtim secur cell column figur secur secur configur des encrypt algorithm schedul core applic schedul second core wait balanc des bal anc perform core will execut program des complementari valu note current balanc perform des set benchmark applic exampl runtim applic des encrypt schedul secur figur row column addit runtim des encrypt core balanc time switch runtim core perform balanc finish adpcm decod blowfish encrypt applic schedul core des encrypt secur secur execut time checksum encrypt des encrypt secur secur adpcm encod adpcm encod adpcm decod blowfish decrypt blowfish encrypt encrypt checksum blowfish decrypt figur runtim comparison depict figur cell correspond secur consum addit time runtim check sum detect code integr violat averag runtim overhead secur applic pare runtim secur configur secur consum extra time des schedul core erag runtim overhead applic secur compar secur secur integr code inject detect power analysi protect consum extra runtim secur applic encrypt des secur consum addit time compar secur applic des schedul core averag runtim overhead secur encrypt regular applic tabl present delay number clock cycl switch interrupt servic balanc regist includ regist regist file save restor sequenti time extern interrupt fire switch balanc servic interrupt clock cycl delay flush pipelin updat regist clock cycl delay consum interrupt call switch instruct startbal clock cycl delay need exit interrupt exit balanc endbal instruct tabl switch interrupt servic delay clock cycl delay store regist file store regist store inchash hash restor regist file restor regist restor inchash hash flush pipelin interrupt switch exit interrupt total delay discuss paper focus power analysi base side channel attack solut appli electromagnet base side channel attack test previous techniqu proven dpa resist techniqu prevent dpa electro magnet emmiss close power dissip assum processor design lay homogen compo nent will dissip amount power challeng task requir manual design consider cora solut counteract limit random swap round encrypt decrypt processor assum cach mpsoc disabl cach balanc oper sure execut processor instruct level lock step mode cach lock mechan util secur execut implement cach enhanc perform conclus paper present secur dual core base multiprocessor immun code inject attack power analysi base side channel attack attack consid success attack embed sys tem year secur protect code inject perform static time basic block instrument checksum runtim comparison detect code integr violat power analysi prevent implement balanc mask actual secret key power profil secur easili scalabl dual processor minim perform hardwar overhead compar previous techniqu propos separ handl attack refer pea team asip meister http english armor softwar implement fault toler environ avail http depend project armor trustzon secur foundat arm http product esd trustzon ambros ignjatov parameswaran cora multiprocessor key corrupt random round swap power analysi side channel attack des case studi isca ambros pettenghi sousa darn random multi modulo rns architectur doubl add ecc prevent power analysi side channel attack asp dac ambros ragel parameswaran random instruct jection counter power analysi attack acm tran emb comput syst ambros ragel parameswaran ignjatov multiproc sor conceal architectur prevent power analysi base side channel attack iet comput digit techniqu arora ravi raghunathan jha secur embed process hardwar assist runtim monitor proceed design autom test europ volum asaduzzaman sibai rani improv cach lock perform modern embed system addit tabl cach level syst archit biham shamir power analysi key schedul candid second advanc encrypt standard candid con ferenc cert coordin center vulner note databas cert coordin center chaumett sauveron secur problem rais open multiap plicat smart card coron goubin boolean arithmet mask differ ential power analysi ches london cowan maier walpol bakk beatti grier wagl zhang hinton stackguard automat adapt detect pre vention buffer overflow attack proc usenix secur confer san antonio texa danil julian alexand alex design analysi dual rail circuit secur applic ieee tran comput geboti tabl mask countermeasur low energi secur emb ded system ieee transact larg scale integr vlsi system geboti geboti secur ellipt curv implement analysi resist power attack dsp processor ches vise paper intern workshop cryptograph hardwar embed system london springer verlag geboti white phase substitut techniqu dema embed cryptograph system itng goubin patarin des differenti power analysi duplica tion method ches proceed intern workshop cryptograph hardwar embed system london springer verlag homma aoki satoh electromagnet leakag side channel analysi cryptograph modul emc hwang tiri hodjat lai yang schaumont ver bauwhed base secur coprocessor cmos resi tanc differenti power analysi side channel attack ieee journal solid state circuit hwang schaumont tiri verbauwhed secur embed system ieee secur privaci jim morrisett grossman hick cheney wang cyclon safe dialect usenix annual technic confer monterey june kocher jaff jun differenti power analysi lectur note comput scienc kocher lee mcgraw ragunanthan ravi secur dimens embed system design june koeun standaert tutori physic secur side channel attack foundat secur analysi design iii fosad lee karig mcgregor shi enlist hardwar architectur thwart malici code inject proceed intern confer secur pervas comput springer verlag lncs march muller smart determinist processor acisp proceed australasian confer secur privaci london springer verlag mcgregor karig shi lee processor architectur defens buffer overflow attack proceed intern confer secur pervas comput spc springer verlag march messerg dabbish sloan examin smart card secur threat power analysi attack ieee tran comput milenkov milenkov jovanov hardwar support code tegriti embed processor case york usa acm press muresan geboti current flatten softwar hardwar secur applic code isss necula proof carri code confer record popl acm sigplan sigact symposium principl program lan guag pari franc jan popp mangard mask dual rail pre charg logic dpa resist rout constraint rao sunar editor cryptograph hardwar embed system ches intern workshop edinburgh scotland august septemb proceed volum lectur note comput scienc springer ragel parameswaran impr integr monitor processor reliabl secur proceed design autom confer enc dac san fransisco california usa novemb acm press ragel architectur support secur reliabl embed pro cessor phd thesi univers south wale saputra vijaykrishnan kandemir irwin brook kim zhang mask energi behavior des encrypt tanimura dutt exccel explor complementari cell effi cient dpa attack resist host tanimura dutt hdrl homogen dual rail logic dpa attack resist secur circuit design ieee embed system letter tanimura dutt lrcg latch base random clock gate pre vent power analysi side channel attack code isss tiri verbauwhed logic level design methodolog secur dpa resist asic fpga implement proceed confer design autom test europ washington usa ieee comput societi tiri verbauwhed digit design flow secur integr circuit ieee tran cad integr circuit system veyrat charvillon medw kerckhof standaert shuffl side channel attack comprehens studi cautionari note asiacrypt wagner foster brewer aiken step tomat detect buffer overrun vulner network distribut system secur symposium san diego februari weingart physic secur devic comput subsystem survey attack defenc etin kaya koc paar editor ches volum lectur note comput scienc springer wolf multimedia applic multiprocessor system chip proceed confer design autom test europ washington usa ieee comput societi kalbarczyk patel iyer architectur support defend buffer overflow attack easi workshop octob zhou feng side channel attack ten year public impact cryptograph modul secur test cryptolog eprint archiv report 