{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684765712570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684765712577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 02:28:32 2023 " "Processing started: Tue May 23 02:28:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684765712577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765712577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_tester -c pipe_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_tester -c pipe_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765712577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684765713379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684765713379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Vga_sync.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/Vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726063 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Vga_sync.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/Vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "piping.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/piping.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726069 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "piping.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/piping.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25Mhz-rtl " "Found design unit 1: pll25Mhz-rtl" {  } { { "pll25Mhz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726074 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz " "Found entity 1: pll25Mhz" {  } { { "pll25Mhz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz/pll25mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25mhz/pll25mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz_0002 " "Found entity 1: pll25Mhz_0002" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz/pll25Mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_tester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_tester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_tester " "Found entity 1: pipe_tester" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/bouncy_ball.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726090 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/bouncy_ball.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player-behavior " "Found design unit 1: player-behavior" {  } { { "player.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/player.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726095 ""} { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/player.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conc2-b1 " "Found design unit 1: conc2-b1" {  } { { "conc2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/conc2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726101 ""} { "Info" "ISGN_ENTITY_NAME" "1 conc2 " "Found entity 1: conc2" {  } { { "conc2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/conc2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bit_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3bit_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_to_integer-beh " "Found design unit 1: three_bit_to_integer-beh" {  } { { "3bit_to_integer.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/3bit_to_integer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726106 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_to_integer " "Found entity 1: three_bit_to_integer" {  } { { "3bit_to_integer.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/3bit_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_controller-beh " "Found design unit 1: rgb_controller-beh" {  } { { "rgb_controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rgb_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726112 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "rgb_controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rgb_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "height_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file height_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 height_generator-behaviour " "Found design unit 1: height_generator-behaviour" {  } { { "height_generator.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726118 ""} { "Info" "ISGN_ENTITY_NAME" "1 height_generator " "Found entity 1: height_generator" {  } { { "height_generator.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_counter-behaviour " "Found design unit 1: score_counter-behaviour" {  } { { "score_counter.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/score_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726124 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/score_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng1-behavioral " "Found design unit 1: rng1-behavioral" {  } { { "rng.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rng.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726129 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng1 " "Found entity 1: rng1" {  } { { "rng.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rng.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rng2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng2-behavioral " "Found design unit 1: rng2-behavioral" {  } { { "rng2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rng2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726135 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng2 " "Found entity 1: rng2" {  } { { "rng2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/rng2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "height_gen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file height_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 height_gen " "Found entity 1: height_gen" {  } { { "height_gen.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684765726139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765726139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_tester " "Elaborating entity \"pipe_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684765726199 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "score_counter inst7 " "Block or symbol \"score_counter\" of instance \"inst7\" overlaps another block or symbol" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 736 584 800 880 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1684765726200 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 280 -16 160 296 "SW\[0\]" "" } { 696 -488 -312 712 "SW\[5\]" "" } { 712 -488 -312 728 "SW\[4\]" "" } { 728 -480 -304 744 "SW\[3\]" "" } { 824 416 592 840 "SW\[9\]" "" } { 544 -440 -264 560 "SW\[1\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1684765726200 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW\[9\] " "Pin \"SW\[9\]\" not connected" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 824 416 592 840 "SW\[9\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1684765726200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst\"" {  } { { "pipe_tester.bdf" "inst" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 192 552 776 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz pll25Mhz:inst1 " "Elaborating entity \"pll25Mhz\" for hierarchy \"pll25Mhz:inst1\"" {  } { { "pipe_tester.bdf" "inst1" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 56 288 448 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz_0002 pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst " "Elaborating entity \"pll25Mhz_0002\" for hierarchy \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\"" {  } { { "pll25Mhz.vhd" "pll25mhz_inst" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "altera_pll_i" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726262 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684765726265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684765726265 ""}  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684765726265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller rgb_controller:inst22 " "Elaborating entity \"rgb_controller\" for hierarchy \"rgb_controller:inst22\"" {  } { { "pipe_tester.bdf" "inst22" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 40 208 872 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:inst6 " "Elaborating entity \"player\" for hierarchy \"player:inst6\"" {  } { { "pipe_tester.bdf" "inst6" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 480 96 320 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst5 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst5\"" {  } { { "pipe_tester.bdf" "inst5" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 232 232 456 440 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726297 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_enable bouncy_ball.vhd(51) " "VHDL Process Statement warning at bouncy_ball.vhd(51): signal \"next_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/bouncy_ball.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684765726298 "|pipe_tester|bouncy_ball:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "height_gen height_gen:inst9 " "Elaborating entity \"height_gen\" for hierarchy \"height_gen:inst9\"" {  } { { "pipe_tester.bdf" "inst9" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 336 -120 32 432 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc2 height_gen:inst9\|conc2:inst2 " "Elaborating entity \"conc2\" for hierarchy \"height_gen:inst9\|conc2:inst2\"" {  } { { "height_gen.bdf" "inst2" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_gen.bdf" { { 264 760 896 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng1 height_gen:inst9\|rng1:inst " "Elaborating entity \"rng1\" for hierarchy \"height_gen:inst9\|rng1:inst\"" {  } { { "height_gen.bdf" "inst" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_gen.bdf" { { 200 352 512 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng2 height_gen:inst9\|rng2:inst1 " "Elaborating entity \"rng2\" for hierarchy \"height_gen:inst9\|rng2:inst1\"" {  } { { "height_gen.bdf" "inst1" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/height_gen.bdf" { { 344 344 504 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_to_integer three_bit_to_integer:inst4 " "Elaborating entity \"three_bit_to_integer\" for hierarchy \"three_bit_to_integer:inst4\"" {  } { { "pipe_tester.bdf" "inst4" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 672 -296 -152 784 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:inst7 " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:inst7\"" {  } { { "pipe_tester.bdf" "inst7" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 736 584 800 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765726319 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "score score_counter.vhd(13) " "VHDL Signal Declaration warning at score_counter.vhd(13): used implicit default value for signal \"score\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_counter.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/score_counter.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684765726319 "|pipe_tester|score_counter:inst7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 760 1136 1312 776 "LEDR\[9\]" "" } { 776 1136 1312 792 "LEDR\[8\]" "" } { 792 1136 1312 808 "LEDR\[7\]" "" } { 808 1136 1312 824 "LEDR\[6\]" "" } { 824 1136 1312 840 "LEDR\[5\]" "" } { 840 1136 1312 856 "LEDR\[4\]" "" } { 856 1136 1312 872 "LEDR\[3\]" "" } { 872 1136 1312 888 "LEDR\[2\]" "" } { 888 1136 1312 904 "LEDR\[1\]" "" } { 904 1136 1312 920 "LEDR\[0\]" "" } { 752 800 859 769 "LEDR\[9..0\]" "" } { 752 1112 1150 769 "LEDR\[9\]" "" } { 768 1112 1150 785 "LEDR\[8\]" "" } { 784 1104 1142 801 "LEDR\[7\]" "" } { 800 1104 1142 817 "LEDR\[6\]" "" } { 816 1096 1144 833 "LEDR\[5\]" "" } { 832 1104 1142 849 "LEDR\[4\]" "" } { 848 1088 1136 865 "LEDR\[3\]" "" } { 864 1088 1136 881 "LEDR\[2\]" "" } { 880 1096 1144 897 "LEDR\[1\]" "" } { 896 1088 1136 913 "LEDR\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1684765727123 "|pipe_tester|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1684765727123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684765727201 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684765727507 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684765727507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684765727754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684765727754 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1684765727833 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1684765727833 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 280 -16 160 296 "SW\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684765727895 "|pipe_tester|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/More Pipe Testing (22-05-2023)/Post-lab pipe testiong/w11 monday/More Pipe Testing (22-05-2023)/More Pipe Testing/pipe_tester.bdf" { { 824 416 592 840 "SW\[9\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684765727895 "|pipe_tester|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684765727895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684765727898 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684765727898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684765727898 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684765727898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684765727898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684765727930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 02:28:47 2023 " "Processing ended: Tue May 23 02:28:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684765727930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684765727930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684765727930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684765727930 ""}
