<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_alu.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_core.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_mcode.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80_reg.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu\tv80s.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\cpu_z80.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\decoder.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_dpb\gowin_dpb.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_osc\gowin_osc.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_b1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_prom\gowin_prom_test.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sdpb\gowin_sdpb.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\gowin_sp\gowin_sp.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\ram8k.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_0.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\rom8k_1.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\gowin_rpll\gowin_rpll.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\hdmi_top.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\timing_1024x768_flow.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video\tmds_std_enc.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\video_ram.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\vram8k.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_io.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\my_zx_spectrum_dram_video\src\zx_spectrum_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 21 23:08:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.335s, Peak memory usage = 314.422MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.157s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.199s, Peak memory usage = 314.422MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 314.422MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.217s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.025s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 314.422MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.131s, Peak memory usage = 314.422MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.121s, Peak memory usage = 314.422MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 314.422MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>399</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>65</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>37</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>119</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLE</td>
<td>6</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1617</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>170</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>490</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>957</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>165</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>165</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1865(1628 LUT, 165 ALU, 12 RAM16) / 8640</td>
<td>22%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>399 / 6693</td>
<td>6%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>6 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>393 / 6693</td>
<td>6%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>24 / 26</td>
<td>93%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>64.000</td>
<td>15.625</td>
<td>0.000</td>
<td>32.000</td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>n103_18</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>n103_s14/F </td>
</tr>
<tr>
<td>4</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250</td>
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625</td>
<td>0.000</td>
<td>2.694</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750</td>
<td>0.000</td>
<td>4.040</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi/rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>8</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250</td>
<td>0.000</td>
<td>6.734</td>
<td>hdmi/rpll/rpll_inst/CLKOUT</td>
<td>hdmi/rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>15.625(MHz)</td>
<td>33.627(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hdmi/clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>76.662(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>301.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>290.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/iorq_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n103_18[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>277</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>288.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80/cpu/iorq_n_s0/CLK</td>
</tr>
<tr>
<td>289.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>Z80/cpu/iorq_n_s0/Q</td>
</tr>
<tr>
<td>290.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_7_s3/I1</td>
</tr>
<tr>
<td>291.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>io/data_bus_Z_7_s3/F</td>
</tr>
<tr>
<td>292.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_7_s0/I2</td>
</tr>
<tr>
<td>293.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io/data_bus_Z_7_s0/F</td>
</tr>
<tr>
<td>294.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s4/I0</td>
</tr>
<tr>
<td>295.251</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s4/F</td>
</tr>
<tr>
<td>296.211</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s3/I2</td>
</tr>
<tr>
<td>297.033</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s3/F</td>
</tr>
<tr>
<td>297.993</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s0/I3</td>
</tr>
<tr>
<td>298.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>io/data_bus_Z_2_s0/F</td>
</tr>
<tr>
<td>299.579</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_2_s/I0</td>
</tr>
<tr>
<td>300.611</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>io/data_bus_Z_2_s/F</td>
</tr>
<tr>
<td>301.571</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n103_18</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>n103_s14/F</td>
</tr>
<tr>
<td>290.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_2_s1/G</td>
</tr>
<tr>
<td>290.930</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_2_s1</td>
</tr>
<tr>
<td>290.530</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.433, 43.080%; route: 6.720, 53.286%; tC2Q: 0.458, 3.634%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>290.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n103_18[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>277</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>288.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/CLK</td>
</tr>
<tr>
<td>289.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/Q</td>
</tr>
<tr>
<td>290.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/I1</td>
</tr>
<tr>
<td>291.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/F</td>
</tr>
<tr>
<td>292.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s17/I0</td>
</tr>
<tr>
<td>293.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n103_s17/F</td>
</tr>
<tr>
<td>294.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_6_s7/I3</td>
</tr>
<tr>
<td>295.055</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io/data_bus_Z_6_s7/F</td>
</tr>
<tr>
<td>296.015</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_4_s0/I1</td>
</tr>
<tr>
<td>297.114</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>io/data_bus_Z_4_s0/F</td>
</tr>
<tr>
<td>298.074</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_0_s/I0</td>
</tr>
<tr>
<td>299.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io/data_bus_Z_0_s/F</td>
</tr>
<tr>
<td>300.066</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n103_18</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>n103_s14/F</td>
</tr>
<tr>
<td>290.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_0_s1/G</td>
</tr>
<tr>
<td>290.930</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_0_s1</td>
</tr>
<tr>
<td>290.530</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.888, 44.011%; route: 5.760, 51.862%; tC2Q: 0.458, 4.127%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>290.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n103_18[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>277</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>288.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/CLK</td>
</tr>
<tr>
<td>289.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/Q</td>
</tr>
<tr>
<td>290.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/I1</td>
</tr>
<tr>
<td>291.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/F</td>
</tr>
<tr>
<td>292.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s17/I0</td>
</tr>
<tr>
<td>293.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n103_s17/F</td>
</tr>
<tr>
<td>294.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_6_s7/I3</td>
</tr>
<tr>
<td>295.055</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io/data_bus_Z_6_s7/F</td>
</tr>
<tr>
<td>296.015</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_4_s0/I1</td>
</tr>
<tr>
<td>297.114</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>io/data_bus_Z_4_s0/F</td>
</tr>
<tr>
<td>298.074</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_1_s/I0</td>
</tr>
<tr>
<td>299.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io/data_bus_Z_1_s/F</td>
</tr>
<tr>
<td>300.066</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n103_18</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>n103_s14/F</td>
</tr>
<tr>
<td>290.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_1_s1/G</td>
</tr>
<tr>
<td>290.930</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_1_s1</td>
</tr>
<tr>
<td>290.530</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.888, 44.011%; route: 5.760, 51.862%; tC2Q: 0.458, 4.127%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>290.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n103_18[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>277</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>288.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/CLK</td>
</tr>
<tr>
<td>289.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/Q</td>
</tr>
<tr>
<td>290.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/I1</td>
</tr>
<tr>
<td>291.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/F</td>
</tr>
<tr>
<td>292.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s17/I0</td>
</tr>
<tr>
<td>293.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n103_s17/F</td>
</tr>
<tr>
<td>294.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_6_s7/I3</td>
</tr>
<tr>
<td>295.055</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io/data_bus_Z_6_s7/F</td>
</tr>
<tr>
<td>296.015</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_4_s0/I1</td>
</tr>
<tr>
<td>297.114</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>io/data_bus_Z_4_s0/F</td>
</tr>
<tr>
<td>298.074</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_3_s/I0</td>
</tr>
<tr>
<td>299.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io/data_bus_Z_3_s/F</td>
</tr>
<tr>
<td>300.066</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n103_18</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>n103_s14/F</td>
</tr>
<tr>
<td>290.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_3_s1/G</td>
</tr>
<tr>
<td>290.930</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_3_s1</td>
</tr>
<tr>
<td>290.530</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.888, 44.011%; route: 5.760, 51.862%; tC2Q: 0.458, 4.127%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>300.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>290.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80/cpu/i_tv80_core/A_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n103_18[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>288.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>277</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>288.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/CLK</td>
</tr>
<tr>
<td>289.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>Z80/cpu/i_tv80_core/A_7_s0/Q</td>
</tr>
<tr>
<td>290.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/I1</td>
</tr>
<tr>
<td>291.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n103_s18/F</td>
</tr>
<tr>
<td>292.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n103_s17/I0</td>
</tr>
<tr>
<td>293.469</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n103_s17/F</td>
</tr>
<tr>
<td>294.429</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_6_s7/I3</td>
</tr>
<tr>
<td>295.055</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io/data_bus_Z_6_s7/F</td>
</tr>
<tr>
<td>296.015</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_4_s0/I1</td>
</tr>
<tr>
<td>297.114</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>io/data_bus_Z_4_s0/F</td>
</tr>
<tr>
<td>298.074</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io/data_bus_Z_4_s/I0</td>
</tr>
<tr>
<td>299.106</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io/data_bus_Z_4_s/F</td>
</tr>
<tr>
<td>300.066</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>n103_18</td>
</tr>
<tr>
<td>290.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>n103_s14/F</td>
</tr>
<tr>
<td>290.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>led_4_s1/G</td>
</tr>
<tr>
<td>290.930</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>led_4_s1</td>
</tr>
<tr>
<td>290.530</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>led_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.888, 44.011%; route: 5.760, 51.862%; tC2Q: 0.458, 4.127%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
