// Seed: 3942603602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  assign module_1.id_1 = 0;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout supply0 id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output tri id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
endmodule
