// Seed: 3913227929
module module_0 (
    output tri0  id_0
    , id_6, id_7,
    input  uwire id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  assign id_6 = 1;
endmodule : id_8
module module_1 (
    input wand id_0,
    output wor id_1,
    output supply0 id_2,
    output uwire id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9
);
  module_0(
      id_2, id_6, id_1, id_7, id_5
  );
endmodule
