DPLLB_LVDS_P2_CLOCK_DIV_14,VAR_0
DPLLB_LVDS_P2_CLOCK_DIV_7,VAR_1
DPLLB_MODE_DAC_SERIAL,VAR_2
DPLLB_MODE_LVDS,VAR_3
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10,VAR_4
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5,VAR_5
DPLL_FPA01_P1_POST_DIV_SHIFT,VAR_6
DPLL_FPA1_P1_POST_DIV_SHIFT,VAR_7
DPLL_SDVO_HIGH_SPEED,VAR_8
DPLL_VCO_ENABLE,VAR_9
FP_CB_TUNE,VAR_10
HAS_PCH_IBX,FUNC_0
INTEL_INFO,FUNC_1
INTEL_OUTPUT_ANALOG,VAR_11
INTEL_OUTPUT_HDMI,VAR_12
INTEL_OUTPUT_LVDS,VAR_13
INTEL_OUTPUT_SDVO,VAR_14
PLLB_REF_INPUT_SPREADSPECTRUMIN,VAR_15
PLL_REF_INPUT_DREFCLK,VAR_16
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT,VAR_17
i9xx_dpll_compute_fp,FUNC_2
intel_crtc_has_dp_encoder,FUNC_3
intel_crtc_has_type,FUNC_4
intel_is_dual_link_lvds,FUNC_5
intel_panel_use_ssc,FUNC_6
ironlake_needs_fb_cb_tune,FUNC_7
to_i915,FUNC_8
ironlake_compute_dpll,FUNC_9
crtc,VAR_18
crtc_state,VAR_19
reduced_clock,VAR_20
dev_priv,VAR_21
dpll,VAR_22
fp,VAR_23
fp2,VAR_24
factor,VAR_25
