
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:51:19 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 48744 ; free virtual = 50769
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 48744 ; free virtual = 50769
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:354).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:349).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:344).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:337).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 48533 ; free virtual = 50559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'init' into 'process_top' (<stdin>:329) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 48388 ; free virtual = 50414
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 48067 ; free virtual = 50093
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemL106R' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemL106R' to '__dst_alloc_free__dm' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:331:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 48000 ; free virtual = 50026
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.43 seconds; current allocated memory: 106.635 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 107.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 107.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 107.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 108.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 108.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 108.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 109.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 109.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 110.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 111.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 114.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_list'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 116.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_rec'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 118.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 123.061 MB.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_link_pr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_ne_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 48563 ; free virtual = 50606
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:51:59 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1344.371 ; gain = 17.750 ; free physical = 44448 ; free virtual = 46540
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 13:52:29 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:52:30 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:52:30 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.164 ; gain = 0.000 ; free physical = 38843 ; free virtual = 41045
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1535252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1493.098 ; gain = 77.000 ; free physical = 38311 ; free virtual = 40514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1534869-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1534869-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 38470 ; free virtual = 40673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 38408 ; free virtual = 40612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1546.848 ; gain = 130.750 ; free physical = 38406 ; free virtual = 40610
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.918 ; gain = 0.000 ; free physical = 36421 ; free virtual = 38680
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.918 ; gain = 0.000 ; free physical = 36407 ; free virtual = 38667
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2522.918 ; gain = 0.000 ; free physical = 36389 ; free virtual = 38648
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.918 ; gain = 1106.820 ; free physical = 35834 ; free virtual = 38047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.918 ; gain = 1106.820 ; free physical = 35833 ; free virtual = 38046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.918 ; gain = 1106.820 ; free physical = 35872 ; free virtual = 38085
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 2522.918 ; gain = 1106.820 ; free physical = 35852 ; free virtual = 38066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2522.918 ; gain = 1106.820 ; free physical = 35744 ; free virtual = 37959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2812.418 ; gain = 1396.320 ; free physical = 40849 ; free virtual = 43032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2812.418 ; gain = 1396.320 ; free physical = 40864 ; free virtual = 43047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 40883 ; free virtual = 43066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42360 ; free virtual = 44543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42360 ; free virtual = 44543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42360 ; free virtual = 44543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42359 ; free virtual = 44542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42359 ; free virtual = 44542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42359 ; free virtual = 44542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.434 ; gain = 1405.336 ; free physical = 42358 ; free virtual = 44541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2821.434 ; gain = 429.266 ; free physical = 42383 ; free virtual = 44566
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:55 . Memory (MB): peak = 2821.441 ; gain = 1405.336 ; free physical = 42394 ; free virtual = 44577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.543 ; gain = 0.000 ; free physical = 41958 ; free virtual = 44141
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:58 . Memory (MB): peak = 2886.543 ; gain = 1512.379 ; free physical = 42077 ; free virtual = 44260
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.543 ; gain = 0.000 ; free physical = 42075 ; free virtual = 44258
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:59:10 2020...
[Sat Jan 25 13:59:12 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:07 ; elapsed = 00:06:42 . Memory (MB): peak = 1614.328 ; gain = 4.000 ; free physical = 43592 ; free virtual = 45772
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2604.027 ; gain = 0.000 ; free physical = 41619 ; free virtual = 43800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 2604.027 ; gain = 989.699 ; free physical = 41628 ; free virtual = 43808
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:59:56 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 4056 |     0 |   1182240 |  0.34 |
|   LUT as Logic             | 3925 |     0 |   1182240 |  0.33 |
|   LUT as Memory            |  131 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 4015 |     0 |   2364480 |  0.17 |
|   Register as Flip Flop    | 4015 |     0 |   2364480 |  0.17 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   12 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 18    |          Yes |         Set |            - |
| 3997  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 322.5 |     0 |      2160 | 14.93 |
|   RAMB36/FIFO*    |   321 |     0 |      2160 | 14.86 |
|     RAMB36E2 only |   321 |       |           |       |
|   RAMB18          |     3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3997 |            Register |
| LUT6     | 1339 |                 CLB |
| LUT4     | 1017 |                 CLB |
| LUT3     |  929 |                 CLB |
| LUT5     |  643 |                 CLB |
| LUT2     |  537 |                 CLB |
| RAMB36E2 |  321 |           Block Ram |
| LUT1     |  243 |                 CLB |
| CARRY8   |  162 |                 CLB |
| SRL16E   |   99 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   18 |            Register |
| MUXF7    |   12 |                 CLB |
| RAMB18E2 |    3 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:21 ; elapsed = 00:01:54 . Memory (MB): peak = 4150.398 ; gain = 1546.371 ; free physical = 46823 ; free virtual = 49042
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:01:50 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.551        0.000                      0                15045        0.071        0.000                      0                15045        1.155        0.000                       0                  4504  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.551        0.000                      0                15045        0.071        0.000                      0                15045        1.155        0.000                       0                  4504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 1.170ns (47.465%)  route 1.295ns (52.536%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4503, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_5/DOUTADOUT[0]
                         net (fo=11, unplaced)        0.230     1.136    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.272 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2/O
                         net (fo=7, unplaced)         0.212     1.484    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2_n_4
                         LUT6 (Prop_LUT6_I3_O)        0.032     1.516 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2/O
                         net (fo=12, unplaced)        0.225     1.741    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4
                         LUT3 (Prop_LUT3_I1_O)        0.032     1.773 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_93__0/O
                         net (fo=3, unplaced)         0.155     1.928    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_93__0_n_4
                         LUT6 (Prop_LUT6_I5_O)        0.032     1.960 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_34__0/O
                         net (fo=4, unplaced)         0.200     2.160    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_34__0_n_4
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.192 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__2/O
                         net (fo=16, unplaced)        0.273     2.465    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__2_n_4
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4503, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                  0.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4503, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_fu_587_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4503, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4150.398 ; gain = 0.000 ; free physical = 46872 ; free virtual = 49090
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4182.414 ; gain = 0.000 ; free physical = 46859 ; free virtual = 49086
[Sat Jan 25 14:01:55 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/runme.log
[Sat Jan 25 14:01:55 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 45543 ; free virtual = 47802
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.488 ; gain = 0.000 ; free physical = 42669 ; free virtual = 44969
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 2617.488 ; gain = 1245.336 ; free physical = 42668 ; free virtual = 44968
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.203 ; gain = 85.031 ; free physical = 42376 ; free virtual = 44730

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f4bc0208

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2773.203 ; gain = 0.000 ; free physical = 42366 ; free virtual = 44721

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1140 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13fda1fd5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42331 ; free virtual = 44721
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109ce3d81

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42330 ; free virtual = 44720
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 113c4e038

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42320 ; free virtual = 44710
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 113c4e038

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42325 ; free virtual = 44715
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7647d790

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42300 ; free virtual = 44690
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7647d790

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42300 ; free virtual = 44690
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2827.199 ; gain = 0.000 ; free physical = 42300 ; free virtual = 44690
Ending Logic Optimization Task | Checksum: 7647d790

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2827.199 ; gain = 24.012 ; free physical = 42300 ; free virtual = 44690

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.551 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 324 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 648
Ending PowerOpt Patch Enables Task | Checksum: 7647d790

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38548 ; free virtual = 41213
Ending Power Optimization Task | Checksum: 7647d790

Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 4526.305 ; gain = 1699.105 ; free physical = 38572 ; free virtual = 41237

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7647d790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38571 ; free virtual = 41238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38571 ; free virtual = 41238
Ending Netlist Obfuscation Task | Checksum: 7647d790

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38575 ; free virtual = 41242
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:08 . Memory (MB): peak = 4526.305 ; gain = 1888.066 ; free physical = 38578 ; free virtual = 41245
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38586 ; free virtual = 41253
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38753 ; free virtual = 41431
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37525 ; free virtual = 40212
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 38315 ; free virtual = 40675
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37980 ; free virtual = 40498
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4750657a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37978 ; free virtual = 40497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37952 ; free virtual = 40470

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f617f5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37483 ; free virtual = 40002

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a3758e4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37096 ; free virtual = 39567

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a3758e4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37094 ; free virtual = 39565
Phase 1 Placer Initialization | Checksum: a3758e4a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37088 ; free virtual = 39559

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f6876c27

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 36068 ; free virtual = 38540

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 14 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[13]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[12]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[8]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[10]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[9]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[11]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[5]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 14 nets. Created 140 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 140 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37030 ; free virtual = 39510
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_3_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_5_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_6__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_7_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_7__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_8__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_4_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_9__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_7__0_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_9_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[27]_0 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ram_reg_0_32_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/p_dmemL106R_data_ne_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ram_reg_0_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[27]_1 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ram_reg_0_16_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_16__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_16__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[27] could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/rs_wreq/ram_reg_0_48_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_15__2_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_10_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_17 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[58]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRBWRADDR[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_sum2_cast_reg_180_reg[14]_0[14] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_18 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRBWRADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_20__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRBWRADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_dmemL106R_data_da_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRBWRADDR[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22_i_11_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_sum2_cast_reg_180_reg[14]_0[13] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_19 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_sum2_cast_reg_180_reg[14]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_21 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_sum2_cast_reg_180_reg[14]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_i_20 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/p_dmemL106R_data_da_ce1 could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22_i_1__1_n_4 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRBWRADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_23__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37028 ; free virtual = 39508

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |          140  |              0  |                    14  |           0  |           1  |  00:00:04  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          140  |              0  |                    14  |           0  |           7  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b132d0aa

Time (s): cpu = 00:02:04 ; elapsed = 00:01:19 . Memory (MB): peak = 4526.305 ; gain = 0.000 ; free physical = 37221 ; free virtual = 39701
Phase 2 Global Placement | Checksum: dcc5e21d

Time (s): cpu = 00:02:13 ; elapsed = 00:01:23 . Memory (MB): peak = 4542.312 ; gain = 16.008 ; free physical = 40347 ; free virtual = 42827

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dcc5e21d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:24 . Memory (MB): peak = 4542.312 ; gain = 16.008 ; free physical = 40345 ; free virtual = 42825

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 913fb39f

Time (s): cpu = 00:02:17 ; elapsed = 00:01:26 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 40279 ; free virtual = 42759

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6d2ee156

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 40264 ; free virtual = 42744

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 2a2bcedb

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 40262 ; free virtual = 42742

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 27499bba

Time (s): cpu = 00:02:23 ; elapsed = 00:01:30 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 40098 ; free virtual = 42578

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: d439f6ff

Time (s): cpu = 00:02:27 ; elapsed = 00:01:33 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 40022 ; free virtual = 42502

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: b519b960

Time (s): cpu = 00:02:28 ; elapsed = 00:01:34 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39990 ; free virtual = 42470

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: ae6d13e4

Time (s): cpu = 00:02:30 ; elapsed = 00:01:35 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39866 ; free virtual = 42347

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: e3b1d828

Time (s): cpu = 00:02:32 ; elapsed = 00:01:36 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39916 ; free virtual = 42397

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: ef994379

Time (s): cpu = 00:02:34 ; elapsed = 00:01:37 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39964 ; free virtual = 42444

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 137731960

Time (s): cpu = 00:02:34 ; elapsed = 00:01:37 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39965 ; free virtual = 42445

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 118d6b9da

Time (s): cpu = 00:03:03 ; elapsed = 00:01:59 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 41748 ; free virtual = 44243
Phase 3 Detail Placement | Checksum: 118d6b9da

Time (s): cpu = 00:03:03 ; elapsed = 00:02:00 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 41731 ; free virtual = 44226

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dfc09311

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dfc09311

Time (s): cpu = 00:03:18 ; elapsed = 00:02:05 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 41440 ; free virtual = 43964

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1dfc09311

Time (s): cpu = 00:03:19 ; elapsed = 00:02:05 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 41434 ; free virtual = 43963
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.722. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.722. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 198f6118b

Time (s): cpu = 00:04:55 ; elapsed = 00:03:46 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39221 ; free virtual = 41743
Phase 4.1.1 Post Placement Optimization | Checksum: 198f6118b

Time (s): cpu = 00:04:55 ; elapsed = 00:03:46 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39225 ; free virtual = 41747
Phase 4.1 Post Commit Optimization | Checksum: 198f6118b

Time (s): cpu = 00:04:55 ; elapsed = 00:03:46 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39220 ; free virtual = 41742

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 198f6118b

Time (s): cpu = 00:04:56 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39268 ; free virtual = 41790

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 198f6118b

Time (s): cpu = 00:05:34 ; elapsed = 00:04:25 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39079 ; free virtual = 41663

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39082 ; free virtual = 41667
Phase 4.4 Final Placement Cleanup | Checksum: 11f443164

Time (s): cpu = 00:05:34 ; elapsed = 00:04:25 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39120 ; free virtual = 41722
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11f443164

Time (s): cpu = 00:05:34 ; elapsed = 00:04:25 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39116 ; free virtual = 41718
Ending Placer Task | Checksum: 9a832e4e

Time (s): cpu = 00:05:34 ; elapsed = 00:04:25 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39367 ; free virtual = 41969
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:42 ; elapsed = 00:04:32 . Memory (MB): peak = 4606.344 ; gain = 80.039 ; free physical = 39367 ; free virtual = 41969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39367 ; free virtual = 41969
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39360 ; free virtual = 41966
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39334 ; free virtual = 41898
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39201 ; free virtual = 41767
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39233 ; free virtual = 41800
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39084 ; free virtual = 41650

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-369.441 |
Phase 1 Physical Synthesis Initialization | Checksum: 206afdd30

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 39243 ; free virtual = 41809
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-369.441 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 15 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[41]_0[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/grp_p_dst_alloc_malloc_s_fu_540_ap_ready. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[41][0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_1_address0[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_1_address0[12]. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[4]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_1_address0[6]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/prev_1_reg_692_reg[14]_0[13]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/prev_1_reg_692_reg[14]_0[5]. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[0]_3[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[0]_0[0]. Replicated 4 times.
INFO: [Physopt 32-76] Pass 2. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[0]_1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[0]_2[0]. Replicated 3 times.
INFO: [Physopt 32-76] Pass 3. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/grp_fu_571_p2. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[0]_1[0]_repN. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 68 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 16 nets or cells. Created 68 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-366.526 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38632 ; free virtual = 41359
Phase 2 Fanout Optimization | Checksum: 13e366b45

Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38628 ; free virtual = 41355

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 20 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_5_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_159__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_159__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[9]_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_24__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_79__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[10].  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_41__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_104_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_104
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_152__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_152__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[27]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_54__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_121__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_121__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_161__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_161__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-357.738 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38634 ; free virtual = 41361
Phase 3 Placement Based Optimization | Checksum: 182ae5654

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38618 ; free virtual = 41352

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 13 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_198_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/q0[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/q0[31] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_14_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_2_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_7_n_4 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_17_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_5_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_13_n_4 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_83__2_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/q0[12] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_3_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_176__0_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/q0[7] to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_16_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[62] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_4_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 8 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 8 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38595 ; free virtual = 41372
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-357.063 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38595 ; free virtual = 41372
Phase 4 Rewire | Checksum: 15bff83d9

Time (s): cpu = 00:01:13 ; elapsed = 00:00:53 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 38594 ; free virtual = 41372

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 59 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_5_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_159__0_n_4. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_2__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[9]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_5_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_7__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_15_0_0_i_16_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_9_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_50__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_3_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ap_CS_fsm_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_8_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[14]_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_22__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_76__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_7__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_9__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_9_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_6__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_3_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_6_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_52__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_174_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_2__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_78__2_n_4. Net driver bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_78__2 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[41]_0[0]_repN. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_7_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_26__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_18_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_28__2_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_90__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_32__1_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_11_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[27] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_8_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_47__2_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_32_i_11_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_9_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_79__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_48_i_8_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_8__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 14 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 14 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.721 | TNS=-344.878 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46636 ; free virtual = 49275
Phase 5 Critical Cell Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46635 ; free virtual = 49275

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46633 ; free virtual = 49272

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_3_U/reverse_rec_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46631 ; free virtual = 49271

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46630 ; free virtual = 49270

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:10 ; elapsed = 00:03:47 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46630 ; free virtual = 49269

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 6 nets.  Swapped 199 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 199 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-340.617 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46156 ; free virtual = 48766
Phase 10 Critical Pin Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:17 ; elapsed = 00:04:03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46155 ; free virtual = 48765

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:17 ; elapsed = 00:04:03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46154 ; free virtual = 48764

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 20ae73dc6

Time (s): cpu = 00:06:17 ; elapsed = 00:04:03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46153 ; free virtual = 48764
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46153 ; free virtual = 48764
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.701 | TNS=-340.617 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          2.915  |           68  |              0  |                    16  |           0  |           1  |  00:00:41  |
|  Placement Based    |          0.001  |          8.788  |            0  |              0  |                     4  |           0  |           1  |  00:00:03  |
|  Rewire             |          0.000  |          0.675  |            3  |              0  |                     8  |           0  |           1  |  00:00:04  |
|  Critical Cell      |          0.000  |         12.185  |           14  |              0  |                     8  |           0  |           1  |  00:02:54  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.020  |          4.261  |            0  |              0  |                     6  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.021  |         28.825  |           85  |              0  |                    42  |           0  |          11  |  00:03:57  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46152 ; free virtual = 48763
Ending Physical Synthesis Task | Checksum: 234435869

Time (s): cpu = 00:06:17 ; elapsed = 00:04:03 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46146 ; free virtual = 48757
INFO: [Common 17-83] Releasing license: Implementation
440 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:06:28 ; elapsed = 00:04:06 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46226 ; free virtual = 48837
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46225 ; free virtual = 48836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46221 ; free virtual = 48836
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4606.344 ; gain = 0.000 ; free physical = 46130 ; free virtual = 48788
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e7df2d9e ConstDB: 0 ShapeSum: 6002c63d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: acd29701

Time (s): cpu = 00:03:58 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.051 ; gain = 942.707 ; free physical = 40034 ; free virtual = 42731
Post Restoration Checksum: NetGraph: 9a2edbb3 NumContArr: 12a3bb4e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: acd29701

Time (s): cpu = 00:03:58 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.051 ; gain = 942.707 ; free physical = 40015 ; free virtual = 42712

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: acd29701

Time (s): cpu = 00:03:58 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.051 ; gain = 942.707 ; free physical = 39864 ; free virtual = 42562

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: acd29701

Time (s): cpu = 00:03:58 ; elapsed = 00:02:53 . Memory (MB): peak = 5549.051 ; gain = 942.707 ; free physical = 39861 ; free virtual = 42559

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: acd29701

Time (s): cpu = 00:04:05 ; elapsed = 00:03:01 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39609 ; free virtual = 42310

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 169c04f5b

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39478 ; free virtual = 42150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.617 | TNS=-237.013| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1840c37a2

Time (s): cpu = 00:04:18 ; elapsed = 00:03:06 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39701 ; free virtual = 42373

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 195c91b37

Time (s): cpu = 00:05:09 ; elapsed = 00:03:31 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38715 ; free virtual = 41387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 812
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.252 | TNS=-799.453| WHS=0.042  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 17a5437e6

Time (s): cpu = 00:05:43 ; elapsed = 00:03:51 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 37852 ; free virtual = 40551

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-782.579| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eeb5b7bb

Time (s): cpu = 00:05:53 ; elapsed = 00:04:00 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 37304 ; free virtual = 39989

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.060 | TNS=-749.624| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d64e1967

Time (s): cpu = 00:06:01 ; elapsed = 00:04:09 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 37259 ; free virtual = 40010

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-719.593| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 28456f343

Time (s): cpu = 00:06:08 ; elapsed = 00:04:15 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39069 ; free virtual = 41759
Phase 4 Rip-up And Reroute | Checksum: 28456f343

Time (s): cpu = 00:06:08 ; elapsed = 00:04:16 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39059 ; free virtual = 41749

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f7698b29

Time (s): cpu = 00:06:11 ; elapsed = 00:04:17 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 39008 ; free virtual = 41698
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.060 | TNS=-749.624| WHS=0.042  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a039fbba

Time (s): cpu = 00:06:33 ; elapsed = 00:04:22 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38305 ; free virtual = 40995

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a039fbba

Time (s): cpu = 00:06:33 ; elapsed = 00:04:22 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38296 ; free virtual = 40987
Phase 5 Delay and Skew Optimization | Checksum: 1a039fbba

Time (s): cpu = 00:06:33 ; elapsed = 00:04:22 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38289 ; free virtual = 40979

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 209f49629

Time (s): cpu = 00:06:36 ; elapsed = 00:04:24 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38302 ; free virtual = 40993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.005 | TNS=-704.912| WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209f49629

Time (s): cpu = 00:06:36 ; elapsed = 00:04:24 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38646 ; free virtual = 41337
Phase 6 Post Hold Fix | Checksum: 209f49629

Time (s): cpu = 00:06:36 ; elapsed = 00:04:24 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38705 ; free virtual = 41396

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.394939 %
  Global Horizontal Routing Utilization  = 0.321271 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.4178%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 54.0284%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.1923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.1905%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cf9a4c9a

Time (s): cpu = 00:06:40 ; elapsed = 00:04:25 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38626 ; free virtual = 41316

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cf9a4c9a

Time (s): cpu = 00:06:40 ; elapsed = 00:04:25 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38618 ; free virtual = 41309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cf9a4c9a

Time (s): cpu = 00:06:41 ; elapsed = 00:04:26 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38526 ; free virtual = 41217

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.005 | TNS=-704.912| WHS=0.042  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1cf9a4c9a

Time (s): cpu = 00:06:41 ; elapsed = 00:04:27 . Memory (MB): peak = 5645.992 ; gain = 1039.648 ; free physical = 38510 ; free virtual = 41201
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.8e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.969 | TNS=-653.885 | WHS=0.048 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1cf9a4c9a

Time (s): cpu = 00:07:17 ; elapsed = 00:04:56 . Memory (MB): peak = 6370.992 ; gain = 1764.648 ; free physical = 36936 ; free virtual = 39627
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.969 | TNS=-653.885 | WHS=0.048 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.949. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.949 | TNS=-653.902 | WHS=0.048 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1bdddd107

Time (s): cpu = 00:07:23 ; elapsed = 00:05:00 . Memory (MB): peak = 6519.367 ; gain = 1913.023 ; free physical = 36673 ; free virtual = 39364
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6519.367 ; gain = 0.000 ; free physical = 36663 ; free virtual = 39354
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.949 | TNS=-653.902 | WHS=0.048 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1bdddd107

Time (s): cpu = 00:07:24 ; elapsed = 00:05:01 . Memory (MB): peak = 6519.367 ; gain = 1913.023 ; free physical = 36716 ; free virtual = 39407
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:24 ; elapsed = 00:05:02 . Memory (MB): peak = 6519.367 ; gain = 1913.023 ; free physical = 36953 ; free virtual = 39644
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:33 ; elapsed = 00:05:09 . Memory (MB): peak = 6519.367 ; gain = 1913.023 ; free physical = 36953 ; free virtual = 39644
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6519.367 ; gain = 0.000 ; free physical = 36951 ; free virtual = 39642
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6519.367 ; gain = 0.000 ; free physical = 36931 ; free virtual = 39627
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6519.367 ; gain = 0.000 ; free physical = 36824 ; free virtual = 39542
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6519.367 ; gain = 0.000 ; free physical = 36788 ; free virtual = 39486
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 6607.410 ; gain = 88.043 ; free physical = 36263 ; free virtual = 38961
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6607.410 ; gain = 0.000 ; free physical = 36061 ; free virtual = 38759
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
480 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6607.410 ; gain = 0.000 ; free physical = 35977 ; free virtual = 38681
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6607.410 ; gain = 0.000 ; free physical = 35373 ; free virtual = 38075
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:20:13 2020...
[Sat Jan 25 14:20:19 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:18:24 . Memory (MB): peak = 4182.414 ; gain = 0.000 ; free physical = 38751 ; free virtual = 41454
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4259.094 ; gain = 15.672 ; free physical = 38076 ; free virtual = 40779
Restored from archive | CPU: 1.390000 secs | Memory: 19.974098 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4259.094 ; gain = 15.672 ; free physical = 38076 ; free virtual = 40779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4259.094 ; gain = 0.000 ; free physical = 38013 ; free virtual = 40716
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 4259.094 ; gain = 76.680 ; free physical = 38010 ; free virtual = 40713
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       11000 :
       # of nets not needing routing.......... :        3078 :
           # of internally routed nets........ :        2913 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        7922 :
           # of fully routed nets............. :        7922 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:20:36 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.126ns (28.470%)  route 2.829ns (71.530%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.100     2.706    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X38Y236        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.031     2.737 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0/O
                         net (fo=16, routed)          1.218     3.955    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_22/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 1.126ns (28.724%)  route 2.794ns (71.276%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.100     2.706    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X38Y236        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.031     2.737 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0/O
                         net (fo=16, routed)          1.183     3.920    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_22/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.225ns (31.629%)  route 2.648ns (68.371%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_2/DOUTADOUT[0]
                         net (fo=17, routed)          0.714     1.620    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[2]
    SLICE_X39Y240        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.031     1.651 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2/O
                         net (fo=7, routed)           0.254     1.905    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[10]_i_2_n_4
    SLICE_X39Y235        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.031     1.936 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[7]_i_2/O
                         net (fo=6, routed)           0.404     2.340    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[7]
    SLICE_X38Y233        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.430 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_117__0/O
                         net (fo=1, routed)           0.041     2.471    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_117__0_n_4
    SLICE_X38Y233        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.031     2.502 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_52__0/O
                         net (fo=4, routed)           0.111     2.613    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_52__0_n_4
    SLICE_X38Y232        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.136     2.749 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_9/O
                         net (fo=16, routed)          1.124     3.873    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_9_n_4
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.237     3.028    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24
  -------------------------------------------------------------------
                         required time                          3.028    
                         arrival time                          -3.873    
  -------------------------------------------------------------------
                         slack                                 -0.845    

Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 1.126ns (29.331%)  route 2.713ns (70.669%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.090     2.696    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X37Y238        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.727 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2/O
                         net (fo=16, routed)          1.112     3.839    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4
    RAMB36_X4Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.839    
  -------------------------------------------------------------------
                         slack                                 -0.833    

Slack (VIOLATED) :        -0.822ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_29/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.276ns (34.154%)  route 2.460ns (65.846%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X5Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/DOUTADOUT[0]
                         net (fo=5, routed)           0.478     1.384    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/q0[28]
    SLICE_X92Y241        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.416 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_rewire/O
                         net (fo=1, routed)           0.215     1.631    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_n_4
    SLICE_X93Y240        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     1.746 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_rewire/O
                         net (fo=1, routed)           0.095     1.841    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_n_4
    SLICE_X93Y240        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     1.922 f  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_71/O
                         net (fo=1, routed)           0.080     2.002    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X93Y241        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.083 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_51__0/O
                         net (fo=1, routed)           0.029     2.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/grp_p_dst_alloc_malloc_s_fu_540_p_dmemL106R_link_ne_we0
    SLICE_X93Y241        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.173 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_18__1/O
                         net (fo=128, routed)         1.563     3.736    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_0[0]
    RAMB36_X9Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_29/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X9Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 -0.822    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_12/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.126ns (29.453%)  route 2.697ns (70.547%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.090     2.696    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X37Y238        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.727 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2/O
                         net (fo=16, routed)          1.096     3.823    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4
    RAMB36_X4Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_12/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_12/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_12
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.795ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_31/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.276ns (34.403%)  route 2.433ns (65.597%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X5Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/DOUTADOUT[0]
                         net (fo=5, routed)           0.478     1.384    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/q0[28]
    SLICE_X92Y241        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.416 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_rewire/O
                         net (fo=1, routed)           0.215     1.631    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_n_4
    SLICE_X93Y240        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     1.746 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_rewire/O
                         net (fo=1, routed)           0.095     1.841    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_n_4
    SLICE_X93Y240        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     1.922 f  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_71/O
                         net (fo=1, routed)           0.080     2.002    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X93Y241        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.083 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_51__0/O
                         net (fo=1, routed)           0.029     2.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/grp_p_dst_alloc_malloc_s_fu_540_p_dmemL106R_link_ne_we0
    SLICE_X93Y241        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.173 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_18__1/O
                         net (fo=128, routed)         1.536     3.709    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_0[0]
    RAMB36_X9Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_31/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X9Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.709    
  -------------------------------------------------------------------
                         slack                                 -0.795    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.254ns (32.905%)  route 2.557ns (67.095%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.046     1.499    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X58Y216        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.031     1.530 f  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_88__1/O
                         net (fo=1, routed)           0.810     2.340    bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_16_2
    SLICE_X39Y231        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.088     2.428 r  bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_0_i_27__0/O
                         net (fo=6, routed)           0.224     2.652    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_1
    SLICE_X39Y239        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.135     2.787 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__2/O
                         net (fo=16, routed)          1.024     3.811    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_3__2_n_4
    RAMB36_X4Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_15
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_11/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.276ns (34.533%)  route 2.419ns (65.467%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X5Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_28/DOUTADOUT[0]
                         net (fo=5, routed)           0.478     1.384    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/q0[28]
    SLICE_X92Y241        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.032     1.416 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_rewire/O
                         net (fo=1, routed)           0.215     1.631    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_82_n_4
    SLICE_X93Y240        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.115     1.746 r  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_rewire/O
                         net (fo=1, routed)           0.095     1.841    bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_77__0_n_4
    SLICE_X93Y240        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     1.922 f  bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_i_71/O
                         net (fo=1, routed)           0.080     2.002    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0
    SLICE_X93Y241        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     2.083 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_51__0/O
                         net (fo=1, routed)           0.029     2.112    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/grp_p_dst_alloc_malloc_s_fu_540_p_dmemL106R_link_ne_we0
    SLICE_X93Y241        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.061     2.173 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_0_i_18__1/O
                         net (fo=128, routed)         1.522     3.695    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_0_0[0]
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ap_clk
    RAMB36_X8Y59         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_11/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y59         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_11
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.695    
  -------------------------------------------------------------------
                         slack                                 -0.781    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 1.126ns (29.804%)  route 2.652ns (70.196%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.090     2.696    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X37Y238        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.031     2.727 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2/O
                         net (fo=16, routed)          1.051     3.778    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_5__2_n_4
    RAMB36_X4Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_14
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                 -0.772    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:20:37 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4074 |     0 |   1182240 |  0.34 |
|   LUT as Logic             | 4003 |     0 |   1182240 |  0.34 |
|   LUT as Memory            |   71 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 4160 |     0 |   2364480 |  0.18 |
|   Register as Flip Flop    | 4160 |     0 |   2364480 |  0.18 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   12 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 18    |          Yes |         Set |            - |
| 4142  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1641 |     0 |    147780 |  1.11 |
|   CLBL                                     |  881 |     0 |           |       |
|   CLBM                                     |  760 |     0 |           |       |
| LUT as Logic                               | 4003 |     0 |   1182240 |  0.34 |
|   using O5 output only                     |   53 |       |           |       |
|   using O6 output only                     | 3174 |       |           |       |
|   using O5 and O6                          |  776 |       |           |       |
| LUT as Memory                              |   71 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 4160 |     0 |   2364480 |  0.18 |
|   Register driven from within the CLB      | 2077 |       |           |       |
|   Register driven from outside the CLB     | 2083 |       |           |       |
|     LUT in front of the register is unused | 1723 |       |           |       |
|     LUT in front of the register is used   |  360 |       |           |       |
| Unique Control Sets                        |  124 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 322.5 |     0 |      2160 | 14.93 |
|   RAMB36/FIFO*    |   321 |     0 |      2160 | 14.86 |
|     RAMB36E2 only |   321 |       |           |       |
|   RAMB18          |     3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4142 |            Register |
| LUT6     | 1411 |                 CLB |
| LUT4     | 1011 |                 CLB |
| LUT3     |  935 |                 CLB |
| LUT5     |  651 |                 CLB |
| LUT2     |  537 |                 CLB |
| RAMB36E2 |  321 |           Block Ram |
| LUT1     |  234 |                 CLB |
| CARRY8   |  162 |                 CLB |
| SRL16E   |   99 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   18 |            Register |
| MUXF7    |   12 |                 CLB |
| RAMB18E2 |    3 |           Block Ram |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  1641 |    0 |    0 |   3.33 |   0.00 |   0.00 |
|   CLBL                     |   881 |    0 |    0 |   3.58 |   0.00 |   0.00 |
|   CLBM                     |   760 |    0 |    0 |   3.08 |   0.00 |   0.00 |
| CLB LUTs                   |  4074 |    0 |    0 |   1.03 |   0.00 |   0.00 |
|   LUT as Logic             |  4003 |    0 |    0 |   1.02 |   0.00 |   0.00 |
|   LUT as Memory            |    71 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    16 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |    55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              |  4160 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| CARRY8                     |   162 |    0 |    0 |   0.33 |   0.00 |   0.00 |
| F7 Muxes                   |    12 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 322.5 |    0 |    0 |  44.79 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   321 |    0 |    0 |  44.58 |   0.00 |   0.00 |
|   RAMB18                   |     3 |    0 |    0 |   0.21 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   124 |    0 |    0 |   0.13 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:20:37 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.949     -653.901                   2304                15470        0.048        0.000                      0                15470        1.155        0.000                       0                  4649  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.949     -653.901                   2304                15470        0.048        0.000                      0                15470        1.155        0.000                       0                  4649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         2304  Failing Endpoints,  Worst Slack       -0.949ns,  Total Violation     -653.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.126ns (28.470%)  route 2.829ns (71.530%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
    RAMB36_X4Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3/DOUTADOUT[1]
                         net (fo=7, routed)           0.453     1.339    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_rect_packed_var_L5_q0[7]
    SLICE_X58Y216        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.114     1.453 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0/O
                         net (fo=4, routed)           0.973     2.426    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_146__0_n_4
    SLICE_X37Y234        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.473 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_0_i_99__0/O
                         net (fo=1, routed)           0.085     2.558    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_6
    SLICE_X37Y236        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.048     2.606 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0/O
                         net (fo=4, routed)           0.100     2.706    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_0_i_36__0_n_4
    SLICE_X38Y236        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.031     2.737 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0/O
                         net (fo=16, routed)          1.218     3.955    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_16_i_5__0_n_4
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y53         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.259     3.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_24
  -------------------------------------------------------------------
                         required time                          3.006    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                 -0.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/ap_clk
    SLICE_X96Y151        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y151        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/Q
                         net (fo=3, routed)           0.025     0.064    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg__0[3]
    SLICE_X96Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.079 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt[3]_i_1/O
                         net (fo=1, routed)           0.015     0.094    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/p_0_in[3]
    SLICE_X96Y151        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4648, unset)         0.000     0.000    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/ap_clk
    SLICE_X96Y151        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X96Y151        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.046    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/wreq_throttl/throttl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X7Y30  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X7Y30  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X7Y30  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_26/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.949355, worst hold slack (WHS)=0.048000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.949355) is less than 0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (321 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 4074 4160 0 645 0 55 1641 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 14:20:38 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1641
LUT:           4074
FF:            4160
DSP:              0
BRAM:           645
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.749
CP achieved post-implementation:    4.249
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_16384/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:20:38 2020...
INFO: [HLS 200-112] Total elapsed time: 1760.87 seconds; peak allocated memory: 123.061 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 14:20:39 2020...
