Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Students/Lavrenko/digitmemory/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Parameter xsthdpdir set to C:/Students/Lavrenko/digitmemory/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.59 secs
 
--> Reading design: digitmemory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "digitmemory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "digitmemory"
Output Format                      : NGC
Target Device                      : xc2s15-6-tq144

---- Source Options
Top Module Name                    : digitmemory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : digitmemory.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "hex2seven_seg.v" in library work
Compiling verilog file "decoder.v" in library work
Module <hex2seven_seg> compiled
Compiling verilog file "digitmemory.v" in library work
Module <decoder> compiled
Module <digitmemory> compiled
No errors in compilation
Analysis of file <"digitmemory.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <digitmemory> in library <work>.

Analyzing hierarchy for module <hex2seven_seg> in library <work>.

Analyzing hierarchy for module <decoder> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <digitmemory>.
Module <digitmemory> is correct for synthesis.
 
Analyzing module <hex2seven_seg> in library <work>.
Module <hex2seven_seg> is correct for synthesis.
 
Analyzing module <decoder> in library <work>.
Module <decoder> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <hex2seven_seg>.
    Related source file is "hex2seven_seg.v".
Unit <hex2seven_seg> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "decoder.v".
Unit <decoder> synthesized.


Synthesizing Unit <digitmemory>.
    Related source file is "digitmemory.v".
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 63.
    Found 8-bit register for signal <indicating>.
    Found 64-bit register for signal <memory>.
    Summary:
	inferred  72 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <digitmemory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 8-bit register                                        : 9
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2s15.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <digitmemory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block digitmemory, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : digitmemory.ngr
Top Level Output File Name         : digitmemory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 86
#      LUT3                        : 40
#      LUT4                        : 22
#      MUXF5                       : 16
#      MUXF6                       : 8
# FlipFlops/Latches                : 72
#      FDR                         : 8
#      FDRE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 13
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s15tq144-6 

 Number of Slices:                       57  out of    192    29%  
 Number of Slice Flip Flops:             72  out of    384    18%  
 Number of 4 input LUTs:                 62  out of    384    16%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     86    41%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 72    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 4.009ns (Maximum Frequency: 249.439MHz)
   Minimum input arrival time before clock: 8.196ns
   Maximum output required time after clock: 9.092ns
   Maximum combinational path delay: 11.168ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.009ns (frequency: 249.439MHz)
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Delay:               4.009ns (Levels of Logic = 3)
  Source:            memory_0_0 (FF)
  Destination:       indicating_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: memory_0_0 to indicating_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   1.085   1.035  memory_0_0 (memory_0_0)
     LUT3:I1->O            1   0.549   0.000  Mmux__varindex0000_6 (Mmux__varindex0000_6)
     MUXF5:I0->O           1   0.315   0.000  Mmux__varindex0000_4_f5 (Mmux__varindex0000_4_f5)
     MUXF6:I0->O           1   0.316   0.000  Mmux__varindex0000_2_f6 (_varindex0000<0>)
     FDR:D                     0.709          indicating_0
    ----------------------------------------
    Total                      4.009ns (2.974ns logic, 1.035ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 448 / 208
-------------------------------------------------------------------------
Offset:              8.196ns (Levels of Logic = 2)
  Source:            switch_address<0> (PAD)
  Destination:       memory_2_0 (FF)
  Destination Clock: clk rising

  Data Path: switch_address<0> to memory_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   0.776   4.140  switch_address_0_IBUF (switch_address_0_IBUF)
     LUT4:I1->O            8   0.549   1.845  memory_7_not00012 (memory_7_not0001)
     FDRE:CE                   0.886          memory_7_0
    ----------------------------------------
    Total                      8.196ns (2.211ns logic, 5.985ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 56 / 14
-------------------------------------------------------------------------
Offset:              9.092ns (Levels of Logic = 2)
  Source:            indicating_1 (FF)
  Destination:       digit_number1<6> (PAD)
  Source Clock:      clk rising

  Data Path: indicating_1 to digit_number1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   1.085   1.755  indicating_1 (indicating_1)
     LUT4:I2->O            1   0.549   1.035  firstvalue_digit/seven_seg_or00021 (digit_number1_4_OBUF)
     OBUF:I->O                 4.668          digit_number1_4_OBUF (digit_number1<4>)
    ----------------------------------------
    Total                      9.092ns (6.302ns logic, 2.790ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 8
-------------------------------------------------------------------------
Delay:               11.168ns (Levels of Logic = 3)
  Source:            switch_address<0> (PAD)
  Destination:       indicate_led<7> (PAD)

  Data Path: switch_address<0> to indicate_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   0.776   4.140  switch_address_0_IBUF (switch_address_0_IBUF)
     LUT3:I0->O            1   0.549   1.035  memory_7_not000111 (indicate_led_7_OBUF)
     OBUF:I->O                 4.668          indicate_led_7_OBUF (indicate_led<7>)
    ----------------------------------------
    Total                     11.168ns (5.993ns logic, 5.175ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.84 secs
 
--> 

Total memory usage is 135112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

