Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 22 14:11:31 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.005    -1286.596                    640                 7442        0.067        0.000                      0                 7414        1.845        0.000                       0                  2609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.005    -1286.596                    640                 2620        0.101        0.000                      0                 2592        3.500        0.000                       0                  1021  
clk_fpga_0                                             0.171        0.000                      0                 4186        0.067        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.772      -95.079                    234                 1547        0.099        0.000                      0                 1547  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.053        0.000                      0                    7        0.941        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          640  Failing Endpoints,  Worst Slack       -5.005ns,  Total Violation    -1286.596ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.005ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.824ns  (logic 6.767ns (52.767%)  route 6.057ns (47.233%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.006    17.011    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.135 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_2/O
                         net (fo=4, routed)           0.515    17.649    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-16]
    SLICE_X14Y36         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y36         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp_2/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)       -0.092    12.645    system_i/biquadFilter/biquadFilter_0/inst/arg_i_2_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -17.649    
  -------------------------------------------------------------------
                         slack                                 -5.005    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.866ns  (logic 6.767ns (52.595%)  route 6.099ns (47.405%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.212    17.217    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.341 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10/O
                         net (fo=4, routed)           0.350    17.691    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-24]
    SLICE_X14Y30         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y30         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)       -0.043    12.688    system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.869ns  (logic 6.767ns (52.583%)  route 6.102ns (47.417%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.212    17.217    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.341 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10/O
                         net (fo=4, routed)           0.353    17.694    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-24]
    SLICE_X14Y30         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y30         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)       -0.040    12.691    system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -17.694    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.865ns  (logic 6.767ns (52.598%)  route 6.098ns (47.402%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.201    17.206    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.330 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12/O
                         net (fo=4, routed)           0.361    17.691    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-26]
    SLICE_X14Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_2/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)       -0.043    12.688    system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.868ns  (logic 6.767ns (52.586%)  route 6.101ns (47.414%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.201    17.206    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.330 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12/O
                         net (fo=4, routed)           0.364    17.693    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-26]
    SLICE_X14Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X14Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X14Y29         FDRE (Setup_fdre_C_D)       -0.040    12.691    system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -17.693    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -4.996ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.858ns  (logic 6.767ns (52.627%)  route 6.091ns (47.373%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.212    17.217    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.341 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10/O
                         net (fo=4, routed)           0.342    17.684    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-24]
    SLICE_X15Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_3/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)       -0.043    12.688    system_i/biquadFilter/biquadFilter_0/inst/arg_i_10_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -17.684    
  -------------------------------------------------------------------
                         slack                                 -4.996    

Slack (VIOLATED) :        -4.994ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.807ns  (logic 6.767ns (52.840%)  route 6.040ns (47.160%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.201    17.206    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.330 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12/O
                         net (fo=4, routed)           0.302    17.632    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-26]
    SLICE_X15Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y29         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_3/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X15Y29         FDRE (Setup_fdre_C_D)       -0.093    12.638    system_i/biquadFilter/biquadFilter_0/inst/arg_i_12_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -17.632    
  -------------------------------------------------------------------
                         slack                                 -4.994    

Slack (VIOLATED) :        -4.980ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.830ns  (logic 6.767ns (52.745%)  route 6.063ns (47.255%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          0.962    16.967    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.091 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10/O
                         net (fo=5, routed)           0.564    17.655    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-3]
    SLICE_X15Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.062    12.675    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -17.655    
  -------------------------------------------------------------------
                         slack                                 -4.980    

Slack (VIOLATED) :        -4.965ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.830ns  (logic 6.767ns (52.745%)  route 6.063ns (47.255%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.019    17.024    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.148 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18/O
                         net (fo=5, routed)           0.507    17.655    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-11]
    SLICE_X15Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y35         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)       -0.047    12.690    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -17.655    
  -------------------------------------------------------------------
                         slack                                 -4.965    

Slack (VIOLATED) :        -4.944ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.816ns  (logic 6.767ns (52.800%)  route 6.049ns (47.200%))
  Logic Levels:           23  (CARRY4=16 LUT2=5 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.664     4.825    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y27          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456     5.281 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_psdsp/Q
                         net (fo=2, routed)           0.833     6.115    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__0_n_98
    SLICE_X8Y28          LUT2 (Prop_lut2_I0_O)        0.124     6.239 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     6.239    system_i/biquadFilter/biquadFilter_0/inst/i__carry__1_i_4_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.752 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.752    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__1_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.869 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.869    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__2_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.986    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__3_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.103    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__4_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.220    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__5_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.337    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__6_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__0/i__carry__7/O[0]
                         net (fo=2, routed)           0.822     8.378    system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg__1[-11]
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.295     8.673 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4/O
                         net (fo=1, routed)           0.000     8.673    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_4_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.205 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.205    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.539 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12/O[1]
                         net (fo=2, routed)           0.600    10.139    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_6
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.303    10.442 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4/O
                         net (fo=1, routed)           0.000    10.442    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__8_i_4_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.955 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8/CO[3]
                         net (fo=1, routed)           0.000    10.955    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__8_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.072 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.072    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__9_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.189 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.189    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__10_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.408 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11/O[0]
                         net (fo=3, routed)           0.821    12.228    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__11_n_7
    SLICE_X11Y36         LUT2 (Prop_lut2_I0_O)        0.295    12.523 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3/O
                         net (fo=1, routed)           0.000    12.523    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__11_i_3_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.073 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.073    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__11_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.295 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__12/O[0]
                         net (fo=3, routed)           0.589    13.885    system_i/biquadFilter/biquadFilter_0/inst/resize[69]
    SLICE_X12Y37         LUT2 (Prop_lut2_I0_O)        0.299    14.184 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3/O
                         net (fo=1, routed)           0.000    14.184    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__12_i_3_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.827 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__12/O[3]
                         net (fo=4, routed)           0.871    15.698    system_i/biquadFilter/biquadFilter_0/inst/p_6_in
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.307    16.005 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=32, routed)          1.019    17.024    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.124    17.148 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18/O
                         net (fo=5, routed)           0.494    17.641    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-11]
    SLICE_X15Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X15Y37         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_2/C
                         clock pessimism              0.364    12.773    
                         clock uncertainty           -0.035    12.738    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.040    12.698    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_18_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -17.641    
  -------------------------------------------------------------------
                         slack                                 -4.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.216%)  route 0.276ns (59.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.591     1.646    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X36Y47         FDSE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDSE (Prop_fdse_C_Q)         0.141     1.787 f  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[0]/Q
                         net (fo=1, routed)           0.276     2.064    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[14]
    SLICE_X40Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.109 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.109    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]_i_1_n_0
    SLICE_X40Y56         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.860     2.006    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X40Y56         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.092     2.008    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.688%)  route 0.283ns (60.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.590     1.645    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X36Y46         FDSE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.141     1.786 f  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.283     2.069    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[23]
    SLICE_X40Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.114 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.114    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[9]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.859     2.005    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X40Y57         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     2.007    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/FSM_sequential_NS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.557     1.612    system_i/PID/PID_0/inst/clk_i
    SLICE_X11Y20         FDRE                                         r  system_i/PID/PID_0/inst/FSM_sequential_NS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PID/PID_0/inst/FSM_sequential_NS_reg[0]/Q
                         net (fo=2, routed)           0.098     1.851    system_i/PID/PID_0/inst/NS[0]
    SLICE_X10Y20         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.823     1.969    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y20         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.344     1.625    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.085     1.710    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.967%)  route 0.299ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[13]/Q
                         net (fo=2, routed)           0.299     2.040    system_i/SignalGenerator/outputCalibration_b/inst/input_i[13]
    SLICE_X22Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.821     1.967    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X22Y33         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.095     1.872    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.016     1.888    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_DualChannel_0/inst/output_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.246%)  route 0.301ns (64.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.555     1.610    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X28Y19         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDSE (Prop_fdse_C_Q)         0.164     1.774 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.301     2.075    system_i/decimator_DualChannel_0/inst/input_1[10]
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[10]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.046     1.917    system_i/decimator_DualChannel_0/inst/output_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.813%)  route 0.348ns (71.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.558     1.613    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X17Y33         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/biquadFilter/biquadFilter_0/inst/output_o_reg[12]/Q
                         net (fo=2, routed)           0.348     2.103    system_i/SignalGenerator/outputCalibration_b/inst/input_i[12]
    SLICE_X26Y37         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.827     1.973    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X26Y37         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X26Y37         FDRE (Hold_fdre_C_D)         0.066     1.944    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.744%)  route 0.367ns (72.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.591     1.646    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X36Y47         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.787 r  system_i/SignalGenerator/outputCalibration_b/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.367     2.154    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/s_axis_tdata[27]
    SLICE_X41Y57         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.859     2.005    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X41Y57         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.070     1.985    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_DualChannel_0/inst/output_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.243%)  route 0.358ns (71.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.555     1.610    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X31Y19         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDSE (Prop_fdse_C_Q)         0.141     1.751 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[12]/Q
                         net (fo=1, routed)           0.358     2.109    system_i/decimator_DualChannel_0/inst/input_1[12]
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[12]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.066     1.937    system_i/decimator_DualChannel_0/inst/output_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_i_13_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.878%)  route 0.222ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.562     1.617    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X13Y36         FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_13_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_13_psdsp_3/Q
                         net (fo=1, routed)           0.222     1.980    system_i/biquadFilter/biquadFilter_0/inst/arg_i_13_psdsp_n_3
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.919     2.064    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    DSP48_X0Y14          DSP48E1                                      r  system_i/biquadFilter/biquadFilter_0/inst/arg/CLK
                         clock pessimism             -0.324     1.741    
    DSP48_X0Y14          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     1.807    system_i/biquadFilter/biquadFilter_0/inst/arg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/decimator_DualChannel_0/inst/output_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.755%)  route 0.367ns (72.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.556     1.611    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    SLICE_X29Y18         FDSE                                         r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDSE (Prop_fdse_C_Q)         0.141     1.752 r  system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.367     2.119    system_i/decimator_DualChannel_0/inst/input_1[9]
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X21Y19         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[9]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.075     1.946    system_i/decimator_DualChannel_0/inst/output_1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y7     system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y3     system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y9     system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y13    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y11    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y19    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y8     system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y7     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y15    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y15   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y15   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y35   system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y35   system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y36   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y35   system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_10_psdsp_2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X30Y15   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y35   system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y45   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y25   system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg[5]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y33    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_1_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X7Y33    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_2_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X6Y33    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__4_i_4_psdsp/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.450ns (19.679%)  route 5.918ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.918    10.441    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X26Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X26Y38         FDRE (Setup_fdre_C_D)       -0.081    10.612    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 1.450ns (19.735%)  route 5.898ns (80.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.898    10.420    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X26Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X26Y36         FDRE (Setup_fdre_C_D)       -0.081    10.610    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.450ns (19.641%)  route 5.932ns (80.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.932    10.455    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.496    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.818    
                         clock uncertainty           -0.125    10.693    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)       -0.031    10.662    system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.662    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 1.450ns (19.955%)  route 5.816ns (80.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=32, routed)          5.816    10.339    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[17]
    SLICE_X27Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)       -0.072    10.620    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[17].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.620    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 1.450ns (20.053%)  route 5.781ns (79.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.781    10.304    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.498    10.690    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y42         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)       -0.095    10.600    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 1.450ns (20.024%)  route 5.791ns (79.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.791    10.314    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X28Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)       -0.045    10.646    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.450ns (20.090%)  route 5.768ns (79.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.768    10.290    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X28Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.688    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X28Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)       -0.045    10.647    system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[20].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 1.450ns (20.368%)  route 5.669ns (79.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=32, routed)          5.669    10.192    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[20]
    SLICE_X27Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[20].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.494    10.686    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y36         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.816    
                         clock uncertainty           -0.125    10.691    
    SLICE_X27Y36         FDRE (Setup_fdre_C_D)       -0.105    10.586    system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 1.450ns (20.207%)  route 5.726ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          5.726    10.248    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X26Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.497    10.689    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y40         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst/C
                         clock pessimism              0.130    10.819    
                         clock uncertainty           -0.125    10.694    
    SLICE_X26Y40         FDRE (Setup_fdre_C_D)       -0.043    10.651    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[16].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 1.450ns (20.362%)  route 5.671ns (79.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=32, routed)          5.671    10.194    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[16]
    SLICE_X25Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[16].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X25Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[16].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X25Y38         FDRE (Setup_fdre_C_D)       -0.067    10.622    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[16].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.622    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  0.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.053    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.104     1.158    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.511%)  route 0.297ns (61.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X7Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/Q
                         net (fo=8, routed)           0.297     1.345    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.045     1.390 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.390    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/p_0_in[5]
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X6Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.254%)  route 0.246ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.246     1.298    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.169    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.076     1.002    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.075     1.001    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.853     1.223    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.926    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.071     0.997    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y42          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.116     1.180    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.051    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.110     1.178    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X4Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.045    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y47   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X18Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y46   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y34    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          234  Failing Endpoints,  Worst Slack       -0.772ns,  Total Violation      -95.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[0])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_153
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[10])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_143
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[11])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_142
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[12])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_141
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[13])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_140
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[14])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_139
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[15])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_138
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[16])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_137
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[17])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_136
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 6.208ns (70.854%)  route 2.554ns (29.146%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.669     2.977    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.669     4.102    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.226 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.615     4.841    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[0]
    SLICE_X31Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.421 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.421    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.535 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.535    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.649 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.649    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.763 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.763    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.877 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.877    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__3_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.991 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.991    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__4_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.105 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.105    system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__5_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.439 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__6/O[1]
                         net (fo=2, routed)           1.267     7.707    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[30]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[18])
                                                      4.030    11.737 r  system_i/DataAcquisition/inputCalibration_B/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.739    system_i/DataAcquisition/inputCalibration_B/inst/arg_n_135
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.580    12.492    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y7           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.492    
                         clock uncertainty           -0.125    12.367    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.967    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                 -0.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.256ns (29.186%)  route 0.621ns (70.814%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.238     1.276    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[1]
    SLICE_X27Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.321 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.321    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[1]
    SLICE_X27Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.391 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.383     1.774    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[1]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.674    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.676%)  route 0.764ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.557     0.898    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.764     1.825    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.724    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[6].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.291ns (32.850%)  route 0.595ns (67.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y31         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[6].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[6].FDRE_inst/Q
                         net (fo=2, routed)           0.212     1.236    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[6]
    SLICE_X27Y32         LUT1 (Prop_lut1_I0_O)        0.098     1.334 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.334    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[6]
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.399 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[1]
                         net (fo=2, routed)           0.383     1.782    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[6]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -0.517     1.674    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.568%)  route 0.827ns (85.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.827     1.867    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[0]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.731    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.285ns (31.410%)  route 0.622ns (68.590%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[7].FDRE_inst/Q
                         net (fo=2, routed)           0.344     1.384    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[7]
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.429 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.429    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[7]
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.528 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.279     1.807    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[8]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.666    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.250ns (27.101%)  route 0.672ns (72.899%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y33         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[4].FDRE_inst/Q
                         net (fo=2, routed)           0.226     1.265    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[4]
    SLICE_X30Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.310 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry_i_2/O
                         net (fo=1, routed)           0.000     1.310    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[4]
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.374 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry/O[3]
                         net (fo=2, routed)           0.447     1.821    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[4]
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.922     2.067    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.067    
                         clock uncertainty            0.125     2.192    
    DSP48_X1Y19          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.521     1.671    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.249ns (26.917%)  route 0.676ns (73.083%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.558     0.899    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y16         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.392     1.431    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[16]
    SLICE_X31Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.476 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.476    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[16]
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.539 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.284     1.824    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[16]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.666    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.296ns (31.664%)  route 0.639ns (68.336%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.352     1.377    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[9]
    SLICE_X31Y13         LUT1 (Prop_lut1_I0_O)        0.098     1.475 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.475    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[9]
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.545 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.287     1.831    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[9]
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.916     2.061    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y5           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.125     2.186    
    DSP48_X1Y5           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.669    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.735ns (50.885%)  route 0.709ns (49.115%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X12Y39         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[1].BITS[26].FDRE_inst/Q
                         net (fo=3, routed)           0.426     1.495    system_i/biquadFilter/biquadFilter_0/inst/gain_a1[26]
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_B[9]_P[30])
                                                      0.571     2.066 r  system_i/biquadFilter/biquadFilter_0/inst/y1_sf_reg/P[30]
                         net (fo=1, routed)           0.283     2.349    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_1_psdsp_n
    SLICE_X9Y43          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.834     1.980    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y43          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_1_psdsp/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.066     2.171    system_i/biquadFilter/biquadFilter_0/inst/i__carry__11_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.388ns (40.939%)  route 0.560ns (59.061%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y18         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[8].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.192    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[8]
    SLICE_X30Y18         LUT1 (Prop_lut1_I0_O)        0.098     1.290 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.290    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[8]
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.399 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.399    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.452 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.392     1.844    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[9]
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.909     2.054    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y11          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.125     2.179    
    DSP48_X1Y11          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.515     1.664    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 0.795ns (13.858%)  route 4.942ns (86.142%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.276     4.763    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.887 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.479     6.365    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.153     6.518 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.188     8.706    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y31         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.497    12.409    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y31         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X12Y31         FDCE (Recov_fdce_C_CLR)     -0.526    11.758    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 0.795ns (14.782%)  route 4.583ns (85.218%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.276     4.763    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.887 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.479     6.365    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.153     6.518 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.829     8.347    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X8Y26          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y26          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X8Y26          FDCE (Recov_fdce_C_CLR)     -0.526    11.753    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 0.795ns (15.300%)  route 4.401ns (84.700%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.276     4.763    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.887 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.479     6.365    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.153     6.518 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.647     8.165    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X9Y24          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y24          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X9Y24          FDCE (Recov_fdce_C_CLR)     -0.612    11.665    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.996ns (19.214%)  route 4.188ns (80.786%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.675     5.162    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.150     5.312 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.879     7.191    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.328     7.519 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.634     8.153    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y20         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y20         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X10Y20         FDCE (Recov_fdce_C_CLR)     -0.319    11.964    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.964    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.996ns (19.214%)  route 4.188ns (80.786%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.675     5.162    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.150     5.312 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.879     7.191    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.328     7.519 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.634     8.153    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.497    12.409    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y18         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.319    11.965    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.996ns (19.214%)  route 4.188ns (80.786%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.675     5.162    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.150     5.312 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.879     7.191    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.328     7.519 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.634     8.153    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.497    12.409    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y18         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.319    11.965    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.795ns (16.510%)  route 4.020ns (83.490%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.661     2.969    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.518     3.487 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.276     4.763    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     4.887 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.479     6.365    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.153     6.518 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.266     7.784    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X8Y21          FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y21          FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X8Y21          FDPE (Recov_fdpe_C_PRE)     -0.568    11.714    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  3.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.321ns (15.457%)  route 1.756ns (84.543%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           0.705     1.762    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.046     1.808 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.810     2.618    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.111     2.729 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.241     2.970    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.825     1.971    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y18         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067     2.029    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.321ns (15.457%)  route 1.756ns (84.543%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           0.705     1.762    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.046     1.808 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.810     2.618    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.111     2.729 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.241     2.970    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y18         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.825     1.971    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y18         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X10Y18         FDCE (Remov_fdce_C_CLR)     -0.067     2.029    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.321ns (15.443%)  route 1.758ns (84.557%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           0.705     1.762    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.046     1.808 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           0.810     2.618    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.111     2.729 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.243     2.972    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X10Y20         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.823     1.969    system_i/PID/PID_0/inst/clk_i
    SLICE_X10Y20         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X10Y20         FDCE (Remov_fdce_C_CLR)     -0.067     2.027    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.252ns (12.321%)  route 1.793ns (87.679%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.588     1.645    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.636     2.326    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.043     2.369 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.570     2.939    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X8Y21          FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.822     1.968    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y21          FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X8Y21          FDPE (Remov_fdpe_C_PRE)     -0.139     1.954    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.252ns (11.485%)  route 1.942ns (88.515%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.588     1.645    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.636     2.326    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.043     2.369 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.719     3.088    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X9Y24          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.818     1.964    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X9Y24          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X9Y24          FDCE (Remov_fdce_C_CLR)     -0.160     1.929    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.233ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.252ns (10.985%)  route 2.042ns (89.015%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.588     1.645    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.636     2.326    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.043     2.369 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.819     3.188    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X8Y26          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y26          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X8Y26          FDCE (Remov_fdce_C_CLR)     -0.135     1.955    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.233    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.252ns (10.350%)  route 2.183ns (89.650%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X6Y24          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.588     1.645    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.690 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.636     2.326    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y21          LUT1 (Prop_lut1_I0_O)        0.043     2.369 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.960     3.328    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y31         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.825     1.971    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y31         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X12Y31         FDCE (Remov_fdce_C_CLR)     -0.135     1.961    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  1.367    





