// Seed: 3831827826
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2
);
  logic [7:0] id_4;
  assign id_4[-1] = "" == 1;
endmodule
module module_0 #(
    parameter id_0 = 32'd79,
    parameter id_5 = 32'd61
) (
    input tri1 _id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output uwire _id_5
);
  id_7 :
  assert property (@(posedge 1) -1)
  else $unsigned(94);
  ;
  localparam id_8 = module_1;
  assign id_2 = -1;
  logic [7:0] id_9;
  assign id_9[1'h0] = id_9 == -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1
  );
  wor [id_0 : -1 'd0] id_10;
  wire id_11;
  assign id_10 = 1;
  logic [id_5 : 1  ==  1 'b0] id_12, id_13;
endmodule
