T 0x3
#define MC_SEQ_DLL_STBY__MSTRSTBY_VAL_MASK 0x10
#define MC_SEQ_DLL_STBY__MSTRSTBY_VAL__SHIFT 0x4
#define MC_SEQ_DLL_STBY__ENTR_DLY_MASK 0xe0
#define MC_SEQ_DLL_STBY__ENTR_DLY__SHIFT 0x5
#define MC_SEQ_DLL_STBY__STBY_DLY_MASK 0xf00
#define MC_SEQ_DLL_STBY__STBY_DLY__SHIFT 0x8
#define MC_SEQ_DLL_STBY__TCKE_PULSE_EXTN_MASK 0xf000
#define MC_SEQ_DLL_STBY__TCKE_PULSE_EXTN__SHIFT 0xc
#define MC_SEQ_DLL_STBY__TCKE_EXTN_MASK 0xff0000
#define MC_SEQ_DLL_STBY__TCKE_EXTN__SHIFT 0x10
#define MC_SEQ_DLL_STBY__EXIT_DLY_MASK 0x3f000000
#define MC_SEQ_DLL_STBY__EXIT_DLY__SHIFT 0x18
#define MC_SEQ_DLL_STBY_LP__EN_MASK 0x1
#define MC_SEQ_DLL_STBY_LP__EN__SHIFT 0x0
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_FRC_MASK 0x2
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_FRC__SHIFT 0x1
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_VAL_MASK 0x4
#define MC_SEQ_DLL_STBY_LP__VCTRLADC_VAL__SHIFT 0x2
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_FRC_MASK 0x8
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_FRC__SHIFT 0x3
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_VAL_MASK 0x10
#define MC_SEQ_DLL_STBY_LP__MSTRSTBY_VAL__SHIFT 0x4
#define MC_SEQ_DLL_STBY_LP__ENTR_DLY_MASK 0xe0
#define MC_SEQ_DLL_STBY_LP__ENTR_DLY__SHIFT 0x5
#define MC_SEQ_DLL_STBY_LP__STBY_DLY_MASK 0xf00
#define MC_SEQ_DLL_STBY_LP__STBY_DLY__SHIFT 0x8
#define MC_SEQ_DLL_STBY_LP__TCKE_PULSE_EXTN_MASK 0xf000
#define MC_SEQ_DLL_STBY_LP__TCKE_PULSE_EXTN__SHIFT 0xc
#define MC_SEQ_DLL_STBY_LP__TCKE_EXTN_MASK 0xff0000
#define MC_SEQ_DLL_STBY_LP__TCKE_EXTN__SHIFT 0x10
#define MC_SEQ_DLL_STBY_LP__EXIT_DLY_MASK 0x3f000000
#define MC_SEQ_DLL_STBY_LP__EXIT_DLY__SHIFT 0x18
#define MC_DLB_MISCCTRL0__UDD_ON_STATUS_BITS_MASK 0x1
#define MC_DLB_MISCCTRL0__UDD_ON_STATUS_BITS__SHIFT 0x0
#define MC_DLB_MISCCTRL0__LOAD_DATA_SEL_MASK 0x2
#define MC_DLB_MISCCTRL0__LOAD_DATA_SEL__SHIFT 0x1
#define MC_DLB_MISCCTRL0__LOAD_UDD_MASK 0x4
#define MC_DLB_MISCCTRL0__LOAD_UDD__SHIFT 0x2
#define MC_DLB_MISCCTRL0__ADR_STATUS_SEL_MASK 0x8
#define MC_DLB_MISCCTRL0__ADR_STATUS_SEL__SHIFT 0x3
#define MC_DLB_MISCCTRL0__DATA_SEL_MASK 0xf0
#define MC_DLB_MISCCTRL0__DATA_SEL__SHIFT 0x4
#define MC_DLB_MISCCTRL0__PRBS_CHK_LOAD_CNT_MASK 0x7f00
#define MC_DLB_MISCCTRL0__PRBS_CHK_LOAD_CNT__SHIFT 0x8
#define MC_DLB_MISCCTRL0__UDD_MASK 0xffff0000
#define MC_DLB_MISCCTRL0__UDD__SHIFT 0x10
#define MC_DLB_MISCCTRL1__PRBS_ERR_CNT_LIMIT_MASK 0xffffffff
#define MC_DLB_MISCCTRL1__PRBS_ERR_CNT_LIMIT__SHIFT 0x0
#define MC_DLB_MISCCTRL2__PRBS_RUN_LENGTH_MASK 0x1ffff
#define MC_DLB_MISCCTRL2__PRBS_RUN_LENGTH__SHIFT 0x0
#define MC_DLB_MISCCTRL2__PRBS_FREERUN_MASK 0x20000
#define MC_DLB_MISCCTRL2__PRBS_FREERUN__SHIFT 0x11
#define MC_DLB_MISCCTRL2__PRBS15_MODE_MASK 0x40000
#define MC_DLB_MISCCTRL2__PRBS15_MODE__SHIFT 0x12
#define MC_DLB_MISCCTRL2__PRBS23_MODE_MASK 0x80000
#define MC_DLB_MISCCTRL2__PRBS23_MODE__SHIFT 0x13
#define MC_DLB_MISCCTRL2__STOP_ON_NEXT_ERR_MASK 0x100000
#define MC_DLB_MISCCTRL2__STOP_ON_NEXT_ERR__SHIFT 0x14
#define MC_DLB_MISCCTRL2__STOP_CLK_MASK 0x200000
#define MC_DLB_MISCCTRL2__STOP_CLK__SHIFT 0x15
#define MC_DLB_MISCCTRL2__SWEEP_DLY_MASK 0x3000000
#define MC_DLB_MISCCTRL2__SWEEP_DLY__SHIFT 0x18
#define MC_DLB_MISCCTRL2__GRAY_CODE_EN_MASK 0x4000000
#define MC_DLB_MISCCTRL2__GRAY_CODE_EN__SHIFT 0x1a
#define MC_DLB_MISCCTRL2__SEL_PHY_PRBS_CHK_MASK 0x10000000
#define MC_DLB_MISCCTRL2__SEL_PHY_PRBS_CHK__SHIFT 0x1c
#define MC_DLB_MISCCTRL2__SEL_AC_PRBS_CHK_MASK 0x20000000
#define MC_DLB_MISCCTRL2__SEL_AC_PRBS_CHK__SHIFT 0x1d
#define MC_DLB_MISCCTRL2__STATUS_SEL_MASK 0x40000000
#define MC_DLB_MISCCTRL2__STATUS_SEL__SHIFT 0x1e
#define MC_DLB_CONFIG0__CONF_EN_CH0_MASK 0x1
#define MC_DLB_CONFIG0__CONF_EN_CH0__SHIFT 0x0
#define MC_DLB_CONFIG0__CONF_EN_CH1_MASK 0x2
#define MC_DLB_CONFIG0__CONF_EN_CH1__SHIFT 0x1
#define MC_DLB_CONFIG0__CONF_AUTO_EN_MASK 0x4
#define MC_DLB_CONFIG0__CONF_AUTO_EN__SHIFT 0x2
#define MC_DLB_CONFIG0__MASK_MASK 0xf0
#define MC_DLB_CONFIG0__MASK__SHIFT 0x4
#define MC_DLB_CONFIG0__PTR_MASK 0x3ff00
#define MC_DLB_CONFIG0__PTR__SHIFT 0x8
#define MC_DLB_CONFIG1__DATA_MASK 0xffffffff
#define MC_DLB_CONFIG1__DATA__SHIFT 0x0
#define MC_DLB_SETUP__DLB_EN_MASK 0x1
#define MC_DLB_SETUP__DLB_EN__SHIFT 0x0
#define MC_DLB_SETUP__DLB_FIFO_EN_MASK 0x2
#define MC_DLB_SETUP__DLB_FIFO_EN__SHIFT 0x1
#define MC_DLB_SETUP__DLB_STATUS_EN_MASK 0x4
#define MC_DLB_SETUP__DLB_STATUS_EN__SHIFT 0x2
#define MC_DLB_SETUP__DLB_CONFIG_EN_MASK 0x8
#define MC_DLB_SETUP__DLB_CONFIG_EN__SHIFT 0x3
#define MC_DLB_SETUP__DLB_PRBS_EN_MASK 0x10
#define MC_DLB_SETUP__DLB_PRBS_EN__SHIFT 0x4
#define MC_DLB_SETUP__PRBS_GEN_RST_MASK 0x20
#define MC_DLB_SETUP__PRBS_GEN_RST__SHIFT 0x5
#define MC_DLB_SETUP__PRBS_CHK_RST_MASK 0x40
#define MC_DLB_SETUP__PRBS_CHK_RST__SHIFT 0x6
#define MC_DLB_SETUP__PRBS_PHY_RST_MASK 0x80
#define MC_DLB_SETUP__PRBS_PHY_RST__SHIFT 0x7
#define MC_DLB_SETUP__QDR_MODE_MASK 0x100
#define MC_DLB_SETUP__QDR_MODE__SHIFT 0x8
#define MC_DLB_SETUP__CHK_DATA_BITS_MASK 0xff0000
#define MC_DLB_SETUP__CHK_DATA_BITS__SHIFT 0x10
#define MC_DLB_SETUP__MEM_BIT_SEL_MASK 0x1f000000
#define MC_DLB_SETUP__MEM_BIT_SEL__SHIFT 0x18
#define MC_DLB_SETUP__RXTXLP_EN_MASK 0x80000000
#define MC_DLB_SETUP__RXTXLP_EN__SHIFT 0x1f
#define MC_DLB_SETUPSWEEP__DLL_RST_MASK 0x1
#define MC_DLB_SETUPSWEEP__DLL_RST__SHIFT 0x0
#define MC_DLB_SETUPSWEEP__CONFIG_MASK 0x2
#define MC_DLB_SETUPSWEEP__CONFIG__SHIFT 0x1
#define MC_DLB_SETUPSWEEP__MASTER_MASK 0x4
#define MC_DLB_SETUPSWEEP__MASTER__SHIFT 0x2
#define MC_DLB_SETUPSWEEP__DLLDLY_MASK 0xf0
#define MC_DLB_SETUPSWEEP__DLLDLY__SHIFT 0x4
#define MC_DLB_SETUPSWEEP__DLLSTEPS_MASK 0x1f00
#define MC_DLB_SETUPSWEEP__DLLSTEPS__SHIFT 0x8
#define MC_DLB_SETUPFIFO__WRITE_FIFO_RST_MASK 0x1
#define MC_DLB_SETUPFIFO__WRITE_FIFO_RST__SHIFT 0x0
#define MC_DLB_SETUPFIFO__READ_FIFO_RST_MASK 0x2
#define MC_DLB_SETUPFIFO__READ_FIFO_RST__SHIFT 0x1
#define MC_DLB_SETUPFIFO__BOTH_FIFO_RST_MASK 0x4
#define MC_DLB_SETUPFIFO__BOTH_FIFO_RST__SHIFT 0x2
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK 0x8
#define MC_DLB_SETUPFIFO__SYNC_RST__SHIFT 0x3
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK_MASK 0x30
#define MC_DLB_SETUPFIFO__SYNC_RST_MASK__SHIFT 0x4
#define MC_DLB_SETUPFIFO__OUTPUT_EN_RST_MASK 0x40
#define MC_DLB_SETUPFIFO__OUTPUT_EN_RST__SHIFT 0x6
#define MC_DLB_SETUPFIFO__SHIFT_WR_FIFO_PTR_MASK 0x300
#define MC_DLB_SETUPFIFO__SHIFT_WR_FIFO_PTR__SHIFT 0x8
#define MC_DLB_SETUPFIFO__DELAY_RD_FIFO_PTR_MASK 0x1c00
#define MC_DLB_SETUPFIFO__DELAY_RD_FIFO_PTR__SHIFT 0xa
#define MC_DLB_SETUPFIFO__STROBE_MASK 0xf0000
#define MC_DLB_SETUPFIFO__STROBE__SHIFT 0x10
#define MC_DLB_WRITE_MASK__BIT_MASK_MASK 0x3fffff
#define MC_DLB_WRITE_MASK__BIT_MASK__SHIFT 0x0
#define MC_DLB_WRITE_MASK__CH_MASK_MASK 0xf000000
#define MC_DLB_WRITE_MASK__CH_MASK__SHIFT 0x18
#define MC_DLB_STATUS__STICK_ERROR_MASK 0xf
#define MC_DLB_STATUS__STICK_ERROR__SHIFT 0x0
#define MC_DLB_STATUS__LOCK_MASK 0xf0
#define MC_DLB_STATUS__LOCK__SHIFT 0x4
#define MC_DLB_STATUS__SWEEP_DONE_MASK 0xf00
#define MC_DLB_STATUS__SWEEP_DONE__SHIFT 0x8
#define MC_DLB_STATUS_MISC0__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC0__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC1__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC1__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC2__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC2__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC3__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC3__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC4__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC4__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC5__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC5__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC6__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC6__DATA__SHIFT 0x0
#define MC_DLB_STATUS_MISC7__DATA_MASK 0xffffffff
#define MC_DLB_STATUS_MISC7__DATA__SHIFT 0x0
#define MC_ARB_HARSH_EN_RD__TX_PRI_MASK 0xff
#define MC_ARB_HARSH_EN_RD__TX_PRI__SHIFT 0x0
#define MC_ARB_HARSH_EN_RD__BW_PRI_MASK 0xff00
#define MC_ARB_HARSH_EN_RD__BW_PRI__SHIFT 0x8
#define MC_ARB_HARSH_EN_RD__FIX_PRI_MASK 0xff0000
#define MC_ARB_HARSH_EN_RD__FIX_PRI__SHIFT 0x10
#define MC_ARB_HARSH_EN_RD__ST_PRI_MASK 0xff000000
#define MC_ARB_HARSH_EN_RD__ST_PRI__SHIFT 0x18
#define MC_ARB_HARSH_EN_WR__TX_PRI_MASK 0xff
#define MC_ARB_HARSH_EN_WR__TX_PRI__SHIFT 0x0
#define MC_ARB_HARSH_EN_WR__BW_PRI_MASK 0xff00
#define MC_ARB_HARSH_EN_WR__BW_PRI__SHIFT 0x8
#define MC_ARB_HARSH_EN_WR__FIX_PRI_MASK 0xff0000
#define MC_ARB_HARSH_EN_WR__FIX_PRI__SHIFT 0x10
#define MC_ARB_HARSH_EN_WR__ST_PRI_MASK 0xff000000
#define MC_ARB_HARSH_EN_WR__ST_PRI__SHIFT 0x18
#define MC_ARB_HARSH_TX_HI0_RD__GROUP0_MASK 0xff
#define MC_ARB_HARSH_TX_HI0_RD__GROUP0__SHIFT 0x0
#define MC_ARB_HARSH_TX_HI0_RD__GROUP1_MASK 0xff00
#define MC_ARB_HARSH_TX_HI0_RD__GROUP1__SHIFT 0x8
#define MC_ARB_HARSH_TX_HI0_RD__GROUP2_MASK 0xff0000
#define MC_ARB_HARSH_TX_HI0_RD__GROUP2__SHIFT 0x10
#define MC_ARB_HARSH_TX_HI0_RD__GROUP3_MASK 0xff000000
#define MC_ARB_HARSH_TX_HI0_RD__GROUP3__SHIFT 0x18
#define MC_ARB_HARSH_TX_HI0_WR__GROUP0_MASK 0xff
#define MC_ARB_HARSH_TX_HI0_WR__GROUP0__SHIFT 0x0
#define MC_ARB_