-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of sobel_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_pp0_stg0_fsm_5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_st9_fsm_6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv21_1171 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000101110001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv19_3A8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001110101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_25 : BOOLEAN;
    signal p_029_0_i_reg_684 : STD_LOGIC_VECTOR (11 downto 0);
    signal rows_cast_fu_749_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rows_cast_reg_3779 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_753_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_reg_3790 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_757_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_76 : BOOLEAN;
    signal tmp_s_fu_769_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_85 : BOOLEAN;
    signal tmp_3_fu_781_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_94 : BOOLEAN;
    signal heightloop_fu_793_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_4076 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal widthloop_fu_798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_4081 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_803_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_reg_4086 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg316_i_cast_fu_811_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg316_i_cast_reg_4093 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_817_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_4105 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_4110 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_17_reg_4116 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_172_1_fu_855_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_172_1_reg_4121 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_fu_861_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_reg_4126 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_201_2_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_2_reg_4131 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_209_2_fu_881_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_209_2_reg_4140 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_20_fu_887_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_reg_4146 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_12_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_132 : BOOLEAN;
    signal i_V_fu_900_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_4155 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_4160 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_4165 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_0_t_fu_1007_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_0_t_reg_4169 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_1_t_fu_1148_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_1_t_reg_4176 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_fu_1297_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_reg_4183 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge3_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge3_reg_4190 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_4194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_158 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_4214 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_179 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal or_cond310_i_reg_4203 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_195 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_15_reg_4194_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1318_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond310_i_fu_1340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_1351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_4207 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_fu_1382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_4218 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_0_addr_reg_4231 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_addr_reg_4237 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_addr_reg_4243 : STD_LOGIC_VECTOR (9 downto 0);
    signal brmerge_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_4249 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1495_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_4253 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_4258 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_1529_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_1_reg_4262 : STD_LOGIC_VECTOR (13 downto 0);
    signal brmerge1_fu_1547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_reg_4286 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_1_fu_1553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_1_reg_4290 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_t_fu_1558_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_t_reg_4294 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge2_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_reg_4313 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_2_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_2_reg_4317 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_212_t_fu_1574_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_212_t_reg_4321 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_1_1_reg_4325 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_1_reg_4332 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_1_reg_4338 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_1_reg_4345 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_1_reg_4352 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_1_reg_4359 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_1_reg_4365 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_1_reg_4371 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_1_reg_4378 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_640 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_651 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_662 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_016_0_i_reg_673 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_421 : BOOLEAN;
    signal tmp_29_fu_1482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_190_1_fu_1537_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_230_1_fu_2118_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_1_val_1_addr_1_gep_fu_582_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_230_2_fu_2467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_2_val_1_addr_1_gep_fu_622_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal right_border_buf_0_val_0_0_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_fu_1759_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_0_val_0_1_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1992_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_1_val_0_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_2341_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_2_val_0_1_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1611_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_1684_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_0_mux_fu_1673_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1622_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_1696_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_1_mux_fu_1666_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2294_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2415_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_2_mux_fu_2334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_1633_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_1717_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_2_mux_fu_1659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1923_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_1_0_0_7_fu_2031_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_0_mux_fu_1985_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2283_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_fu_2388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_1_mux_fu_2327_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_1934_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_fu_2039_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_1_mux_fu_1978_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_1945_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2066_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_2_mux_fu_1971_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2272_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_2_0_0_7_fu_2380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_0_mux_fu_2320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_4_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_5_fu_1822_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_6_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_3_fu_1814_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_7_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_1_fu_1798_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_7_fu_1862_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_6_fu_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_5_fu_1854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_8_fu_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_1838_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_4_fu_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_5_fu_2174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_6_fu_354 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_3_fu_2166_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_7_fu_358 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_1_fu_2150_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_fu_362 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_7_fu_2214_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_6_fu_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_5_fu_2206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_8_fu_370 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_2190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_4_fu_374 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_5_fu_2523_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_6_fu_378 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_3_fu_2515_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_7_fu_382 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_1_fu_2499_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_fu_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_7_fu_2563_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_6_fu_390 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_5_fu_2555_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_8_fu_394 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_2539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_808_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_fu_827_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_cast_fu_830_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_171_1_fu_844_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_171_1_cast_fu_851_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_208_2_fu_870_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_208_2_cast_fu_877_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_cast_fu_891_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_fu_912_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_924_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_2_fu_940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_971_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_197_2_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_975_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_980_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_25_fu_959_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_999_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_2_fu_1013_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_196_2_1_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_2_1_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1036_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_4_2_1_fu_1044_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_i344_i_2_1_fu_1050_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp8_demorgan_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i343_i_2_1_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp169_demorgan_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_2_1_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1110_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1063_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1066_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_1122_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1126_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond4_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1114_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1132_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_1140_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_1_2_1_fu_1154_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_1160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_197_2_2_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1185_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_4_2_2_fu_1193_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_i344_i_2_2_fu_1199_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_197_2_2_not_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i343_i_2_2_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp178_demorgan_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_206_2_2_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1259_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_1212_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_1215_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1271_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1275_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond5_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1263_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1281_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_1289_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_2_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_cast_fu_1309_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_58_fu_1324_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp1_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1345_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_61_fu_1363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_1396_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_i_i_fu_1402_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_63_fu_1410_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_60_fu_1355_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_2_fu_1419_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_19_not_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1424_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sel_tmp24_demorgan_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1449_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_fu_1474_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_p2_i_i_1_cast_fu_1504_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ImagLoc_x_cast_fu_1359_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_2_1_fu_1508_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp18_fu_1513_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp19_fu_1521_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1611_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1611_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1611_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1611_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1622_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1622_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1622_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1622_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_1633_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_1633_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_1633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_1633_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_1684_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_1684_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_1684_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_1684_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_0_t_fu_1680_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_1696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_1696_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_1696_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_1696_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_1717_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_1717_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_1717_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_1717_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp16_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_1_0_fu_1784_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_2_fu_1806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_2_fu_1830_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_4_fu_1846_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1923_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_1923_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_1934_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_1934_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_1934_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_1934_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_1945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_1945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_1945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_1945_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_71_fu_1999_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2007_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2007_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2007_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2007_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_1_t1_fu_2002_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_2019_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_2019_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_2019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_2019_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2007_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_fu_2019_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2066_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2066_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2066_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_1_cast_fu_1915_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_4_1_0_t_fu_2126_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp20_fu_2130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_1_val_1_0_fu_2136_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_2_fu_2158_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_2_fu_2182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_4_fu_2198_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2272_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2272_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2272_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2272_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2283_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2283_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2283_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2294_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2294_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2294_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_78_fu_2348_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2356_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2356_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2356_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_3_2_t1_fu_2351_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_fu_2368_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_2368_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_2368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_2368_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2356_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_fu_2368_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2415_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2415_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2415_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2415_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_4_2_0_t_fu_2475_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp22_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_2_val_1_0_fu_2485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_2_fu_2507_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_2_fu_2531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_4_fu_2547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_2638_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl2_fu_2649_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_2645_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl2_cast_fu_2656_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_0_1_fu_2660_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_0_1_cast_fu_2666_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3656_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl3_fu_2681_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl4_fu_2693_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl3_cast_fu_2689_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl4_cast_fu_2701_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_1_fu_2705_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_1_cast_fu_2711_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_6_0_1_1_fu_2722_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl5_fu_2728_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl6_fu_2740_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_cast_fu_2736_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl6_cast_fu_2748_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_1_2_fu_2752_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_1_2_cast_fu_2758_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_9_0_0_2_cast_fu_2678_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_252_0_1_cast_fu_2715_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3687_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp238_cast_fu_2776_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_252_0_1_2_cast_cast_fu_2762_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp50_fu_2779_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp237_cast_fu_2785_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp48_fu_2770_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_9_0_2_fu_2789_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl_fu_2799_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl7_fu_2810_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl_cast_fu_2806_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl7_cast_fu_2817_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_2_1_fu_2821_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_0_2_1_cast_fu_2827_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3609_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp239_cast_fu_2839_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_9_0_2_cast_fu_2795_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_3_fu_2842_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_66_fu_2858_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_fu_2848_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i_fu_2866_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_2878_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_2870_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_2884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_8_i_i_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2904_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal Range1_all_zeros_fu_2914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i_fu_2920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl8_fu_2957_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl9_fu_2968_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_2964_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl9_cast_fu_2975_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_0_1_fu_2979_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_0_1_cast_fu_2985_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3667_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl10_fu_3000_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl11_fu_3012_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl10_cast_fu_3008_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl11_cast_fu_3020_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_1_fu_3024_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_1_cast_fu_3030_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_6_1_1_1_fu_3041_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl12_fu_3047_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl13_fu_3059_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl12_cast_fu_3055_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl13_cast_fu_3067_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_1_2_fu_3071_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_1_2_cast_fu_3077_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_9_1_0_2_cast_fu_2997_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_252_1_1_cast_fu_3034_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3647_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp243_cast_fu_3095_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_252_1_1_2_cast_cast_fu_3081_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp56_fu_3098_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp242_cast_fu_3104_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp54_fu_3089_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_9_1_2_fu_3108_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl14_fu_3118_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl15_fu_3129_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_3125_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl15_cast_fu_3136_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_2_1_fu_3140_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_1_2_1_cast_fu_3146_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3638_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp244_cast_fu_3158_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_9_1_2_cast_fu_3114_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_s_fu_3161_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_73_fu_3177_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_fu_3167_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i1_fu_3185_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_fu_3197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_3189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_3203_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_8_i_i1_fu_3211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_3223_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal Range1_all_zeros_1_fu_3233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i1_fu_3217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i1_fu_3239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_shl16_fu_3276_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl17_fu_3287_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl16_cast_fu_3283_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl17_cast_fu_3294_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_0_1_fu_3298_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_0_1_cast_fu_3304_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3627_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl18_fu_3319_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl19_fu_3331_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl18_cast_fu_3327_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl19_cast_fu_3339_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_1_fu_3343_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_1_cast_fu_3349_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_6_2_1_1_fu_3360_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl20_fu_3366_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl21_fu_3378_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_3374_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl21_cast_fu_3386_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_1_2_fu_3390_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_1_2_cast_fu_3396_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_9_2_0_2_cast_fu_3316_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_252_2_1_cast_fu_3353_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_3618_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp248_cast_fu_3414_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_252_2_1_2_cast_cast_fu_3400_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp62_fu_3417_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp247_cast_fu_3423_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp60_fu_3408_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_9_2_2_fu_3427_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_shl22_fu_3437_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl23_fu_3448_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl22_cast_fu_3444_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_shl23_cast_fu_3455_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_2_1_fu_3459_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_6_2_2_1_cast_fu_3465_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3678_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp249_cast_fu_3477_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_9_2_2_cast_fu_3433_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_Val2_7_fu_3480_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_80_fu_3496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_3486_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_i_i2_fu_3504_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_3516_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_3508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_3522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_Result_8_i_i2_fu_3530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_3542_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal Range1_all_zeros_2_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_i2_fu_3536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_i2_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3609_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3609_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3609_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3618_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3618_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3618_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_3627_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3627_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3627_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3627_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3638_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3638_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3638_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3647_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3647_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3647_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_3656_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3656_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3656_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3656_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3667_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3667_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3667_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3667_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3678_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3678_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3678_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3687_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3687_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3687_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3609_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3609_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3618_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3627_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3627_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3627_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3638_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3638_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3647_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3656_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3656_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3656_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3667_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3667_p10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3667_p30 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3678_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_3678_p20 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_3687_p00 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_6_0_1_1_fu_2722_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_6_1_1_1_fu_3041_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_6_2_1_1_fu_3360_p00 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_sig_bdd_432 : BOOLEAN;
    signal ap_sig_bdd_2437 : BOOLEAN;
    signal ap_sig_bdd_2440 : BOOLEAN;
    signal ap_sig_bdd_2442 : BOOLEAN;
    signal ap_sig_bdd_2444 : BOOLEAN;
    signal ap_sig_bdd_550 : BOOLEAN;
    signal ap_sig_bdd_2447 : BOOLEAN;
    signal ap_sig_bdd_2449 : BOOLEAN;
    signal ap_sig_bdd_2451 : BOOLEAN;
    signal ap_sig_bdd_2453 : BOOLEAN;
    signal ap_sig_bdd_2455 : BOOLEAN;
    signal ap_sig_bdd_2457 : BOOLEAN;
    signal ap_sig_bdd_2459 : BOOLEAN;
    signal ap_sig_bdd_2461 : BOOLEAN;

    component sobel_mux_3to1_sel2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_mac_muladd_8ns_11ns_24ns_25_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component sobel_mac_muladd_8ns_11ns_21ns_21_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component sobel_Filter2D_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component sobel_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    sobel_mux_3to1_sel2_8_1_U64 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_fu_1611_p1,
        din2 => src_kernel_win_0_val_0_0_fu_1611_p2,
        din3 => src_kernel_win_0_val_0_0_fu_1611_p3,
        din4 => src_kernel_win_0_val_0_0_fu_1611_p4,
        dout => src_kernel_win_0_val_0_0_fu_1611_p5);

    sobel_mux_3to1_sel2_8_1_U65 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_fu_1622_p1,
        din2 => src_kernel_win_0_val_1_0_fu_1622_p2,
        din3 => src_kernel_win_0_val_1_0_fu_1622_p3,
        din4 => src_kernel_win_0_val_1_0_fu_1622_p4,
        dout => src_kernel_win_0_val_1_0_fu_1622_p5);

    sobel_mux_3to1_sel2_8_1_U66 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_1_fu_1633_p1,
        din2 => src_kernel_win_0_val_2_0_1_fu_1633_p2,
        din3 => src_kernel_win_0_val_2_0_1_fu_1633_p3,
        din4 => src_kernel_win_0_val_2_0_1_fu_1633_p4,
        dout => src_kernel_win_0_val_2_0_1_fu_1633_p5);

    sobel_mux_3to1_sel2_8_1_U67 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_2_fu_1684_p1,
        din2 => src_kernel_win_0_val_0_0_2_fu_1684_p2,
        din3 => src_kernel_win_0_val_0_0_2_fu_1684_p3,
        din4 => src_kernel_win_0_val_0_0_2_fu_1684_p4,
        dout => src_kernel_win_0_val_0_0_2_fu_1684_p5);

    sobel_mux_3to1_sel2_8_1_U68 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_2_fu_1696_p1,
        din2 => src_kernel_win_0_val_1_0_2_fu_1696_p2,
        din3 => src_kernel_win_0_val_1_0_2_fu_1696_p3,
        din4 => src_kernel_win_0_val_1_0_2_fu_1696_p4,
        dout => src_kernel_win_0_val_1_0_2_fu_1696_p5);

    sobel_mux_3to1_sel2_8_1_U69 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_2_fu_1717_p1,
        din2 => src_kernel_win_0_val_2_0_2_fu_1717_p2,
        din3 => src_kernel_win_0_val_2_0_2_fu_1717_p3,
        din4 => src_kernel_win_0_val_2_0_2_fu_1717_p4,
        dout => src_kernel_win_0_val_2_0_2_fu_1717_p5);

    sobel_mux_3to1_sel2_8_1_U70 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_fu_1923_p1,
        din2 => src_kernel_win_1_val_0_0_fu_1923_p2,
        din3 => src_kernel_win_1_val_0_0_fu_1923_p3,
        din4 => src_kernel_win_1_val_0_0_fu_1923_p4,
        dout => src_kernel_win_1_val_0_0_fu_1923_p5);

    sobel_mux_3to1_sel2_8_1_U71 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_1_0_2_fu_1934_p1,
        din2 => src_kernel_win_1_val_1_0_2_fu_1934_p2,
        din3 => src_kernel_win_1_val_1_0_2_fu_1934_p3,
        din4 => src_kernel_win_1_val_1_0_2_fu_1934_p4,
        dout => src_kernel_win_1_val_1_0_2_fu_1934_p5);

    sobel_mux_3to1_sel2_8_1_U72 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_2_0_1_fu_1945_p1,
        din2 => src_kernel_win_1_val_2_0_1_fu_1945_p2,
        din3 => src_kernel_win_1_val_2_0_1_fu_1945_p3,
        din4 => src_kernel_win_1_val_2_0_1_fu_1945_p4,
        dout => src_kernel_win_1_val_2_0_1_fu_1945_p5);

    sobel_mux_3to1_sel2_8_1_U73 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_1_fu_2007_p1,
        din2 => src_kernel_win_1_val_0_0_1_fu_2007_p2,
        din3 => src_kernel_win_1_val_0_0_1_fu_2007_p3,
        din4 => src_kernel_win_1_val_0_0_1_fu_2007_p4,
        dout => src_kernel_win_1_val_0_0_1_fu_2007_p5);

    sobel_mux_3to1_sel2_8_1_U74 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_50_fu_2019_p1,
        din2 => tmp_50_fu_2019_p2,
        din3 => tmp_50_fu_2019_p3,
        din4 => tmp_50_fu_2019_p4,
        dout => tmp_50_fu_2019_p5);

    sobel_mux_3to1_sel2_8_1_U75 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_51_fu_2066_p1,
        din2 => tmp_51_fu_2066_p2,
        din3 => tmp_51_fu_2066_p3,
        din4 => tmp_51_fu_2066_p4,
        dout => tmp_51_fu_2066_p5);

    sobel_mux_3to1_sel2_8_1_U76 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_fu_2272_p1,
        din2 => src_kernel_win_2_val_0_0_fu_2272_p2,
        din3 => src_kernel_win_2_val_0_0_fu_2272_p3,
        din4 => src_kernel_win_2_val_0_0_fu_2272_p4,
        dout => src_kernel_win_2_val_0_0_fu_2272_p5);

    sobel_mux_3to1_sel2_8_1_U77 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_1_0_2_fu_2283_p1,
        din2 => src_kernel_win_2_val_1_0_2_fu_2283_p2,
        din3 => src_kernel_win_2_val_1_0_2_fu_2283_p3,
        din4 => src_kernel_win_2_val_1_0_2_fu_2283_p4,
        dout => src_kernel_win_2_val_1_0_2_fu_2283_p5);

    sobel_mux_3to1_sel2_8_1_U78 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_2_0_1_fu_2294_p1,
        din2 => src_kernel_win_2_val_2_0_1_fu_2294_p2,
        din3 => src_kernel_win_2_val_2_0_1_fu_2294_p3,
        din4 => src_kernel_win_2_val_2_0_1_fu_2294_p4,
        dout => src_kernel_win_2_val_2_0_1_fu_2294_p5);

    sobel_mux_3to1_sel2_8_1_U79 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_1_fu_2356_p1,
        din2 => src_kernel_win_2_val_0_0_1_fu_2356_p2,
        din3 => src_kernel_win_2_val_0_0_1_fu_2356_p3,
        din4 => src_kernel_win_2_val_0_0_1_fu_2356_p4,
        dout => src_kernel_win_2_val_0_0_1_fu_2356_p5);

    sobel_mux_3to1_sel2_8_1_U80 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_55_fu_2368_p1,
        din2 => tmp_55_fu_2368_p2,
        din3 => tmp_55_fu_2368_p3,
        din4 => tmp_55_fu_2368_p4,
        dout => tmp_55_fu_2368_p5);

    sobel_mux_3to1_sel2_8_1_U81 : component sobel_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_56_fu_2415_p1,
        din2 => tmp_56_fu_2415_p2,
        din3 => tmp_56_fu_2415_p3,
        din4 => tmp_56_fu_2415_p4,
        dout => tmp_56_fu_2415_p5);

    sobel_mac_muladd_8ns_11ns_24ns_25_1_U82 : component sobel_mac_muladd_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3609_p0,
        din1 => grp_fu_3609_p1,
        din2 => grp_fu_3609_p2,
        dout => grp_fu_3609_p3);

    sobel_mac_muladd_8ns_11ns_21ns_21_1_U83 : component sobel_mac_muladd_8ns_11ns_21ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_3618_p0,
        din1 => grp_fu_3618_p1,
        din2 => grp_fu_3618_p2,
        dout => grp_fu_3618_p3);

    sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U84 : component sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3627_p0,
        din1 => grp_fu_3627_p1,
        din2 => grp_fu_3627_p2,
        din3 => grp_fu_3627_p3,
        dout => grp_fu_3627_p4);

    sobel_mac_muladd_8ns_11ns_24ns_25_1_U85 : component sobel_mac_muladd_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3638_p0,
        din1 => grp_fu_3638_p1,
        din2 => grp_fu_3638_p2,
        dout => grp_fu_3638_p3);

    sobel_mac_muladd_8ns_11ns_21ns_21_1_U86 : component sobel_mac_muladd_8ns_11ns_21ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_3647_p0,
        din1 => grp_fu_3647_p1,
        din2 => grp_fu_3647_p2,
        dout => grp_fu_3647_p3);

    sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U87 : component sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3656_p0,
        din1 => grp_fu_3656_p1,
        din2 => grp_fu_3656_p2,
        din3 => grp_fu_3656_p3,
        dout => grp_fu_3656_p4);

    sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1_U88 : component sobel_ama_addmuladd_8ns_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        din3_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3667_p0,
        din1 => grp_fu_3667_p1,
        din2 => grp_fu_3667_p2,
        din3 => grp_fu_3667_p3,
        dout => grp_fu_3667_p4);

    sobel_mac_muladd_8ns_11ns_24ns_25_1_U89 : component sobel_mac_muladd_8ns_11ns_24ns_25_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 24,
        dout_WIDTH => 25)
    port map (
        din0 => grp_fu_3678_p0,
        din1 => grp_fu_3678_p1,
        din2 => grp_fu_3678_p2,
        dout => grp_fu_3678_p3);

    sobel_mac_muladd_8ns_11ns_21ns_21_1_U90 : component sobel_mac_muladd_8ns_11ns_21ns_21_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        din0 => grp_fu_3687_p0,
        din1 => grp_fu_3687_p1,
        din2 => grp_fu_3687_p2,
        dout => grp_fu_3687_p3);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_15_fu_1313_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_12_fu_895_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_12_fu_895_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_12_fu_895_p2))) or (not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- p_016_0_i_reg_673 assign process. --
    p_016_0_i_reg_673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_6)) then 
                p_016_0_i_reg_673 <= i_V_reg_4155;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_4_fu_787_p2 = ap_const_lv1_0)))) then 
                p_016_0_i_reg_673 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_029_0_i_reg_684 assign process. --
    p_029_0_i_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)))) then 
                p_029_0_i_reg_684 <= j_V_fu_1318_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_12_fu_895_p2)))) then 
                p_029_0_i_reg_684 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_254 assign process. --
    src_kernel_win_0_val_0_1_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_0_val_0_1_fu_254 <= k_buf_0_val_0_q0;
                elsif (ap_sig_bdd_2442) then 
                    src_kernel_win_0_val_0_1_fu_254 <= k_buf_val_load_0_0_mux_fu_1673_p3;
                elsif (ap_sig_bdd_2440) then 
                    src_kernel_win_0_val_0_1_fu_254 <= src_kernel_win_0_val_0_0_2_fu_1684_p5;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_0_val_0_1_fu_254 <= src_kernel_win_0_val_0_0_fu_1611_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_266 assign process. --
    src_kernel_win_0_val_1_1_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_0_val_1_1_fu_266 <= k_buf_0_val_1_q0;
                elsif (ap_sig_bdd_2442) then 
                    src_kernel_win_0_val_1_1_fu_266 <= k_buf_val_load_0_1_mux_fu_1666_p3;
                elsif (ap_sig_bdd_2440) then 
                    src_kernel_win_0_val_1_1_fu_266 <= src_kernel_win_0_val_1_0_2_fu_1696_p5;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_0_val_1_1_fu_266 <= src_kernel_win_0_val_1_0_fu_1622_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_278 assign process. --
    src_kernel_win_0_val_2_1_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_0_val_2_1_fu_278 <= k_buf_0_val_2_q0;
                elsif (ap_sig_bdd_2442) then 
                    src_kernel_win_0_val_2_1_fu_278 <= k_buf_val_load_0_2_mux_fu_1659_p3;
                elsif (ap_sig_bdd_2440) then 
                    src_kernel_win_0_val_2_1_fu_278 <= src_kernel_win_0_val_2_0_2_fu_1717_p5;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_0_val_2_1_fu_278 <= src_kernel_win_0_val_2_0_1_fu_1633_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_290 assign process. --
    src_kernel_win_1_val_0_1_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_1_val_0_1_fu_290 <= k_buf_1_val_0_q0;
                elsif (ap_sig_bdd_2449) then 
                    src_kernel_win_1_val_0_1_fu_290 <= k_buf_val_load_1_0_mux_fu_1985_p3;
                elsif (ap_sig_bdd_2447) then 
                    src_kernel_win_1_val_0_1_fu_290 <= src_kernel_win_val_1_0_0_7_fu_2031_p3;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_1_val_0_1_fu_290 <= src_kernel_win_1_val_0_0_fu_1923_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_302 assign process. --
    src_kernel_win_1_val_1_1_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_1_val_1_1_fu_302 <= k_buf_1_val_1_q0;
                elsif (ap_sig_bdd_2449) then 
                    src_kernel_win_1_val_1_1_fu_302 <= k_buf_val_load_1_1_mux_fu_1978_p3;
                elsif (ap_sig_bdd_2447) then 
                    src_kernel_win_1_val_1_1_fu_302 <= src_kernel_win_1_val_1_0_fu_2039_p3;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_1_val_1_1_fu_302 <= src_kernel_win_1_val_1_0_2_fu_1934_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_314 assign process. --
    src_kernel_win_1_val_2_1_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_1_val_2_1_fu_314 <= k_buf_1_val_2_q0;
                elsif (ap_sig_bdd_2449) then 
                    src_kernel_win_1_val_2_1_fu_314 <= k_buf_val_load_1_2_mux_fu_1971_p3;
                elsif (ap_sig_bdd_2453) then 
                    src_kernel_win_1_val_2_1_fu_314 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2451) then 
                    src_kernel_win_1_val_2_1_fu_314 <= tmp_51_fu_2066_p5;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_1_val_2_1_fu_314 <= src_kernel_win_1_val_2_0_1_fu_1945_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_322 assign process. --
    src_kernel_win_2_val_0_1_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_2_val_0_1_fu_322 <= k_buf_2_val_0_q0;
                elsif (ap_sig_bdd_2457) then 
                    src_kernel_win_2_val_0_1_fu_322 <= k_buf_val_load_2_0_mux_fu_2320_p3;
                elsif (ap_sig_bdd_2455) then 
                    src_kernel_win_2_val_0_1_fu_322 <= src_kernel_win_val_2_0_0_7_fu_2380_p3;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_2_val_0_1_fu_322 <= src_kernel_win_2_val_0_0_fu_2272_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_298 assign process. --
    src_kernel_win_2_val_1_1_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_2_val_1_1_fu_298 <= k_buf_2_val_1_q0;
                elsif (ap_sig_bdd_2457) then 
                    src_kernel_win_2_val_1_1_fu_298 <= k_buf_val_load_2_1_mux_fu_2327_p3;
                elsif (ap_sig_bdd_2455) then 
                    src_kernel_win_2_val_1_1_fu_298 <= src_kernel_win_2_val_1_0_fu_2388_p3;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_2_val_1_1_fu_298 <= src_kernel_win_2_val_1_0_2_fu_2283_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_274 assign process. --
    src_kernel_win_2_val_2_1_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_550) then
                if (ap_sig_bdd_2444) then 
                    src_kernel_win_2_val_2_1_fu_274 <= k_buf_2_val_2_q0;
                elsif (ap_sig_bdd_2457) then 
                    src_kernel_win_2_val_2_1_fu_274 <= k_buf_val_load_2_2_mux_fu_2334_p3;
                elsif (ap_sig_bdd_2461) then 
                    src_kernel_win_2_val_2_1_fu_274 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2459) then 
                    src_kernel_win_2_val_2_1_fu_274 <= tmp_56_fu_2415_p5;
                elsif (ap_sig_bdd_2437) then 
                    src_kernel_win_2_val_2_1_fu_274 <= src_kernel_win_2_val_2_0_1_fu_2294_p5;
                end if;
            end if; 
        end if;
    end process;

    -- tmp_2_reg_662 assign process. --
    tmp_2_reg_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_1_fu_775_p2)))) then 
                tmp_2_reg_662 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (tmp_4_fu_787_p2 = ap_const_lv1_0))) then 
                tmp_2_reg_662 <= tmp_3_fu_781_p2;
            end if; 
        end if;
    end process;

    -- tmp_6_reg_640 assign process. --
    tmp_6_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_6_reg_640 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_8_fu_763_p2))) then 
                tmp_6_reg_640 <= tmp_7_fu_757_p2;
            end if; 
        end if;
    end process;

    -- tmp_9_reg_651 assign process. --
    tmp_9_reg_651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_8_fu_763_p2)))) then 
                tmp_9_reg_651 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_1_fu_775_p2))) then 
                tmp_9_reg_651 <= tmp_s_fu_769_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then
                ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1 <= or_cond310_i_reg_4203;
                ap_reg_ppstg_tmp_15_reg_4194_pp0_it1 <= tmp_15_reg_4194;
                src_kernel_win_0_val_0_1_1_reg_4325 <= src_kernel_win_0_val_0_1_fu_254;
                src_kernel_win_0_val_1_1_1_reg_4332 <= src_kernel_win_0_val_1_1_fu_266;
                src_kernel_win_0_val_2_1_1_reg_4345 <= src_kernel_win_0_val_2_1_fu_278;
                src_kernel_win_1_val_0_1_1_reg_4352 <= src_kernel_win_1_val_0_1_fu_290;
                src_kernel_win_1_val_1_1_1_reg_4365 <= src_kernel_win_1_val_1_1_fu_302;
                src_kernel_win_1_val_2_1_1_reg_4371 <= src_kernel_win_1_val_2_1_fu_314;
                src_kernel_win_2_val_0_1_1_reg_4378 <= src_kernel_win_2_val_0_1_fu_322;
                src_kernel_win_2_val_1_1_1_reg_4359 <= src_kernel_win_2_val_1_1_fu_298;
                src_kernel_win_2_val_2_1_1_reg_4338 <= src_kernel_win_2_val_2_1_fu_274;
                tmp_15_reg_4194 <= tmp_15_fu_1313_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)) and (ap_const_lv1_0 = or_cond_i_i_fu_1382_p2))) then
                brmerge1_reg_4286 <= brmerge1_fu_1547_p2;
                brmerge2_reg_4313 <= brmerge2_fu_1563_p2;
                brmerge_reg_4249 <= brmerge_fu_1489_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_12_fu_895_p2)))) then
                brmerge3_reg_4190 <= brmerge3_fu_1303_p2;
                locy_2_0_t_reg_4169 <= locy_2_0_t_fu_1007_p2;
                locy_2_1_t_reg_4176 <= locy_2_1_t_fu_1148_p2;
                locy_2_2_t_reg_4183 <= locy_2_2_t_fu_1297_p2;
                tmp_14_reg_4160 <= tmp_14_fu_906_p2;
                tmp_24_reg_4165 <= ImagLoc_y_fu_912_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)) and not((ap_const_lv1_0 = or_cond_i_i_fu_1382_p2)) and (ap_const_lv1_0 = tmp_195_1_fu_1553_p2))) then
                col_assign_1_t_reg_4294 <= col_assign_1_t_fu_1558_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)) and not((ap_const_lv1_0 = or_cond_i_i_fu_1382_p2)) and (ap_const_lv1_0 = tmp_195_2_fu_1569_p2))) then
                col_assign_212_t_reg_4321 <= col_assign_212_t_fu_1574_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258))) then
                col_buf_0_val_0_0_1_fu_338 <= col_buf_0_val_0_0_7_fu_1862_p3;
                col_buf_0_val_0_0_6_fu_342 <= col_buf_0_val_0_0_5_fu_1854_p3;
                col_buf_0_val_0_0_8_fu_346 <= col_buf_0_val_0_0_3_fu_1838_p3;
                col_buf_0_val_1_0_4_fu_326 <= col_buf_0_val_1_0_5_fu_1822_p3;
                col_buf_0_val_1_0_6_fu_330 <= col_buf_0_val_1_0_3_fu_1814_p3;
                col_buf_0_val_1_0_7_fu_334 <= col_buf_0_val_1_0_1_fu_1798_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290))) then
                col_buf_1_val_0_0_1_fu_362 <= col_buf_1_val_0_0_7_fu_2214_p3;
                col_buf_1_val_0_0_6_fu_366 <= col_buf_1_val_0_0_5_fu_2206_p3;
                col_buf_1_val_0_0_8_fu_370 <= col_buf_1_val_0_0_3_fu_2190_p3;
                col_buf_1_val_1_0_4_fu_350 <= col_buf_1_val_1_0_5_fu_2174_p3;
                col_buf_1_val_1_0_6_fu_354 <= col_buf_1_val_1_0_3_fu_2166_p3;
                col_buf_1_val_1_0_7_fu_358 <= col_buf_1_val_1_0_1_fu_2150_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317))) then
                col_buf_2_val_0_0_1_fu_386 <= col_buf_2_val_0_0_7_fu_2563_p3;
                col_buf_2_val_0_0_6_fu_390 <= col_buf_2_val_0_0_5_fu_2555_p3;
                col_buf_2_val_0_0_8_fu_394 <= col_buf_2_val_0_0_3_fu_2539_p3;
                col_buf_2_val_1_0_4_fu_374 <= col_buf_2_val_1_0_5_fu_2523_p3;
                col_buf_2_val_1_0_6_fu_378 <= col_buf_2_val_1_0_3_fu_2515_p3;
                col_buf_2_val_1_0_7_fu_382 <= col_buf_2_val_1_0_1_fu_2499_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                    cols_cast_reg_3790(11 downto 0) <= cols_cast_fu_753_p1(11 downto 0);
                    rows_cast_reg_3779(11 downto 0) <= rows_cast_fu_749_p1(11 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_4_fu_787_p2 = ap_const_lv1_0)))) then
                heightloop_reg_4076 <= heightloop_fu_793_p2;
                p_neg316_i_cast_reg_4093 <= p_neg316_i_cast_fu_811_p2;
                ref_reg_4105 <= ref_fu_817_p2;
                tmp_10_reg_4110 <= tmp_10_fu_822_p2;
                    tmp_172_1_reg_4121(13 downto 1) <= tmp_172_1_fu_855_p2(13 downto 1);
                    tmp_17_reg_4116(9 downto 1) <= tmp_17_fu_838_p2(9 downto 1);
                tmp_18_reg_4126 <= tmp_18_fu_861_p1;
                tmp_201_2_reg_4131 <= tmp_201_2_fu_865_p2;
                    tmp_209_2_reg_4140(13 downto 1) <= tmp_209_2_fu_881_p2(13 downto 1);
                    tmp_20_reg_4146(1) <= tmp_20_fu_887_p1(1);
                tmp_5_reg_4086 <= tmp_5_fu_803_p2;
                widthloop_reg_4081 <= widthloop_fu_798_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_V_reg_4155 <= i_V_fu_900_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)))) then
                k_buf_0_val_0_addr_reg_4231 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
                k_buf_0_val_1_addr_reg_4237 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
                k_buf_0_val_2_addr_reg_4243 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
                or_cond310_i_reg_4203 <= or_cond310_i_fu_1340_p2;
                or_cond_i_i_reg_4214 <= or_cond_i_i_fu_1382_p2;
                tmp_59_reg_4207 <= tmp_59_fu_1351_p1;
                tmp_62_reg_4218 <= ImagLoc_x_fu_1345_p2(12 downto 12);
                x_1_reg_4262 <= x_1_fu_1529_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258) and (ap_const_lv2_0 = col_assign_fu_1759_p2))) then
                right_border_buf_0_val_0_0_fu_206 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258) and (col_assign_fu_1759_p2 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_210 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258) and not((col_assign_fu_1759_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_fu_1759_p2)))) then
                right_border_buf_0_val_0_2_fu_214 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290) and (col_assign_1_t_reg_4294 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_218 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290) and (col_assign_1_t_reg_4294 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_222 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290) and not((col_assign_1_t_reg_4294 = ap_const_lv2_1)) and not((col_assign_1_t_reg_4294 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_226 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317) and (col_assign_212_t_reg_4321 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_230 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317) and (col_assign_212_t_reg_4321 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_234 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317) and not((col_assign_212_t_reg_4321 = ap_const_lv2_1)) and not((col_assign_212_t_reg_4321 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_238 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_15_reg_4194_pp0_it1)))) then
                src_kernel_win_0_val_0_2_fu_258 <= src_kernel_win_0_val_0_1_1_reg_4325;
                src_kernel_win_0_val_1_2_fu_270 <= src_kernel_win_0_val_1_1_1_reg_4332;
                src_kernel_win_0_val_2_2_fu_282 <= src_kernel_win_0_val_2_1_1_reg_4345;
                src_kernel_win_1_val_0_2_fu_294 <= src_kernel_win_1_val_0_1_1_reg_4352;
                src_kernel_win_1_val_1_2_fu_306 <= src_kernel_win_1_val_1_1_1_reg_4365;
                src_kernel_win_1_val_2_2_fu_318 <= src_kernel_win_1_val_2_1_1_reg_4371;
                src_kernel_win_2_val_0_2_fu_310 <= src_kernel_win_2_val_0_1_1_reg_4378;
                src_kernel_win_2_val_1_2_fu_286 <= src_kernel_win_2_val_1_1_1_reg_4359;
                src_kernel_win_2_val_2_2_fu_262 <= src_kernel_win_2_val_2_1_1_reg_4338;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)) and not((ap_const_lv1_0 = or_cond_i_i_fu_1382_p2)))) then
                tmp_195_1_reg_4290 <= tmp_195_1_fu_1553_p2;
                tmp_195_2_reg_4317 <= tmp_195_2_fu_1569_p2;
                tmp_28_reg_4258 <= tmp_28_fu_1499_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_15_fu_1313_p2)) and (ap_const_lv1_0 = or_cond_i_i_fu_1382_p2) and (ap_const_lv1_0 = brmerge_fu_1489_p2))) then
                tmp_64_reg_4253 <= tmp_64_fu_1495_p1;
            end if;
        end if;
    end process;
    rows_cast_reg_3779(12) <= '0';
    cols_cast_reg_3790(12) <= '0';
    tmp_17_reg_4116(0) <= '0';
    tmp_172_1_reg_4121(0) <= '0';
    tmp_209_2_reg_4140(0) <= '0';
    tmp_20_reg_4146(0) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_4_fu_787_p2, tmp_12_fu_895_p2, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_8_fu_763_p2, tmp_1_fu_775_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = tmp_8_fu_763_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = tmp_1_fu_775_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((tmp_4_fu_787_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = tmp_12_fu_895_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                end if;
            when ap_ST_pp0_stg0_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)))) then
                    ap_NS_fsm <= ap_ST_st9_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                end if;
            when ap_ST_st9_fsm_6 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_1359_p1 <= std_logic_vector(resize(signed(ImagLoc_x_fu_1345_p2),14));

    ImagLoc_x_fu_1345_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(tmp_21_cast_fu_1309_p1));
    ImagLoc_y_fu_912_p2 <= std_logic_vector(signed(ap_const_lv13_1FFC) + signed(tmp_18_cast_fu_891_p1));
    Range1_all_zeros_1_fu_3233_p2 <= "1" when (tmp_53_fu_3223_p4 = ap_const_lv5_0) else "0";
    Range1_all_zeros_2_fu_3552_p2 <= "1" when (tmp_57_fu_3542_p4 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_2914_p2 <= "1" when (tmp_48_fu_2904_p4 = ap_const_lv5_0) else "0";

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, tmp_12_fu_895_p2, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_12_fu_895_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(tmp_12_fu_895_p2, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_12_fu_895_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_132 assign process. --
    ap_sig_bdd_132_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_132 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_158 assign process. --
    ap_sig_bdd_158_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_158 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_179 assign process. --
    ap_sig_bdd_179_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, brmerge3_reg_4190, tmp_15_reg_4194, or_cond_i_i_reg_4214)
    begin
                ap_sig_bdd_179 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214))) or (not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_195 assign process. --
    ap_sig_bdd_195_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)
    begin
                ap_sig_bdd_195 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1))) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_2437 assign process. --
    ap_sig_bdd_2437_assign_proc : process(tmp_24_reg_4165, brmerge3_reg_4190)
    begin
                ap_sig_bdd_2437 <= ((ap_const_lv1_0 = brmerge3_reg_4190) and (ap_const_lv1_0 = tmp_24_reg_4165));
    end process;


    -- ap_sig_bdd_2440 assign process. --
    ap_sig_bdd_2440_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge_reg_4249)
    begin
                ap_sig_bdd_2440 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge_reg_4249));
    end process;


    -- ap_sig_bdd_2442 assign process. --
    ap_sig_bdd_2442_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge_reg_4249)
    begin
                ap_sig_bdd_2442 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and not((ap_const_lv1_0 = brmerge_reg_4249)));
    end process;


    -- ap_sig_bdd_2444 assign process. --
    ap_sig_bdd_2444_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214)
    begin
                ap_sig_bdd_2444 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)));
    end process;


    -- ap_sig_bdd_2447 assign process. --
    ap_sig_bdd_2447_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge1_reg_4286)
    begin
                ap_sig_bdd_2447 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge1_reg_4286));
    end process;


    -- ap_sig_bdd_2449 assign process. --
    ap_sig_bdd_2449_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge1_reg_4286)
    begin
                ap_sig_bdd_2449 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and not((ap_const_lv1_0 = brmerge1_reg_4286)));
    end process;


    -- ap_sig_bdd_2451 assign process. --
    ap_sig_bdd_2451_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge1_reg_4286, tmp_70_fu_1992_p3)
    begin
                ap_sig_bdd_2451 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge1_reg_4286) and (ap_const_lv1_0 = tmp_70_fu_1992_p3));
    end process;


    -- ap_sig_bdd_2453 assign process. --
    ap_sig_bdd_2453_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge1_reg_4286, tmp_70_fu_1992_p3)
    begin
                ap_sig_bdd_2453 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge1_reg_4286) and not((ap_const_lv1_0 = tmp_70_fu_1992_p3)));
    end process;


    -- ap_sig_bdd_2455 assign process. --
    ap_sig_bdd_2455_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge2_reg_4313)
    begin
                ap_sig_bdd_2455 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge2_reg_4313));
    end process;


    -- ap_sig_bdd_2457 assign process. --
    ap_sig_bdd_2457_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge2_reg_4313)
    begin
                ap_sig_bdd_2457 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and not((ap_const_lv1_0 = brmerge2_reg_4313)));
    end process;


    -- ap_sig_bdd_2459 assign process. --
    ap_sig_bdd_2459_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge2_reg_4313, tmp_77_fu_2341_p3)
    begin
                ap_sig_bdd_2459 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge2_reg_4313) and (ap_const_lv1_0 = tmp_77_fu_2341_p3));
    end process;


    -- ap_sig_bdd_2461 assign process. --
    ap_sig_bdd_2461_assign_proc : process(brmerge3_reg_4190, or_cond_i_i_reg_4214, brmerge2_reg_4313, tmp_77_fu_2341_p3)
    begin
                ap_sig_bdd_2461 <= (not((ap_const_lv1_0 = brmerge3_reg_4190)) and (ap_const_lv1_0 = or_cond_i_i_reg_4214) and (ap_const_lv1_0 = brmerge2_reg_4313) and not((ap_const_lv1_0 = tmp_77_fu_2341_p3)));
    end process;


    -- ap_sig_bdd_25 assign process. --
    ap_sig_bdd_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_421 assign process. --
    ap_sig_bdd_421_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_421 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_432 assign process. --
    ap_sig_bdd_432_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_reg_ppiten_pp0_it1)
    begin
                ap_sig_bdd_432 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1));
    end process;


    -- ap_sig_bdd_550 assign process. --
    ap_sig_bdd_550_assign_proc : process(tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
                ap_sig_bdd_550 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))));
    end process;


    -- ap_sig_bdd_76 assign process. --
    ap_sig_bdd_76_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_76 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_85 assign process. --
    ap_sig_bdd_85_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_85 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_94 assign process. --
    ap_sig_bdd_94_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_94 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_5_assign_proc : process(ap_sig_bdd_158)
    begin
        if (ap_sig_bdd_158) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_25)
    begin
        if (ap_sig_bdd_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_76)
    begin
        if (ap_sig_bdd_76) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_85)
    begin
        if (ap_sig_bdd_85) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_94)
    begin
        if (ap_sig_bdd_94) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_132)
    begin
        if (ap_sig_bdd_132) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st9_fsm_6 assign process. --
    ap_sig_cseq_ST_st9_fsm_6_assign_proc : process(ap_sig_bdd_421)
    begin
        if (ap_sig_bdd_421) then 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge1_fu_1547_p2 <= (tmp_62_fu_1388_p3 or tmp_19_fu_1377_p2);
    brmerge2_fu_1563_p2 <= (tmp_62_fu_1388_p3 or tmp_19_fu_1377_p2);
    brmerge3_fu_1303_p2 <= (tmp_21_fu_918_p2 or or_cond6_2_fu_945_p2);
    brmerge_fu_1489_p2 <= (tmp_62_fu_1388_p3 or tmp_19_fu_1377_p2);
    brmerge_i_i_not_i_i1_fu_3239_p2 <= (Range1_all_zeros_1_fu_3233_p2 and carry_i1_fu_3217_p2);
    brmerge_i_i_not_i_i2_fu_3558_p2 <= (Range1_all_zeros_2_fu_3552_p2 and carry_i2_fu_3536_p2);
    brmerge_i_i_not_i_i_fu_2920_p2 <= (Range1_all_zeros_fu_2914_p2 and carry_i_fu_2898_p2);
    carry_i1_fu_3217_p2 <= (tmp_75_fu_3203_p3 or not_Result_8_i_i1_fu_3211_p2);
    carry_i2_fu_3536_p2 <= (tmp_82_fu_3522_p3 or not_Result_8_i_i2_fu_3530_p2);
    carry_i_fu_2898_p2 <= (tmp_68_fu_2884_p3 or not_Result_8_i_i_fu_2892_p2);
    col_assign_1_t_fu_1558_p2 <= std_logic_vector(unsigned(tmp_59_fu_1351_p1) + unsigned(p_neg316_i_cast_reg_4093));
    col_assign_212_t_fu_1574_p2 <= std_logic_vector(unsigned(tmp_59_fu_1351_p1) + unsigned(p_neg316_i_cast_reg_4093));
    col_assign_3_0_t_fu_1680_p2 <= std_logic_vector(unsigned(p_neg316_i_cast_reg_4093) + unsigned(tmp_64_reg_4253));
    col_assign_3_1_t1_fu_2002_p2 <= std_logic_vector(unsigned(p_neg316_i_cast_reg_4093) + unsigned(tmp_71_fu_1999_p1));
    col_assign_3_2_t1_fu_2351_p2 <= std_logic_vector(unsigned(p_neg316_i_cast_reg_4093) + unsigned(tmp_78_fu_2348_p1));
    col_assign_4_1_0_t_fu_2126_p2 <= std_logic_vector(unsigned(tmp_59_reg_4207) + unsigned(p_neg316_i_cast_reg_4093));
    col_assign_4_2_0_t_fu_2475_p2 <= std_logic_vector(unsigned(tmp_59_reg_4207) + unsigned(p_neg316_i_cast_reg_4093));
    col_assign_fu_1759_p2 <= std_logic_vector(unsigned(tmp_59_reg_4207) + unsigned(p_neg316_i_cast_reg_4093));
    col_buf_0_val_0_0_2_fu_1830_p3 <= 
        col_buf_0_val_0_0_8_fu_346 when (sel_tmp16_fu_1778_p2(0) = '1') else 
        k_buf_0_val_0_q0;
    col_buf_0_val_0_0_3_fu_1838_p3 <= 
        col_buf_0_val_0_0_8_fu_346 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_0_0_2_fu_1830_p3;
    col_buf_0_val_0_0_4_fu_1846_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp16_fu_1778_p2(0) = '1') else 
        col_buf_0_val_0_0_6_fu_342;
    col_buf_0_val_0_0_5_fu_1854_p3 <= 
        col_buf_0_val_0_0_6_fu_342 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_0_0_4_fu_1846_p3;
    col_buf_0_val_0_0_7_fu_1862_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_0_0_1_fu_338;
    col_buf_0_val_1_0_1_fu_1798_p3 <= 
        col_buf_0_val_1_0_7_fu_334 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_1_0_fu_1784_p3;
    col_buf_0_val_1_0_2_fu_1806_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp16_fu_1778_p2(0) = '1') else 
        col_buf_0_val_1_0_6_fu_330;
    col_buf_0_val_1_0_3_fu_1814_p3 <= 
        col_buf_0_val_1_0_6_fu_330 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_1_0_2_fu_1806_p3;
    col_buf_0_val_1_0_5_fu_1822_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp17_fu_1792_p2(0) = '1') else 
        col_buf_0_val_1_0_4_fu_326;
    col_buf_0_val_1_0_fu_1784_p3 <= 
        col_buf_0_val_1_0_7_fu_334 when (sel_tmp16_fu_1778_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    col_buf_1_val_0_0_2_fu_2182_p3 <= 
        col_buf_1_val_0_0_8_fu_370 when (sel_tmp20_fu_2130_p2(0) = '1') else 
        k_buf_1_val_0_q0;
    col_buf_1_val_0_0_3_fu_2190_p3 <= 
        col_buf_1_val_0_0_8_fu_370 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_0_0_2_fu_2182_p3;
    col_buf_1_val_0_0_4_fu_2198_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp20_fu_2130_p2(0) = '1') else 
        col_buf_1_val_0_0_6_fu_366;
    col_buf_1_val_0_0_5_fu_2206_p3 <= 
        col_buf_1_val_0_0_6_fu_366 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_0_0_4_fu_2198_p3;
    col_buf_1_val_0_0_7_fu_2214_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_0_0_1_fu_362;
    col_buf_1_val_1_0_1_fu_2150_p3 <= 
        col_buf_1_val_1_0_7_fu_358 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_1_0_fu_2136_p3;
    col_buf_1_val_1_0_2_fu_2158_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp20_fu_2130_p2(0) = '1') else 
        col_buf_1_val_1_0_6_fu_354;
    col_buf_1_val_1_0_3_fu_2166_p3 <= 
        col_buf_1_val_1_0_6_fu_354 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_1_0_2_fu_2158_p3;
    col_buf_1_val_1_0_5_fu_2174_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp21_fu_2144_p2(0) = '1') else 
        col_buf_1_val_1_0_4_fu_350;
    col_buf_1_val_1_0_fu_2136_p3 <= 
        col_buf_1_val_1_0_7_fu_358 when (sel_tmp20_fu_2130_p2(0) = '1') else 
        k_buf_1_val_1_q0;
    col_buf_2_val_0_0_2_fu_2531_p3 <= 
        col_buf_2_val_0_0_8_fu_394 when (sel_tmp22_fu_2479_p2(0) = '1') else 
        k_buf_2_val_0_q0;
    col_buf_2_val_0_0_3_fu_2539_p3 <= 
        col_buf_2_val_0_0_8_fu_394 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_0_0_2_fu_2531_p3;
    col_buf_2_val_0_0_4_fu_2547_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp22_fu_2479_p2(0) = '1') else 
        col_buf_2_val_0_0_6_fu_390;
    col_buf_2_val_0_0_5_fu_2555_p3 <= 
        col_buf_2_val_0_0_6_fu_390 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_0_0_4_fu_2547_p3;
    col_buf_2_val_0_0_7_fu_2563_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_0_0_1_fu_386;
    col_buf_2_val_1_0_1_fu_2499_p3 <= 
        col_buf_2_val_1_0_7_fu_382 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_1_0_fu_2485_p3;
    col_buf_2_val_1_0_2_fu_2507_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp22_fu_2479_p2(0) = '1') else 
        col_buf_2_val_1_0_6_fu_378;
    col_buf_2_val_1_0_3_fu_2515_p3 <= 
        col_buf_2_val_1_0_6_fu_378 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_1_0_2_fu_2507_p3;
    col_buf_2_val_1_0_5_fu_2523_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp23_fu_2493_p2(0) = '1') else 
        col_buf_2_val_1_0_4_fu_374;
    col_buf_2_val_1_0_fu_2485_p3 <= 
        col_buf_2_val_1_0_7_fu_382 when (sel_tmp22_fu_2479_p2(0) = '1') else 
        k_buf_2_val_1_q0;
    cols_cast_fu_753_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    grp_fu_3609_p0 <= grp_fu_3609_p00(8 - 1 downto 0);
    grp_fu_3609_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_254),19));
    grp_fu_3609_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3609_p2 <= grp_fu_3609_p20(24 - 1 downto 0);
    grp_fu_3609_p20 <= std_logic_vector(resize(unsigned(p_Val2_6_0_2_1_cast_fu_2827_p1),25));
    grp_fu_3618_p0 <= grp_fu_3618_p00(8 - 1 downto 0);
    grp_fu_3618_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_2_fu_310),19));
    grp_fu_3618_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3618_p2 <= std_logic_vector(resize(unsigned(p_Val2_6_2_1_1_fu_3360_p0) * unsigned(ap_const_lv21_1171), 21));
    grp_fu_3627_p0 <= grp_fu_3627_p00(8 - 1 downto 0);
    grp_fu_3627_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_2_fu_262),9));
    grp_fu_3627_p1 <= grp_fu_3627_p10(8 - 1 downto 0);
    grp_fu_3627_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_274),9));
    grp_fu_3627_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3627_p3 <= grp_fu_3627_p30(24 - 1 downto 0);
    grp_fu_3627_p30 <= std_logic_vector(resize(unsigned(p_Val2_6_2_0_1_cast_fu_3304_p1),25));
    grp_fu_3638_p0 <= grp_fu_3638_p00(8 - 1 downto 0);
    grp_fu_3638_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_290),19));
    grp_fu_3638_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3638_p2 <= grp_fu_3638_p20(24 - 1 downto 0);
    grp_fu_3638_p20 <= std_logic_vector(resize(unsigned(p_Val2_6_1_2_1_cast_fu_3146_p1),25));
    grp_fu_3647_p0 <= grp_fu_3647_p00(8 - 1 downto 0);
    grp_fu_3647_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_2_fu_294),19));
    grp_fu_3647_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3647_p2 <= std_logic_vector(resize(unsigned(p_Val2_6_1_1_1_fu_3041_p0) * unsigned(ap_const_lv21_1171), 21));
    grp_fu_3656_p0 <= grp_fu_3656_p00(8 - 1 downto 0);
    grp_fu_3656_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_fu_282),9));
    grp_fu_3656_p1 <= grp_fu_3656_p10(8 - 1 downto 0);
    grp_fu_3656_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_278),9));
    grp_fu_3656_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3656_p3 <= grp_fu_3656_p30(24 - 1 downto 0);
    grp_fu_3656_p30 <= std_logic_vector(resize(unsigned(p_Val2_6_0_0_1_cast_fu_2666_p1),25));
    grp_fu_3667_p0 <= grp_fu_3667_p00(8 - 1 downto 0);
    grp_fu_3667_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_2_fu_318),9));
    grp_fu_3667_p1 <= grp_fu_3667_p10(8 - 1 downto 0);
    grp_fu_3667_p10 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_314),9));
    grp_fu_3667_p2 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3667_p3 <= grp_fu_3667_p30(24 - 1 downto 0);
    grp_fu_3667_p30 <= std_logic_vector(resize(unsigned(p_Val2_6_1_0_1_cast_fu_2985_p1),25));
    grp_fu_3678_p0 <= grp_fu_3678_p00(8 - 1 downto 0);
    grp_fu_3678_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_322),19));
    grp_fu_3678_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3678_p2 <= grp_fu_3678_p20(24 - 1 downto 0);
    grp_fu_3678_p20 <= std_logic_vector(resize(unsigned(p_Val2_6_2_2_1_cast_fu_3465_p1),25));
    grp_fu_3687_p0 <= grp_fu_3687_p00(8 - 1 downto 0);
    grp_fu_3687_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_fu_258),19));
    grp_fu_3687_p1 <= ap_const_lv19_3A8(11 - 1 downto 0);
    grp_fu_3687_p2 <= std_logic_vector(resize(unsigned(p_Val2_6_0_1_1_fu_2722_p0) * unsigned(ap_const_lv21_1171), 21));
    heightloop_fu_793_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(rows_cast_reg_3779));
    i_V_fu_900_p2 <= std_logic_vector(unsigned(p_016_0_i_reg_673) + unsigned(ap_const_lv12_1));
    icmp1_fu_1334_p2 <= "0" when (tmp_58_fu_1324_p4 = ap_const_lv11_0) else "1";
    icmp_fu_934_p2 <= "1" when (signed(tmp_23_fu_924_p4) > signed(ap_const_lv12_0)) else "0";
    j_V_fu_1318_p2 <= std_logic_vector(unsigned(p_029_0_i_reg_684) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_4231;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_4237;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_28_reg_4258)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_28_reg_4258))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_28_reg_4258)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_28_reg_4258))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_29_fu_1482_p1(10 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_4243;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_28_reg_4258)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_28_reg_4258))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_28_reg_4258)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_28_reg_4258)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_28_reg_4258))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);
    k_buf_1_val_0_address1 <= tmp_230_1_fu_2118_p1(10 - 1 downto 0);

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_addr_1_gep_fu_582_p3 <= tmp_230_1_fu_2118_p1(10 - 1 downto 0);
    k_buf_1_val_1_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);

    -- k_buf_1_val_1_address1 assign process. --
    k_buf_1_val_1_address1_assign_proc : process(tmp_195_1_reg_4290, tmp_230_1_fu_2118_p1, k_buf_1_val_1_addr_1_gep_fu_582_p3, ap_sig_bdd_432)
    begin
        if (ap_sig_bdd_432) then
            if (not((ap_const_lv1_0 = tmp_195_1_reg_4290))) then 
                k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_1_gep_fu_582_p3;
            elsif ((ap_const_lv1_0 = tmp_195_1_reg_4290)) then 
                k_buf_1_val_1_address1 <= tmp_230_1_fu_2118_p1(10 - 1 downto 0);
            else 
                k_buf_1_val_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_1_val_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_195_1_reg_4290)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_195_1_reg_4290))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_195_1_reg_4290)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_1_reg_4290)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_195_1_reg_4290))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);
    k_buf_1_val_2_address1 <= tmp_230_1_fu_2118_p1(10 - 1 downto 0);

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);
    k_buf_2_val_0_address1 <= tmp_230_2_fu_2467_p1(10 - 1 downto 0);

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_addr_1_gep_fu_622_p3 <= tmp_230_2_fu_2467_p1(10 - 1 downto 0);
    k_buf_2_val_1_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);

    -- k_buf_2_val_1_address1 assign process. --
    k_buf_2_val_1_address1_assign_proc : process(tmp_195_2_reg_4317, tmp_230_2_fu_2467_p1, k_buf_2_val_1_addr_1_gep_fu_622_p3, ap_sig_bdd_432)
    begin
        if (ap_sig_bdd_432) then
            if (not((ap_const_lv1_0 = tmp_195_2_reg_4317))) then 
                k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_1_gep_fu_622_p3;
            elsif ((ap_const_lv1_0 = tmp_195_2_reg_4317)) then 
                k_buf_2_val_1_address1 <= tmp_230_2_fu_2467_p1(10 - 1 downto 0);
            else 
                k_buf_2_val_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_2_val_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_195_2_reg_4317)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_195_2_reg_4317))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2, tmp_195_2_reg_4317)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and (ap_const_lv1_0 = tmp_195_2_reg_4317)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))) and not((ap_const_lv1_0 = tmp_195_2_reg_4317))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_190_1_fu_1537_p1(10 - 1 downto 0);
    k_buf_2_val_2_address1 <= tmp_230_2_fu_2467_p1(10 - 1 downto 0);

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_load_0_0_mux_fu_1673_p3 <= 
        k_buf_0_val_0_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_0_val_0_1_fu_254;
    k_buf_val_load_0_1_mux_fu_1666_p3 <= 
        k_buf_0_val_1_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_0_val_1_1_fu_266;
    k_buf_val_load_0_2_mux_fu_1659_p3 <= 
        k_buf_0_val_2_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_0_val_2_1_fu_278;
    k_buf_val_load_1_0_mux_fu_1985_p3 <= 
        k_buf_1_val_0_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_1_val_0_1_fu_290;
    k_buf_val_load_1_1_mux_fu_1978_p3 <= 
        k_buf_1_val_1_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_1_val_1_1_fu_302;
    k_buf_val_load_1_2_mux_fu_1971_p3 <= 
        k_buf_1_val_2_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_1_val_2_1_fu_314;
    k_buf_val_load_2_0_mux_fu_2320_p3 <= 
        k_buf_2_val_0_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_2_val_0_1_fu_322;
    k_buf_val_load_2_1_mux_fu_2327_p3 <= 
        k_buf_2_val_1_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_2_val_1_1_fu_298;
    k_buf_val_load_2_2_mux_fu_2334_p3 <= 
        k_buf_2_val_2_q0 when (tmp_62_reg_4218(0) = '1') else 
        src_kernel_win_2_val_2_1_fu_274;
    locy_2_0_t_fu_1007_p2 <= std_logic_vector(unsigned(tmp_25_fu_959_p3) - unsigned(tmp_31_fu_999_p3));
    locy_2_1_t_fu_1148_p2 <= std_logic_vector(unsigned(tmp_25_fu_959_p3) - unsigned(tmp_40_fu_1140_p3));
    locy_2_2_t_fu_1297_p2 <= std_logic_vector(unsigned(tmp_25_fu_959_p3) - unsigned(tmp_47_fu_1289_p3));
    not_Result_8_i_i1_fu_3211_p2 <= (tmp_74_fu_3189_p3 xor ap_const_lv1_1);
    not_Result_8_i_i2_fu_3530_p2 <= (tmp_81_fu_3508_p3 xor ap_const_lv1_1);
    not_Result_8_i_i_fu_2892_p2 <= (tmp_67_fu_2870_p3 xor ap_const_lv1_1);
    or_cond310_i_fu_1340_p2 <= (tmp_14_reg_4160 and icmp1_fu_1334_p2);
    or_cond4_fu_1104_p2 <= (sel_tmp11_fu_1098_p2 or sel_tmp9_fu_1082_p2);
    or_cond5_fu_1253_p2 <= (sel_tmp15_fu_1247_p2 or sel_tmp13_fu_1231_p2);
    or_cond6_2_fu_945_p2 <= (icmp_fu_934_p2 and tmp_188_2_fu_940_p2);
    or_cond_i343_i_2_1_fu_1030_p2 <= (tmp_196_2_1_fu_1019_p2 and tmp_197_2_1_fu_1025_p2);
    or_cond_i343_i_2_2_fu_1179_p2 <= (tmp_197_2_2_fu_1174_p2 and rev_fu_1168_p2);
    or_cond_i_i_fu_1382_p2 <= (tmp_19_fu_1377_p2 and rev1_fu_1371_p2);
    p_Val2_1_fu_2848_p4 <= p_Val2_3_fu_2842_p2(21 downto 14);
    p_Val2_2_fu_2878_p2 <= std_logic_vector(unsigned(p_Val2_1_fu_2848_p4) + unsigned(tmp_1_i_i_fu_2866_p1));
    p_Val2_3_fu_2842_p2 <= std_logic_vector(unsigned(tmp239_cast_fu_2839_p1) + unsigned(p_Val2_9_0_2_cast_fu_2795_p1));
    p_Val2_4_fu_3167_p4 <= p_Val2_s_fu_3161_p2(21 downto 14);
    p_Val2_5_fu_3197_p2 <= std_logic_vector(unsigned(p_Val2_4_fu_3167_p4) + unsigned(tmp_1_i_i1_fu_3185_p1));
        p_Val2_6_0_0_1_cast_fu_2666_p1 <= std_logic_vector(resize(signed(p_Val2_6_0_0_1_fu_2660_p2),24));

    p_Val2_6_0_0_1_fu_2660_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_2645_p1) - unsigned(p_shl2_cast_fu_2656_p1));
    p_Val2_6_0_1_1_fu_2722_p0 <= p_Val2_6_0_1_1_fu_2722_p00(8 - 1 downto 0);
    p_Val2_6_0_1_1_fu_2722_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_1_reg_4332),21));
        p_Val2_6_0_1_2_cast_fu_2758_p1 <= std_logic_vector(resize(signed(p_Val2_6_0_1_2_fu_2752_p2),24));

    p_Val2_6_0_1_2_fu_2752_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_2736_p1) - unsigned(p_shl6_cast_fu_2748_p1));
        p_Val2_6_0_1_cast_fu_2711_p1 <= std_logic_vector(resize(signed(p_Val2_6_0_1_fu_2705_p2),24));

    p_Val2_6_0_1_fu_2705_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_2689_p1) - unsigned(p_shl4_cast_fu_2701_p1));
        p_Val2_6_0_2_1_cast_fu_2827_p1 <= std_logic_vector(resize(signed(p_Val2_6_0_2_1_fu_2821_p2),24));

    p_Val2_6_0_2_1_fu_2821_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2806_p1) - unsigned(p_shl7_cast_fu_2817_p1));
        p_Val2_6_1_0_1_cast_fu_2985_p1 <= std_logic_vector(resize(signed(p_Val2_6_1_0_1_fu_2979_p2),24));

    p_Val2_6_1_0_1_fu_2979_p2 <= std_logic_vector(unsigned(p_shl8_cast_fu_2964_p1) - unsigned(p_shl9_cast_fu_2975_p1));
    p_Val2_6_1_1_1_fu_3041_p0 <= p_Val2_6_1_1_1_fu_3041_p00(8 - 1 downto 0);
    p_Val2_6_1_1_1_fu_3041_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_1_1_1_reg_4365),21));
        p_Val2_6_1_1_2_cast_fu_3077_p1 <= std_logic_vector(resize(signed(p_Val2_6_1_1_2_fu_3071_p2),24));

    p_Val2_6_1_1_2_fu_3071_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_3055_p1) - unsigned(p_shl13_cast_fu_3067_p1));
        p_Val2_6_1_1_cast_fu_3030_p1 <= std_logic_vector(resize(signed(p_Val2_6_1_1_fu_3024_p2),24));

    p_Val2_6_1_1_fu_3024_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_3008_p1) - unsigned(p_shl11_cast_fu_3020_p1));
        p_Val2_6_1_2_1_cast_fu_3146_p1 <= std_logic_vector(resize(signed(p_Val2_6_1_2_1_fu_3140_p2),24));

    p_Val2_6_1_2_1_fu_3140_p2 <= std_logic_vector(unsigned(p_shl14_cast_fu_3125_p1) - unsigned(p_shl15_cast_fu_3136_p1));
        p_Val2_6_2_0_1_cast_fu_3304_p1 <= std_logic_vector(resize(signed(p_Val2_6_2_0_1_fu_3298_p2),24));

    p_Val2_6_2_0_1_fu_3298_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_3283_p1) - unsigned(p_shl17_cast_fu_3294_p1));
    p_Val2_6_2_1_1_fu_3360_p0 <= p_Val2_6_2_1_1_fu_3360_p00(8 - 1 downto 0);
    p_Val2_6_2_1_1_fu_3360_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_1_1_1_reg_4359),21));
        p_Val2_6_2_1_2_cast_fu_3396_p1 <= std_logic_vector(resize(signed(p_Val2_6_2_1_2_fu_3390_p2),24));

    p_Val2_6_2_1_2_fu_3390_p2 <= std_logic_vector(unsigned(p_shl20_cast_fu_3374_p1) - unsigned(p_shl21_cast_fu_3386_p1));
        p_Val2_6_2_1_cast_fu_3349_p1 <= std_logic_vector(resize(signed(p_Val2_6_2_1_fu_3343_p2),24));

    p_Val2_6_2_1_fu_3343_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_3327_p1) - unsigned(p_shl19_cast_fu_3339_p1));
        p_Val2_6_2_2_1_cast_fu_3465_p1 <= std_logic_vector(resize(signed(p_Val2_6_2_2_1_fu_3459_p2),24));

    p_Val2_6_2_2_1_fu_3459_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_3444_p1) - unsigned(p_shl23_cast_fu_3455_p1));
    p_Val2_7_fu_3480_p2 <= std_logic_vector(unsigned(tmp249_cast_fu_3477_p1) + unsigned(p_Val2_9_2_2_cast_fu_3433_p1));
    p_Val2_8_fu_3486_p4 <= p_Val2_7_fu_3480_p2(21 downto 14);
    p_Val2_9_0_0_2_cast_fu_2678_p1 <= std_logic_vector(resize(unsigned(grp_fu_3656_p4),26));
    p_Val2_9_0_2_cast_fu_2795_p1 <= std_logic_vector(resize(unsigned(p_Val2_9_0_2_fu_2789_p2),27));
    p_Val2_9_0_2_fu_2789_p2 <= std_logic_vector(unsigned(tmp237_cast_fu_2785_p1) + unsigned(tmp48_fu_2770_p2));
    p_Val2_9_1_0_2_cast_fu_2997_p1 <= std_logic_vector(resize(unsigned(grp_fu_3667_p4),26));
    p_Val2_9_1_2_cast_fu_3114_p1 <= std_logic_vector(resize(unsigned(p_Val2_9_1_2_fu_3108_p2),27));
    p_Val2_9_1_2_fu_3108_p2 <= std_logic_vector(unsigned(tmp242_cast_fu_3104_p1) + unsigned(tmp54_fu_3089_p2));
    p_Val2_9_2_0_2_cast_fu_3316_p1 <= std_logic_vector(resize(unsigned(grp_fu_3627_p4),26));
    p_Val2_9_2_2_cast_fu_3433_p1 <= std_logic_vector(resize(unsigned(p_Val2_9_2_2_fu_3427_p2),27));
    p_Val2_9_2_2_fu_3427_p2 <= std_logic_vector(unsigned(tmp247_cast_fu_3423_p1) + unsigned(tmp60_fu_3408_p2));
    p_Val2_9_fu_3516_p2 <= std_logic_vector(unsigned(p_Val2_8_fu_3486_p4) + unsigned(tmp_1_i_i2_fu_3504_p1));
    p_Val2_s_fu_3161_p2 <= std_logic_vector(unsigned(tmp244_cast_fu_3158_p1) + unsigned(p_Val2_9_1_2_cast_fu_3114_p1));
    p_assign_1_fu_1396_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) - unsigned(tmp_21_cast_fu_1309_p1));
    p_assign_2_1_fu_1508_p2 <= std_logic_vector(signed(tmp_172_1_reg_4121) - signed(p_p2_i_i_1_cast_fu_1504_p1));
    p_assign_2_fu_1419_p2 <= std_logic_vector(signed(tmp_17_reg_4116) - signed(tmp_63_fu_1410_p1));
    p_assign_4_2_1_fu_1044_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) - unsigned(tmp_18_cast_fu_891_p1));
    p_assign_4_2_2_fu_1193_p2 <= std_logic_vector(unsigned(ap_const_lv13_6) - unsigned(tmp_18_cast_fu_891_p1));
    p_dst_data_stream_0_V_din <= 
        p_Val2_2_fu_2878_p2 when (brmerge_i_i_not_i_i_fu_2920_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_Val2_5_fu_3197_p2 when (brmerge_i_i_not_i_i1_fu_3239_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_Val2_9_fu_3516_p2 when (brmerge_i_i_not_i_i2_fu_3558_p2(0) = '1') else 
        ap_const_lv8_FF;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond310_i_reg_4203_pp0_it1)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg316_i_cast_fu_811_p2 <= (tmp_fu_808_p1 xor ap_const_lv2_3);
    p_p2_i344_i_2_1_fu_1050_p3 <= 
        p_assign_4_2_1_fu_1044_p2 when (tmp_32_fu_1036_p3(0) = '1') else 
        y_1_2_fu_1013_p2;
    p_p2_i344_i_2_2_fu_1199_p3 <= 
        p_assign_4_2_2_fu_1193_p2 when (tmp_42_fu_1185_p3(0) = '1') else 
        y_1_2_1_fu_1154_p2;
        p_p2_i_i_1_cast_fu_1504_p1 <= std_logic_vector(resize(signed(p_p2_i_i_fu_1402_p3),14));

    p_p2_i_i_fu_1402_p3 <= 
        p_assign_1_fu_1396_p2 when (tmp_62_fu_1388_p3(0) = '1') else 
        ImagLoc_x_fu_1345_p2;
    p_shl10_cast_fu_3008_p1 <= std_logic_vector(resize(unsigned(p_shl10_fu_3000_p3),20));
    p_shl10_fu_3000_p3 <= (src_kernel_win_1_val_1_2_fu_306 & ap_const_lv11_0);
    p_shl11_cast_fu_3020_p1 <= std_logic_vector(resize(unsigned(p_shl11_fu_3012_p3),20));
    p_shl11_fu_3012_p3 <= (src_kernel_win_1_val_1_2_fu_306 & ap_const_lv2_0);
    p_shl12_cast_fu_3055_p1 <= std_logic_vector(resize(unsigned(p_shl12_fu_3047_p3),20));
    p_shl12_fu_3047_p3 <= (src_kernel_win_1_val_1_1_fu_302 & ap_const_lv11_0);
    p_shl13_cast_fu_3067_p1 <= std_logic_vector(resize(unsigned(p_shl13_fu_3059_p3),20));
    p_shl13_fu_3059_p3 <= (src_kernel_win_1_val_1_1_fu_302 & ap_const_lv2_0);
    p_shl14_cast_fu_3125_p1 <= std_logic_vector(resize(unsigned(p_shl14_fu_3118_p3),20));
    p_shl14_fu_3118_p3 <= (src_kernel_win_1_val_0_1_1_reg_4352 & ap_const_lv11_0);
    p_shl15_cast_fu_3136_p1 <= std_logic_vector(resize(unsigned(p_shl15_fu_3129_p3),20));
    p_shl15_fu_3129_p3 <= (src_kernel_win_1_val_0_1_1_reg_4352 & ap_const_lv2_0);
    p_shl16_cast_fu_3283_p1 <= std_logic_vector(resize(unsigned(p_shl16_fu_3276_p3),20));
    p_shl16_fu_3276_p3 <= (src_kernel_win_2_val_2_1_1_reg_4338 & ap_const_lv11_0);
    p_shl17_cast_fu_3294_p1 <= std_logic_vector(resize(unsigned(p_shl17_fu_3287_p3),20));
    p_shl17_fu_3287_p3 <= (src_kernel_win_2_val_2_1_1_reg_4338 & ap_const_lv2_0);
    p_shl18_cast_fu_3327_p1 <= std_logic_vector(resize(unsigned(p_shl18_fu_3319_p3),20));
    p_shl18_fu_3319_p3 <= (src_kernel_win_2_val_1_2_fu_286 & ap_const_lv11_0);
    p_shl19_cast_fu_3339_p1 <= std_logic_vector(resize(unsigned(p_shl19_fu_3331_p3),20));
    p_shl19_fu_3331_p3 <= (src_kernel_win_2_val_1_2_fu_286 & ap_const_lv2_0);
    p_shl1_cast_fu_2645_p1 <= std_logic_vector(resize(unsigned(p_shl1_fu_2638_p3),20));
    p_shl1_fu_2638_p3 <= (src_kernel_win_0_val_2_1_1_reg_4345 & ap_const_lv11_0);
    p_shl20_cast_fu_3374_p1 <= std_logic_vector(resize(unsigned(p_shl20_fu_3366_p3),20));
    p_shl20_fu_3366_p3 <= (src_kernel_win_2_val_1_1_fu_298 & ap_const_lv11_0);
    p_shl21_cast_fu_3386_p1 <= std_logic_vector(resize(unsigned(p_shl21_fu_3378_p3),20));
    p_shl21_fu_3378_p3 <= (src_kernel_win_2_val_1_1_fu_298 & ap_const_lv2_0);
    p_shl22_cast_fu_3444_p1 <= std_logic_vector(resize(unsigned(p_shl22_fu_3437_p3),20));
    p_shl22_fu_3437_p3 <= (src_kernel_win_2_val_0_1_1_reg_4378 & ap_const_lv11_0);
    p_shl23_cast_fu_3455_p1 <= std_logic_vector(resize(unsigned(p_shl23_fu_3448_p3),20));
    p_shl23_fu_3448_p3 <= (src_kernel_win_2_val_0_1_1_reg_4378 & ap_const_lv2_0);
    p_shl2_cast_fu_2656_p1 <= std_logic_vector(resize(unsigned(p_shl2_fu_2649_p3),20));
    p_shl2_fu_2649_p3 <= (src_kernel_win_0_val_2_1_1_reg_4345 & ap_const_lv2_0);
    p_shl3_cast_fu_2689_p1 <= std_logic_vector(resize(unsigned(p_shl3_fu_2681_p3),20));
    p_shl3_fu_2681_p3 <= (src_kernel_win_0_val_1_2_fu_270 & ap_const_lv11_0);
    p_shl4_cast_fu_2701_p1 <= std_logic_vector(resize(unsigned(p_shl4_fu_2693_p3),20));
    p_shl4_fu_2693_p3 <= (src_kernel_win_0_val_1_2_fu_270 & ap_const_lv2_0);
    p_shl5_cast_fu_2736_p1 <= std_logic_vector(resize(unsigned(p_shl5_fu_2728_p3),20));
    p_shl5_fu_2728_p3 <= (src_kernel_win_0_val_1_1_fu_266 & ap_const_lv11_0);
    p_shl6_cast_fu_2748_p1 <= std_logic_vector(resize(unsigned(p_shl6_fu_2740_p3),20));
    p_shl6_fu_2740_p3 <= (src_kernel_win_0_val_1_1_fu_266 & ap_const_lv2_0);
    p_shl7_cast_fu_2817_p1 <= std_logic_vector(resize(unsigned(p_shl7_fu_2810_p3),20));
    p_shl7_fu_2810_p3 <= (src_kernel_win_0_val_0_1_1_reg_4325 & ap_const_lv2_0);
    p_shl8_cast_fu_2964_p1 <= std_logic_vector(resize(unsigned(p_shl8_fu_2957_p3),20));
    p_shl8_fu_2957_p3 <= (src_kernel_win_1_val_2_1_1_reg_4371 & ap_const_lv11_0);
    p_shl9_cast_fu_2975_p1 <= std_logic_vector(resize(unsigned(p_shl9_fu_2968_p3),20));
    p_shl9_fu_2968_p3 <= (src_kernel_win_1_val_2_1_1_reg_4371 & ap_const_lv2_0);
    p_shl_cast_fu_2806_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_2799_p3),20));
    p_shl_fu_2799_p3 <= (src_kernel_win_0_val_0_1_1_reg_4325 & ap_const_lv11_0);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(brmerge3_reg_4190, tmp_15_reg_4194, ap_sig_cseq_ST_pp0_stg0_fsm_5, or_cond_i_i_reg_4214, ap_sig_bdd_179, ap_reg_ppiten_pp0_it1, ap_sig_bdd_195, ap_reg_ppiten_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_15_reg_4194)) and not((ap_const_lv1_0 = brmerge3_reg_4190)) and not((ap_const_lv1_0 = or_cond_i_i_reg_4214)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_179 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)) or (ap_sig_bdd_195 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_817_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(rows_cast_reg_3779));
    rev1_fu_1371_p2 <= (tmp_61_fu_1363_p3 xor ap_const_lv1_1);
    rev_fu_1168_p2 <= (tmp_41_fu_1160_p3 xor ap_const_lv1_1);
    rows_cast_fu_749_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1092_p2 <= (sel_tmp169_demorgan_fu_1087_p2 xor ap_const_lv1_1);
    sel_tmp11_fu_1098_p2 <= (tmp_206_2_1_fu_1058_p2 and sel_tmp10_fu_1092_p2);
    sel_tmp12_fu_1225_p2 <= (tmp_41_fu_1160_p3 or tmp_197_2_2_not_fu_1219_p2);
    sel_tmp13_fu_1231_p2 <= (tmp_201_2_reg_4131 and sel_tmp12_fu_1225_p2);
    sel_tmp14_fu_1241_p2 <= (sel_tmp178_demorgan_fu_1236_p2 xor ap_const_lv1_1);
    sel_tmp15_fu_1247_p2 <= (tmp_206_2_2_fu_1207_p2 and sel_tmp14_fu_1241_p2);
    sel_tmp169_demorgan_fu_1087_p2 <= (or_cond_i343_i_2_1_fu_1030_p2 or tmp_201_2_reg_4131);
    sel_tmp16_fu_1778_p2 <= "1" when (col_assign_fu_1759_p2 = ap_const_lv2_1) else "0";
    sel_tmp178_demorgan_fu_1236_p2 <= (or_cond_i343_i_2_2_fu_1179_p2 or tmp_201_2_reg_4131);
    sel_tmp17_fu_1792_p2 <= "1" when (col_assign_fu_1759_p2 = ap_const_lv2_0) else "0";
    sel_tmp18_fu_1513_p3 <= 
        ImagLoc_x_cast_fu_1359_p1 when (or_cond_i_i_fu_1382_p2(0) = '1') else 
        p_assign_2_1_fu_1508_p2;
    sel_tmp19_fu_1521_p3 <= 
        ap_const_lv14_0 when (sel_tmp2_fu_1444_p2(0) = '1') else 
        sel_tmp18_fu_1513_p3;
    sel_tmp1_fu_1438_p2 <= (tmp_61_fu_1363_p3 or tmp_19_not_fu_1432_p2);
    sel_tmp20_fu_2130_p2 <= "1" when (col_assign_4_1_0_t_fu_2126_p2 = ap_const_lv2_1) else "0";
    sel_tmp21_fu_2144_p2 <= "1" when (col_assign_4_1_0_t_fu_2126_p2 = ap_const_lv2_0) else "0";
    sel_tmp22_fu_2479_p2 <= "1" when (col_assign_4_2_0_t_fu_2475_p2 = ap_const_lv2_1) else "0";
    sel_tmp23_fu_2493_p2 <= "1" when (col_assign_4_2_0_t_fu_2475_p2 = ap_const_lv2_0) else "0";
    sel_tmp24_demorgan_fu_1457_p2 <= (or_cond_i_i_fu_1382_p2 or tmp_10_reg_4110);
    sel_tmp2_fu_1444_p2 <= (tmp_10_reg_4110 and sel_tmp1_fu_1438_p2);
    sel_tmp3_fu_1449_p3 <= 
        ap_const_lv10_0 when (sel_tmp2_fu_1444_p2(0) = '1') else 
        sel_tmp_fu_1424_p3;
    sel_tmp4_fu_1462_p2 <= (sel_tmp24_demorgan_fu_1457_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_1468_p2 <= (tmp_22_fu_1414_p2 and sel_tmp4_fu_1462_p2);
    sel_tmp6_fu_988_p2 <= (tmp_197_2_fu_966_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_994_p2 <= (tmp_201_2_reg_4131 and sel_tmp6_fu_988_p2);
    sel_tmp8_demorgan_fu_1070_p2 <= (tmp_196_2_1_fu_1019_p2 and tmp_197_2_1_fu_1025_p2);
    sel_tmp8_fu_1076_p2 <= (sel_tmp8_demorgan_fu_1070_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_1082_p2 <= (tmp_201_2_reg_4131 and sel_tmp8_fu_1076_p2);
    sel_tmp_fu_1424_p3 <= 
        tmp_60_fu_1355_p1 when (or_cond_i_i_fu_1382_p2(0) = '1') else 
        p_assign_2_fu_1419_p2;
    src_kernel_win_0_val_0_0_2_fu_1684_p1 <= col_buf_0_val_0_0_1_fu_338;
    src_kernel_win_0_val_0_0_2_fu_1684_p2 <= col_buf_0_val_0_0_6_fu_342;
    src_kernel_win_0_val_0_0_2_fu_1684_p3 <= col_buf_0_val_0_0_8_fu_346;
    src_kernel_win_0_val_0_0_2_fu_1684_p4 <= col_assign_3_0_t_fu_1680_p2;
    src_kernel_win_0_val_0_0_fu_1611_p1 <= k_buf_0_val_0_q0;
    src_kernel_win_0_val_0_0_fu_1611_p2 <= k_buf_0_val_1_q0;
    src_kernel_win_0_val_0_0_fu_1611_p3 <= k_buf_0_val_2_q0;
    src_kernel_win_0_val_0_0_fu_1611_p4 <= locy_2_0_t_reg_4169;
    src_kernel_win_0_val_1_0_2_fu_1696_p1 <= col_buf_0_val_1_0_4_fu_326;
    src_kernel_win_0_val_1_0_2_fu_1696_p2 <= col_buf_0_val_1_0_6_fu_330;
    src_kernel_win_0_val_1_0_2_fu_1696_p3 <= col_buf_0_val_1_0_7_fu_334;
    src_kernel_win_0_val_1_0_2_fu_1696_p4 <= col_assign_3_0_t_fu_1680_p2;
    src_kernel_win_0_val_1_0_fu_1622_p1 <= k_buf_0_val_0_q0;
    src_kernel_win_0_val_1_0_fu_1622_p2 <= k_buf_0_val_1_q0;
    src_kernel_win_0_val_1_0_fu_1622_p3 <= k_buf_0_val_2_q0;
    src_kernel_win_0_val_1_0_fu_1622_p4 <= locy_2_1_t_reg_4176;
    src_kernel_win_0_val_2_0_1_fu_1633_p1 <= k_buf_0_val_0_q0;
    src_kernel_win_0_val_2_0_1_fu_1633_p2 <= k_buf_0_val_1_q0;
    src_kernel_win_0_val_2_0_1_fu_1633_p3 <= k_buf_0_val_2_q0;
    src_kernel_win_0_val_2_0_1_fu_1633_p4 <= locy_2_2_t_reg_4183;
    src_kernel_win_0_val_2_0_2_fu_1717_p1 <= right_border_buf_0_val_0_0_fu_206;
    src_kernel_win_0_val_2_0_2_fu_1717_p2 <= right_border_buf_0_val_0_1_fu_210;
    src_kernel_win_0_val_2_0_2_fu_1717_p3 <= right_border_buf_0_val_0_2_fu_214;
    src_kernel_win_0_val_2_0_2_fu_1717_p4 <= col_assign_3_0_t_fu_1680_p2;
    src_kernel_win_1_val_0_0_1_fu_2007_p1 <= col_buf_1_val_0_0_1_fu_362;
    src_kernel_win_1_val_0_0_1_fu_2007_p2 <= col_buf_1_val_0_0_6_fu_366;
    src_kernel_win_1_val_0_0_1_fu_2007_p3 <= col_buf_1_val_0_0_8_fu_370;
    src_kernel_win_1_val_0_0_1_fu_2007_p4 <= col_assign_3_1_t1_fu_2002_p2;
    src_kernel_win_1_val_0_0_fu_1923_p1 <= k_buf_1_val_0_q0;
    src_kernel_win_1_val_0_0_fu_1923_p2 <= k_buf_1_val_1_q0;
    src_kernel_win_1_val_0_0_fu_1923_p3 <= k_buf_1_val_2_q0;
    src_kernel_win_1_val_0_0_fu_1923_p4 <= locy_2_0_t_reg_4169;
    src_kernel_win_1_val_1_0_2_fu_1934_p1 <= k_buf_1_val_0_q0;
    src_kernel_win_1_val_1_0_2_fu_1934_p2 <= k_buf_1_val_1_q0;
    src_kernel_win_1_val_1_0_2_fu_1934_p3 <= k_buf_1_val_2_q0;
    src_kernel_win_1_val_1_0_2_fu_1934_p4 <= locy_2_1_t_reg_4176;
    src_kernel_win_1_val_1_0_fu_2039_p3 <= 
        ap_const_lv8_0 when (tmp_70_fu_1992_p3(0) = '1') else 
        tmp_50_fu_2019_p5;
    src_kernel_win_1_val_2_0_1_fu_1945_p1 <= k_buf_1_val_0_q0;
    src_kernel_win_1_val_2_0_1_fu_1945_p2 <= k_buf_1_val_1_q0;
    src_kernel_win_1_val_2_0_1_fu_1945_p3 <= k_buf_1_val_2_q0;
    src_kernel_win_1_val_2_0_1_fu_1945_p4 <= locy_2_2_t_reg_4183;
    src_kernel_win_2_val_0_0_1_fu_2356_p1 <= col_buf_2_val_0_0_1_fu_386;
    src_kernel_win_2_val_0_0_1_fu_2356_p2 <= col_buf_2_val_0_0_6_fu_390;
    src_kernel_win_2_val_0_0_1_fu_2356_p3 <= col_buf_2_val_0_0_8_fu_394;
    src_kernel_win_2_val_0_0_1_fu_2356_p4 <= col_assign_3_2_t1_fu_2351_p2;
    src_kernel_win_2_val_0_0_fu_2272_p1 <= k_buf_2_val_0_q0;
    src_kernel_win_2_val_0_0_fu_2272_p2 <= k_buf_2_val_1_q0;
    src_kernel_win_2_val_0_0_fu_2272_p3 <= k_buf_2_val_2_q0;
    src_kernel_win_2_val_0_0_fu_2272_p4 <= locy_2_0_t_reg_4169;
    src_kernel_win_2_val_1_0_2_fu_2283_p1 <= k_buf_2_val_0_q0;
    src_kernel_win_2_val_1_0_2_fu_2283_p2 <= k_buf_2_val_1_q0;
    src_kernel_win_2_val_1_0_2_fu_2283_p3 <= k_buf_2_val_2_q0;
    src_kernel_win_2_val_1_0_2_fu_2283_p4 <= locy_2_1_t_reg_4176;
    src_kernel_win_2_val_1_0_fu_2388_p3 <= 
        ap_const_lv8_0 when (tmp_77_fu_2341_p3(0) = '1') else 
        tmp_55_fu_2368_p5;
    src_kernel_win_2_val_2_0_1_fu_2294_p1 <= k_buf_2_val_0_q0;
    src_kernel_win_2_val_2_0_1_fu_2294_p2 <= k_buf_2_val_1_q0;
    src_kernel_win_2_val_2_0_1_fu_2294_p3 <= k_buf_2_val_2_q0;
    src_kernel_win_2_val_2_0_1_fu_2294_p4 <= locy_2_2_t_reg_4183;
    src_kernel_win_val_1_0_0_7_fu_2031_p3 <= 
        ap_const_lv8_0 when (tmp_70_fu_1992_p3(0) = '1') else 
        src_kernel_win_1_val_0_0_1_fu_2007_p5;
    src_kernel_win_val_2_0_0_7_fu_2380_p3 <= 
        ap_const_lv8_0 when (tmp_77_fu_2341_p3(0) = '1') else 
        src_kernel_win_2_val_0_0_1_fu_2356_p5;
    tmp237_cast_fu_2785_p1 <= std_logic_vector(resize(unsigned(tmp50_fu_2779_p2),26));
    tmp238_cast_fu_2776_p1 <= std_logic_vector(resize(unsigned(grp_fu_3687_p3),25));
    tmp239_cast_fu_2839_p1 <= std_logic_vector(resize(unsigned(grp_fu_3609_p3),27));
    tmp242_cast_fu_3104_p1 <= std_logic_vector(resize(unsigned(tmp56_fu_3098_p2),26));
    tmp243_cast_fu_3095_p1 <= std_logic_vector(resize(unsigned(grp_fu_3647_p3),25));
    tmp244_cast_fu_3158_p1 <= std_logic_vector(resize(unsigned(grp_fu_3638_p3),27));
    tmp247_cast_fu_3423_p1 <= std_logic_vector(resize(unsigned(tmp62_fu_3417_p2),26));
    tmp248_cast_fu_3414_p1 <= std_logic_vector(resize(unsigned(grp_fu_3618_p3),25));
    tmp249_cast_fu_3477_p1 <= std_logic_vector(resize(unsigned(grp_fu_3678_p3),27));
    tmp48_fu_2770_p2 <= std_logic_vector(unsigned(p_Val2_9_0_0_2_cast_fu_2678_p1) + unsigned(tmp_252_0_1_cast_fu_2715_p1));
    tmp50_fu_2779_p2 <= std_logic_vector(unsigned(tmp238_cast_fu_2776_p1) + unsigned(tmp_252_0_1_2_cast_cast_fu_2762_p1));
    tmp54_fu_3089_p2 <= std_logic_vector(unsigned(p_Val2_9_1_0_2_cast_fu_2997_p1) + unsigned(tmp_252_1_1_cast_fu_3034_p1));
    tmp56_fu_3098_p2 <= std_logic_vector(unsigned(tmp243_cast_fu_3095_p1) + unsigned(tmp_252_1_1_2_cast_cast_fu_3081_p1));
    tmp60_fu_3408_p2 <= std_logic_vector(unsigned(p_Val2_9_2_0_2_cast_fu_3316_p1) + unsigned(tmp_252_2_1_cast_fu_3353_p1));
    tmp62_fu_3417_p2 <= std_logic_vector(unsigned(tmp248_cast_fu_3414_p1) + unsigned(tmp_252_2_1_2_cast_cast_fu_3400_p1));
    tmp_10_fu_822_p2 <= "1" when (p_src_cols_V_read = ap_const_lv12_1) else "0";
    tmp_11_fu_827_p1 <= p_src_cols_V_read(9 - 1 downto 0);
    tmp_12_fu_895_p2 <= "1" when (unsigned(tmp_18_cast_fu_891_p1) < unsigned(heightloop_reg_4076)) else "0";
    tmp_14_fu_906_p2 <= "1" when (unsigned(p_016_0_i_reg_673) > unsigned(ap_const_lv12_4)) else "0";
    tmp_15_fu_1313_p2 <= "1" when (unsigned(tmp_21_cast_fu_1309_p1) < unsigned(widthloop_reg_4081)) else "0";
    tmp_171_1_cast_fu_851_p1 <= std_logic_vector(resize(unsigned(tmp_171_1_fu_844_p3),14));
    tmp_171_1_fu_844_p3 <= (p_src_cols_V_read & ap_const_lv1_0);
    tmp_171_cast_fu_830_p3 <= (tmp_11_fu_827_p1 & ap_const_lv1_0);
    tmp_172_1_fu_855_p2 <= std_logic_vector(signed(ap_const_lv14_3FFE) + signed(tmp_171_1_cast_fu_851_p1));
    tmp_17_fu_838_p2 <= std_logic_vector(signed(ap_const_lv10_3FE) + signed(tmp_171_cast_fu_830_p3));
    tmp_188_2_fu_940_p2 <= "1" when (signed(ImagLoc_y_fu_912_p2) < signed(ref_reg_4105)) else "0";
    tmp_18_cast_fu_891_p1 <= std_logic_vector(resize(unsigned(p_016_0_i_reg_673),13));
    tmp_18_fu_861_p1 <= ref_fu_817_p2(2 - 1 downto 0);
        tmp_190_1_fu_1537_p1 <= std_logic_vector(resize(signed(x_1_fu_1529_p3),64));

    tmp_195_1_fu_1553_p2 <= "1" when (signed(ImagLoc_x_fu_1345_p2) < signed(tmp_5_reg_4086)) else "0";
    tmp_195_2_fu_1569_p2 <= "1" when (signed(ImagLoc_x_fu_1345_p2) < signed(tmp_5_reg_4086)) else "0";
    tmp_196_2_1_fu_1019_p2 <= "1" when (signed(ImagLoc_y_fu_912_p2) > signed(ap_const_lv13_0)) else "0";
    tmp_197_2_1_fu_1025_p2 <= "1" when (signed(y_1_2_fu_1013_p2) < signed(rows_cast_reg_3779)) else "0";
    tmp_197_2_2_fu_1174_p2 <= "1" when (signed(y_1_2_1_fu_1154_p2) < signed(rows_cast_reg_3779)) else "0";
    tmp_197_2_2_not_fu_1219_p2 <= (tmp_197_2_2_fu_1174_p2 xor ap_const_lv1_1);
    tmp_197_2_fu_966_p2 <= "1" when (signed(ImagLoc_y_fu_912_p2) < signed(rows_cast_reg_3779)) else "0";
    tmp_19_fu_1377_p2 <= "1" when (signed(ImagLoc_x_fu_1345_p2) < signed(cols_cast_reg_3790)) else "0";
    tmp_19_not_fu_1432_p2 <= (tmp_19_fu_1377_p2 xor ap_const_lv1_1);
    tmp_1_fu_775_p2 <= "1" when (tmp_9_reg_651 = ap_const_lv2_2) else "0";
    tmp_1_i_i1_fu_3185_p1 <= std_logic_vector(resize(unsigned(tmp_73_fu_3177_p3),8));
    tmp_1_i_i2_fu_3504_p1 <= std_logic_vector(resize(unsigned(tmp_80_fu_3496_p3),8));
    tmp_1_i_i_fu_2866_p1 <= std_logic_vector(resize(unsigned(tmp_66_fu_2858_p3),8));
    tmp_201_2_fu_865_p2 <= "1" when (p_src_rows_V_read = ap_const_lv12_1) else "0";
    tmp_206_2_1_fu_1058_p2 <= "1" when (signed(p_p2_i344_i_2_1_fu_1050_p3) < signed(rows_cast_reg_3779)) else "0";
    tmp_206_2_2_fu_1207_p2 <= "1" when (signed(p_p2_i344_i_2_2_fu_1199_p3) < signed(rows_cast_reg_3779)) else "0";
    tmp_208_2_cast_fu_877_p1 <= std_logic_vector(resize(unsigned(tmp_208_2_fu_870_p3),14));
    tmp_208_2_fu_870_p3 <= (p_src_rows_V_read & ap_const_lv1_0);
    tmp_209_2_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv14_2) + unsigned(tmp_208_2_cast_fu_877_p1));
    tmp_20_fu_887_p1 <= tmp_209_2_fu_881_p2(2 - 1 downto 0);
    tmp_21_cast_fu_1309_p1 <= std_logic_vector(resize(unsigned(p_029_0_i_reg_684),13));
    tmp_21_fu_918_p2 <= "1" when (signed(ImagLoc_y_fu_912_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_22_fu_1414_p2 <= "1" when (signed(p_p2_i_i_fu_1402_p3) < signed(cols_cast_reg_3790)) else "0";
    tmp_230_1_fu_2118_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1915_p1),64));
    tmp_230_2_fu_2467_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1915_p1),64));
    tmp_23_fu_924_p4 <= ImagLoc_y_fu_912_p2(12 downto 1);
    tmp_252_0_1_2_cast_cast_fu_2762_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_0_1_2_cast_fu_2758_p1),25));
    tmp_252_0_1_cast_fu_2715_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_0_1_cast_fu_2711_p1),26));
    tmp_252_1_1_2_cast_cast_fu_3081_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_1_1_2_cast_fu_3077_p1),25));
    tmp_252_1_1_cast_fu_3034_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_1_1_cast_fu_3030_p1),26));
    tmp_252_2_1_2_cast_cast_fu_3400_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_2_1_2_cast_fu_3396_p1),25));
    tmp_252_2_1_cast_fu_3353_p1 <= std_logic_vector(resize(unsigned(p_Val2_6_2_1_cast_fu_3349_p1),26));
    tmp_25_fu_959_p3 <= 
        ap_const_lv2_2 when (tmp_188_2_fu_940_p2(0) = '1') else 
        tmp_18_reg_4126;
    tmp_26_fu_971_p1 <= ImagLoc_y_fu_912_p2(2 - 1 downto 0);
    tmp_27_fu_975_p2 <= std_logic_vector(unsigned(tmp_20_reg_4146) - unsigned(tmp_26_fu_971_p1));
    tmp_28_fu_1499_p2 <= "1" when (signed(ImagLoc_x_fu_1345_p2) < signed(tmp_5_reg_4086)) else "0";
    tmp_29_fu_1482_p1 <= std_logic_vector(resize(unsigned(x_fu_1474_p3),64));
    tmp_30_fu_980_p3 <= 
        tmp_26_fu_971_p1 when (tmp_197_2_fu_966_p2(0) = '1') else 
        tmp_27_fu_975_p2;
    tmp_31_fu_999_p3 <= 
        ap_const_lv2_0 when (sel_tmp7_fu_994_p2(0) = '1') else 
        tmp_30_fu_980_p3;
    tmp_32_fu_1036_p3 <= y_1_2_fu_1013_p2(12 downto 12);
    tmp_33_fu_1063_p1 <= tmp_209_2_reg_4140(2 - 1 downto 0);
    tmp_34_fu_1066_p1 <= p_p2_i344_i_2_1_fu_1050_p3(2 - 1 downto 0);
    tmp_35_fu_1110_p1 <= p_p2_i344_i_2_1_fu_1050_p3(2 - 1 downto 0);
    tmp_36_fu_1114_p3 <= 
        tmp_35_fu_1110_p1 when (sel_tmp11_fu_1098_p2(0) = '1') else 
        ap_const_lv2_0;
    tmp_37_fu_1122_p1 <= y_1_2_fu_1013_p2(2 - 1 downto 0);
    tmp_38_fu_1126_p2 <= std_logic_vector(unsigned(tmp_33_fu_1063_p1) - unsigned(tmp_34_fu_1066_p1));
    tmp_39_fu_1132_p3 <= 
        tmp_37_fu_1122_p1 when (or_cond_i343_i_2_1_fu_1030_p2(0) = '1') else 
        tmp_38_fu_1126_p2;
    tmp_3_fu_781_p2 <= std_logic_vector(unsigned(tmp_2_reg_662) + unsigned(ap_const_lv2_1));
    tmp_40_fu_1140_p3 <= 
        tmp_36_fu_1114_p3 when (or_cond4_fu_1104_p2(0) = '1') else 
        tmp_39_fu_1132_p3;
    tmp_41_fu_1160_p3 <= y_1_2_1_fu_1154_p2(12 downto 12);
    tmp_42_fu_1185_p3 <= y_1_2_1_fu_1154_p2(12 downto 12);
    tmp_43_fu_1263_p3 <= 
        tmp_49_fu_1259_p1 when (sel_tmp15_fu_1247_p2(0) = '1') else 
        ap_const_lv2_0;
    tmp_44_fu_1212_p1 <= tmp_209_2_reg_4140(2 - 1 downto 0);
    tmp_45_fu_1215_p1 <= p_p2_i344_i_2_2_fu_1199_p3(2 - 1 downto 0);
    tmp_46_fu_1281_p3 <= 
        tmp_52_fu_1271_p1 when (or_cond_i343_i_2_2_fu_1179_p2(0) = '1') else 
        tmp_54_fu_1275_p2;
    tmp_47_fu_1289_p3 <= 
        tmp_43_fu_1263_p3 when (or_cond5_fu_1253_p2(0) = '1') else 
        tmp_46_fu_1281_p3;
    tmp_48_fu_2904_p4 <= p_Val2_3_fu_2842_p2(26 downto 22);
    tmp_49_fu_1259_p1 <= p_p2_i344_i_2_2_fu_1199_p3(2 - 1 downto 0);
    tmp_4_fu_787_p2 <= "1" when (tmp_2_reg_662 = ap_const_lv2_2) else "0";
    tmp_50_fu_2019_p1 <= col_buf_1_val_1_0_4_fu_350;
    tmp_50_fu_2019_p2 <= col_buf_1_val_1_0_6_fu_354;
    tmp_50_fu_2019_p3 <= col_buf_1_val_1_0_7_fu_358;
    tmp_50_fu_2019_p4 <= col_assign_3_1_t1_fu_2002_p2;
    tmp_51_fu_2066_p1 <= right_border_buf_1_val_0_0_fu_218;
    tmp_51_fu_2066_p2 <= right_border_buf_1_val_0_1_fu_222;
    tmp_51_fu_2066_p3 <= right_border_buf_1_val_0_2_fu_226;
    tmp_51_fu_2066_p4 <= col_assign_3_1_t1_fu_2002_p2;
    tmp_52_fu_1271_p1 <= y_1_2_1_fu_1154_p2(2 - 1 downto 0);
    tmp_53_fu_3223_p4 <= p_Val2_s_fu_3161_p2(26 downto 22);
    tmp_54_fu_1275_p2 <= std_logic_vector(unsigned(tmp_44_fu_1212_p1) - unsigned(tmp_45_fu_1215_p1));
    tmp_55_fu_2368_p1 <= col_buf_2_val_1_0_4_fu_374;
    tmp_55_fu_2368_p2 <= col_buf_2_val_1_0_6_fu_378;
    tmp_55_fu_2368_p3 <= col_buf_2_val_1_0_7_fu_382;
    tmp_55_fu_2368_p4 <= col_assign_3_2_t1_fu_2351_p2;
    tmp_56_fu_2415_p1 <= right_border_buf_2_val_0_0_fu_230;
    tmp_56_fu_2415_p2 <= right_border_buf_2_val_0_1_fu_234;
    tmp_56_fu_2415_p3 <= right_border_buf_2_val_0_2_fu_238;
    tmp_56_fu_2415_p4 <= col_assign_3_2_t1_fu_2351_p2;
    tmp_57_fu_3542_p4 <= p_Val2_7_fu_3480_p2(26 downto 22);
    tmp_58_fu_1324_p4 <= p_029_0_i_reg_684(11 downto 1);
    tmp_59_fu_1351_p1 <= ImagLoc_x_fu_1345_p2(2 - 1 downto 0);
    tmp_5_fu_803_p2 <= std_logic_vector(signed(ap_const_lv13_1FFD) + signed(cols_cast_reg_3790));
    tmp_60_fu_1355_p1 <= ImagLoc_x_fu_1345_p2(10 - 1 downto 0);
    tmp_61_fu_1363_p3 <= ImagLoc_x_fu_1345_p2(12 downto 12);
    tmp_62_fu_1388_p3 <= ImagLoc_x_fu_1345_p2(12 downto 12);
    tmp_63_fu_1410_p1 <= p_p2_i_i_fu_1402_p3(10 - 1 downto 0);
    tmp_64_fu_1495_p1 <= x_fu_1474_p3(2 - 1 downto 0);
    tmp_66_fu_2858_p3 <= p_Val2_3_fu_2842_p2(13 downto 13);
    tmp_67_fu_2870_p3 <= p_Val2_3_fu_2842_p2(21 downto 21);
    tmp_68_fu_2884_p3 <= p_Val2_2_fu_2878_p2(7 downto 7);
    tmp_70_fu_1992_p3 <= x_1_reg_4262(13 downto 13);
    tmp_71_fu_1999_p1 <= x_1_reg_4262(2 - 1 downto 0);
    tmp_73_fu_3177_p3 <= p_Val2_s_fu_3161_p2(13 downto 13);
    tmp_74_fu_3189_p3 <= p_Val2_s_fu_3161_p2(21 downto 21);
    tmp_75_fu_3203_p3 <= p_Val2_5_fu_3197_p2(7 downto 7);
    tmp_77_fu_2341_p3 <= x_1_reg_4262(13 downto 13);
    tmp_78_fu_2348_p1 <= x_1_reg_4262(2 - 1 downto 0);
    tmp_7_fu_757_p2 <= std_logic_vector(unsigned(tmp_6_reg_640) + unsigned(ap_const_lv2_1));
    tmp_80_fu_3496_p3 <= p_Val2_7_fu_3480_p2(13 downto 13);
    tmp_81_fu_3508_p3 <= p_Val2_7_fu_3480_p2(21 downto 21);
    tmp_82_fu_3522_p3 <= p_Val2_9_fu_3516_p2(7 downto 7);
    tmp_8_fu_763_p2 <= "1" when (tmp_6_reg_640 = ap_const_lv2_2) else "0";
    tmp_fu_808_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_s_fu_769_p2 <= std_logic_vector(unsigned(tmp_9_reg_651) + unsigned(ap_const_lv2_1));
    widthloop_fu_798_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(cols_cast_reg_3790));
        x_1_cast_fu_1915_p1 <= std_logic_vector(resize(signed(x_1_reg_4262),32));

    x_1_fu_1529_p3 <= 
        p_p2_i_i_1_cast_fu_1504_p1 when (sel_tmp5_fu_1468_p2(0) = '1') else 
        sel_tmp19_fu_1521_p3;
    x_fu_1474_p3 <= 
        tmp_63_fu_1410_p1 when (sel_tmp5_fu_1468_p2(0) = '1') else 
        sel_tmp3_fu_1449_p3;
    y_1_2_1_fu_1154_p2 <= std_logic_vector(signed(ap_const_lv13_1FFA) + signed(tmp_18_cast_fu_891_p1));
    y_1_2_fu_1013_p2 <= std_logic_vector(signed(ap_const_lv13_1FFB) + signed(tmp_18_cast_fu_891_p1));
end behav;
