
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946466" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the way you can  use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format." />
<meta name="DocTitle" content="Verilog In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946466" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In for Virtuoso Design Environment User Guide and Reference -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="verinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-89208"></a><a href="preface.html#pgfId-982743">Preface</a></h2>
<p> <a id="pgfId-89210"></a><a href="preface.html#pgfId-982892">Scope</a></p>
<p> <a id="pgfId-89212"></a><a href="preface.html#pgfId-982748">Licensing Requirements</a></p>
<p> <a id="pgfId-89214"></a><a href="preface.html#pgfId-983047">Related Documentation</a></p>
<dd> <a id="pgfId-89216"></a><a href="preface.html#pgfId-983048">What&#8217;s New and KPNS</a></dd>
<dd> <a id="pgfId-89218"></a><a href="preface.html#pgfId-983053">Installation, Environment, and Infrastructure</a></dd>
<dd> <a id="pgfId-89220"></a><a href="preface.html#pgfId-983062">Technology Information</a></dd>
<dd> <a id="pgfId-89222"></a><a href="preface.html#pgfId-983501">Virtuoso Tools</a></dd>
<p> <a id="pgfId-89224"></a><a href="preface.html#pgfId-983088">Additional Learning Resources</a></p>
<dd> <a id="pgfId-89226"></a><a href="preface.html#pgfId-983089">Video Library</a></dd>
<dd> <a id="pgfId-89228"></a><a href="preface.html#pgfId-983094">Virtuoso Videos Book</a></dd>
<dd> <a id="pgfId-89230"></a><a href="preface.html#pgfId-983097">Rapid Adoption Kits</a></dd>
<dd> <a id="pgfId-89232"></a><a href="preface.html#pgfId-983106">Help and Support Facilities</a></dd>
<p> <a id="pgfId-89234"></a><a href="preface.html#pgfId-983116">Customer Support</a></p>
<p> <a id="pgfId-89236"></a><a href="preface.html#pgfId-983125">Feedback about Documentation</a></p>
<p> <a id="pgfId-89238"></a><a href="preface.html#pgfId-983136">Typographic and Syntax Conventions</a></p>
<h2> <a href="chap1.html#pgfId-1014259">1</a></h2>
<h2> <a id="pgfId-89242"></a><a href="chap1.html#pgfId-1014261">Verilog In</a></h2>
<p> <a id="pgfId-89244"></a><a href="chap1.html#pgfId-1014281">Introduction</a></p>
<p> <a id="pgfId-89246"></a><a href="chap1.html#pgfId-1014439">Using Verilog In</a></p>
<dd> <a id="pgfId-89248"></a><a href="chap1.html#pgfId-1014442">Prerequisites</a></dd>
<dd> <a id="pgfId-89250"></a><a href="chap1.html#pgfId-1014452">Memory Requirements</a></dd>
<dd> <a id="pgfId-89252"></a><a href="chap1.html#pgfId-1036184">Starting Verilog In</a></dd>
<dd> <a id="pgfId-89254"></a><a href="chap1.html#pgfId-1034482">Importing Data with Verilog In</a></dd>
<p> <a id="pgfId-89256"></a><a href="chap1.html#pgfId-1044605">Understanding the Verilog In Graphical User Interface</a></p>
<dd> <a id="pgfId-89258"></a><a href="chap1.html#pgfId-1046881">Verilog In Buttons</a></dd>
<dd> <a id="pgfId-89260"></a><a href="chap1.html#pgfId-1048896">Import Options Tab</a></dd>
<dd> <a id="pgfId-89262"></a><a href="chap1.html#pgfId-1029272">Global Net Options Tab</a></dd>
<dd> <a id="pgfId-89264"></a><a href="chap1.html#pgfId-1028485">Schematic Generation Options Tab</a></dd>
<p> <a id="pgfId-89266"></a><a href="chap1.html#pgfId-1015037">How Verilog In Imports Data</a></p>
<dd> <a id="pgfId-89268"></a><a href="chap1.html#pgfId-1015046">Types of Modules</a></dd>
<dd> <a id="pgfId-89270"></a><a href="chap1.html#pgfId-1015094">Guidelines for Modifying Your Design</a></dd>
<dd> <a id="pgfId-89272"></a><a href="chap1.html#pgfId-1015120">Guidelines for Creating and Editing Symbols</a></dd>
<dd> <a id="pgfId-89274"></a><a href="chap1.html#pgfId-1015305">How Verilog In Imports Modules</a></dd>
<dd> <a id="pgfId-89276"></a><a href="chap1.html#pgfId-1021467">Using Reference Libraries to Import Incomplete Designs</a></dd>
<dd> <a id="pgfId-89278"></a><a href="chap1.html#pgfId-1021559">Escaped Name Mapping</a></dd>
<dd> <a id="pgfId-89280"></a><a href="chap1.html#pgfId-1026683">How Verilog In handles parameters and defparams</a></dd>
<dd> <a id="pgfId-89282"></a><a href="chap1.html#pgfId-1015327">Data that is not Imported</a></dd>
<dd> <a id="pgfId-89284"></a><a href="chap1.html#pgfId-1015341">Problems that Might Occur</a></dd>
<p> <a id="pgfId-89286"></a><a href="chap1.html#pgfId-1015347">Verilog In Output Files</a></p>
<dd> <a id="pgfId-89288"></a><a href="chap1.html#pgfId-1015354">The verilogIn.log File</a></dd>
<dd> <a id="pgfId-89290"></a><a href="chap1.html#pgfId-1015373">The verilogIn.map.table File</a></dd>
<h2> <a href="chap2.html#pgfId-1014259">2</a></h2>
<h2> <a id="pgfId-89294"></a><a href="chap2.html#pgfId-1014261">Verilog In Standalone Mode</a></h2>
<p> <a id="pgfId-89296"></a><a href="chap2.html#pgfId-1014273">Introduction </a></p>
<p> <a id="pgfId-89298"></a><a href="chap2.html#pgfId-1014277">Specifying Internal Options and Parameters</a></p>
<dd> <a id="pgfId-89300"></a><a href="chap2.html#pgfId-1014279">Starting in Standalone Mode</a></dd>
<dd> <a id="pgfId-89302"></a><a href="chap2.html#pgfId-1014291">The ihdl_files File</a></dd>
<dd> <a id="pgfId-89304"></a><a href="chap2.html#pgfId-1014297">Verilog In Options</a></dd>
<dd> <a id="pgfId-89306"></a><a href="chap2.html#pgfId-1020024">The ihdl_parameter File</a></dd>
<dd> <a id="pgfId-89308"></a><a href="chap2.html#pgfId-1023195">Parameters</a></dd>
<h2> <a href="chap3.html#pgfId-1023400">3</a></h2>
<h2> <a id="pgfId-89312"></a><a href="chap3.html#pgfId-1030001">Verilog 2001 Support</a></h2>
<p> <a id="pgfId-89314"></a><a href="chap3.html#pgfId-1030043">Use Model</a></p>
<p> <a id="pgfId-89316"></a><a href="chap3.html#pgfId-1025064">Verilog 2001 Constructs</a></p>
<dd> <a id="pgfId-89318"></a><a href="chap3.html#pgfId-1025121">Signed Arithmetic</a></dd>
<dd> <a id="pgfId-89320"></a><a href="chap3.html#pgfId-1026328">Sized and Typed Parameters and Local Parameters</a></dd>
<dd> <a id="pgfId-89322"></a><a href="chap3.html#pgfId-1026042">Attributes</a></dd>
<dd> <a id="pgfId-89324"></a><a href="chap3.html#pgfId-1026781">Inherited Connections</a></dd>
<dd> <a id="pgfId-89326"></a><a href="chap3.html#pgfId-1029883">Named Parameter Assignment</a></dd>
<dd> <a id="pgfId-89328"></a><a href="chap3.html#pgfId-1025123">ANSI-C Style Port Declarations</a></dd>
<dd> <a id="pgfId-89330"></a><a href="chap3.html#pgfId-1025124">Combined Port and Type Declaration</a></dd>
<dd> <a id="pgfId-89332"></a><a href="chap3.html#pgfId-1025125">Indexed Part Selects</a></dd>
<dd> <a id="pgfId-89334"></a><a href="chap3.html#pgfId-1029347">Power Operator and Arithmetic Shift Operator</a></dd>
<h2> <a href="appA.html#pgfId-1014259">A</a></h2>
<h2> <a id="pgfId-89338"></a><a href="appA.html#pgfId-1014261">Pre-Compiled Libraries</a></h2>
<p> <a id="pgfId-89340"></a><a href="appA.html#pgfId-1014292">Introduction</a></p>
<dd> <a id="pgfId-89342"></a><a href="appA.html#pgfId-1017389">Another instance where Pre-Compiled Libraries can be used effectively</a></dd>
<p> <a id="pgfId-89344"></a><a href="appA.html#pgfId-1014335">Creating Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-89346"></a><a href="appA.html#pgfId-1014349">Using Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-89348"></a><a href="appA.html#pgfId-1014356">Guidelines for Using Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-89350"></a><a href="appA.html#pgfId-1014362">Limitations</a></p>
<p> <a id="pgfId-89352"></a><a href="appA.html#pgfId-1014367">Speeding up the Execution Process</a></p>
<dd> <a id="pgfId-89354"></a><a href="appA.html#pgfId-1014371">Speedup in Case of Netlist View Creation</a></dd>
<dd> <a id="pgfId-89356"></a><a href="appA.html#pgfId-1014373">Speedup in Case of Schematic View Creation</a></dd>
<p> <a id="pgfId-89358"></a><a href="appA.html#pgfId-1014376">Speedup Results</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>