GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v'("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":2)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CLINT.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\buttonModule.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\seven_segment.v'
WARN  (EX2478) : Non-net output port 'Dp' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\seven_segment.v":63)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\sync_rs232_uart_v1.2.v'
WARN  (EX2478) : Non-net output port 'rx_rdy' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\sync_rs232_uart_v1.2.v":23)
WARN  (EX2478) : Non-net output port 'tx_busy' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\sync_rs232_uart_v1.2.v":29)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uart.v'
WARN  (EX2478) : Non-net output port 'byteReady' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uart.v":10)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uartController.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v'
WARN  (EX2478) : Non-net output port 'flashClk' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":12)
WARN  (EX2478) : Non-net output port 'flashMosi' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":13)
WARN  (EX2478) : Non-net output port 'flashCs' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":14)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":17)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":25)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":2)
WARN  (EX3705) : Macro 'NOP' is redefined("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":11)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\CPU\constants.vh'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":2)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":2)
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":3)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\ramMemory.v'
Undeclared symbol 'calib1', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ramMemory.v":74)
Undeclared symbol 'calib0', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ramMemory.v":85)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v'
Undeclared symbol 'dina', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":56)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\fifo_hs\fifo_hs.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\fifo_sc_video.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\fifo_sc_videoAddress.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll\gowin_rpll_ram.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_100mhz\gowin_rpll_100_mhz.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_100mhz\gowin_rpll_100mhz.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_800vga\gowin_rpll_800vga.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_fast_sdram\gowin_rpll_fast_sdram.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_ppu\gowin_rpll_ppu.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_sdram_slow\gowin_rpll_sdram_slow.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\ip\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\ip\sdram_controller_hs\sdram_controller_hs.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v'
WARN  (EX2478) : Non-net output port 'sdaOutReg' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v":5)
WARN  (EX2478) : Non-net output port 'isSending' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v":6)
WARN  (EX2478) : Non-net output port 'scl' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v":7)
WARN  (EX2478) : Non-net output port 'byteReceived' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2c.v":11)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2capi.v'
WARN  (EX2478) : Non-net output port 'error' cannot be initialized at declaration in SystemVerilog mode("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\i2capi.v":14)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\screen.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("E:\FileManager\RISCV\RISCY20kV2\src\screenI2C\textEngine.v":61)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\VGAMod.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\soc.v'
Analyzing included file 'E:\FileManager\RISCV\RISCY20kV2\src\config.vh'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":3)
Back to file 'E:\FileManager\RISCV\RISCY20kV2\src\soc.v'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":3)
Undeclared symbol 'flashWp', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":68)
Undeclared symbol 'flashHold', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":70)
Undeclared symbol 'icache_stall', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":107)
Undeclared symbol 'icache_write_pc', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":108)
Undeclared symbol 'msw_irq', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":117)
Undeclared symbol 'mtimer_irq', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":118)
Undeclared symbol 'mext_irq', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":119)
Undeclared symbol 'bus_ready', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":121)
WARN  (EX3638) : 'icache_stall' is already implicitly declared on line 107("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":124)
WARN  (EX3638) : 'icache_write_pc' is already implicitly declared on line 108("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":126)
Undeclared symbol 'sdram_clk', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":133)
Undeclared symbol 'sdram_data_out', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":138)
WARN  (EX3638) : 'bus_ready' is already implicitly declared on line 121("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":150)
Undeclared symbol 'btn_out', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":182)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":183)
Undeclared symbol 'counter27M', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":187)
Undeclared symbol 'counter1M', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":188)
Undeclared symbol 'clint_data_out', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":192)
Undeclared symbol 'sdram_interface_data_out', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":193)
Undeclared symbol 'clint_ren', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":198)
Undeclared symbol 'clint_wen', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":199)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":208)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":209)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":212)
Undeclared symbol 'sdram_ren', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":213)
Undeclared symbol 'sdram_wen', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":214)
Undeclared symbol 'sdram_data_in', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":221)
Undeclared symbol 'sdram_interface_ready', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":229)
WARN  (EX3638) : 'clint_ren' is already implicitly declared on line 198("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":232)
WARN  (EX3638) : 'clint_wen' is already implicitly declared on line 199("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":233)
WARN  (EX3638) : 'clint_data_out' is already implicitly declared on line 192("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":234)
WARN  (EX3638) : 'msw_irq' is already implicitly declared on line 117("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":235)
WARN  (EX3638) : 'mtimer_irq' is already implicitly declared on line 118("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":236)
WARN  (EX3638) : 'mext_irq' is already implicitly declared on line 119("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":237)
WARN  (EX3638) : 'sdram_clk' is already implicitly declared on line 133("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":265)
WARN  (EX3638) : 'sdram_ren' is already implicitly declared on line 213("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":274)
WARN  (EX3638) : 'sdram_wen' is already implicitly declared on line 214("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":275)
WARN  (EX3638) : 'sdram_data_in' is already implicitly declared on line 221("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":278)
WARN  (EX3638) : 'sdram_data_out' is already implicitly declared on line 138("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":279)
WARN  (EX3638) : 'sdram_interface_data_out' is already implicitly declared on line 193("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":281)
WARN  (EX3638) : 'sdram_interface_ready' is already implicitly declared on line 229("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":286)
Undeclared symbol 'frame_ren', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":334)
Undeclared symbol 'vga_addr', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":335)
Undeclared symbol 'frame_buffer_addr', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":335)
Undeclared symbol 'vga_ack', assumed default net type 'wire'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":336)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 212("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":355)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 182("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":356)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 208("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":372)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 209("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":373)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 183("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":374)
WARN  (EX3638) : 'frame_buffer_addr' is already implicitly declared on line 335("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":495)
WARN  (EX3638) : 'frame_ren' is already implicitly declared on line 334("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":517)
WARN  (EX3638) : 'vga_ack' is already implicitly declared on line 336("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":518)
WARN  (EX3638) : 'vga_addr' is already implicitly declared on line 335("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":519)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 188("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":603)
Analyzing Verilog file 'E:\FileManager\RISCV\RISCY20kV2\src\spi_flash_interface_lite\spi_flash_interface_lite.v'
WARN  (EX3073) : Port 'usb_out' remains unconnected for this instance("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
Compiling module 'top'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":9)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":79)
WARN  (EX3073) : Port 'bubble_memwb' remains unconnected for this instance("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":608)
Compiling module 'cpu'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":15)
WARN  (EX2420) : Latch inferred for net 'debug_str[159]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":249)
Compiling module 'signExtend'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\signExtend.v":10)
Compiling module 'RegFile'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\RegFile.v":13)
Compiling module 'SignExtendSelector'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\SignExtendSelector.v":10)
Compiling module 'CSRFile'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":11)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":151)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FileManager\RISCV\RISCY20kV2\src\CPU\CSRFile.v":160)
Compiling module 'control_main'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_main.v":11)
Compiling module 'control_stall_id'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":11)
Compiling module 'ALUCPU'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":9)
Compiling module 'control_alu'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_alu.v":10)
Compiling module 'control_bypass_ex'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":16)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'idex_csr_addr'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":745)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'exmem_csr_addr'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":746)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'memwb_csr_addr'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":747)
Compiling module 'mem_write_selector'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_write_selector.v":10)
Compiling module 'control_branch'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_branch.v":10)
Compiling module 'mem_read_selector'("E:\FileManager\RISCV\RISCY20kV2\src\CPU\mem_read_selector.v":10)
WARN  (EX1998) : Net 'bubble_memwb' does not have a driver("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":102)
WARN  (EX3670) : Actual bit length 3 differs from formal bit length 2 for port 'debug_error'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":115)
Compiling module 'i_cache'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":12)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":147)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\Memories\instruction_cache.sv":152)
Compiling module 'Gowin_DPB_program'("E:\FileManager\RISCV\RISCY20kV2\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v":10)
Compiling module 'bus'("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":6)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'counter27M'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":187)
Compiling module 'clint'("E:\FileManager\RISCV\RISCY20kV2\src\CLINT.v":1)
Compiling module 'memory'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":10)
Extracting RAM for identifier 'data_mem'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":27)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("E:\FileManager\RISCV\RISCY20kV2\src\Memories\memory.v":97)
WARN  (EX3670) : Actual bit length 23 differs from formal bit length 22 for port 'PC'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":252)
WARN  (EX3670) : Actual bit length 23 differs from formal bit length 18 for port 'data_addr'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":254)
Compiling module 'Gowin_rPLL_sdram_slow'("E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_sdram_slow\gowin_rpll_sdram_slow.v":10)
Compiling module 'sdram_interface'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":1)
WARN  (EX3670) : Actual bit length 24 differs from formal bit length 32 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":294)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 32 for port 'sdram_addr'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":304)
Compiling module 'ram_controller'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv":1)
Compiling module '**'("E:\FileManager\RISCV\RISCY20kV2\src\ip\sdram_controller_hs\sdram_controller_hs.v":1484)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv":150)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv":266)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv":290)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("E:\FileManager\RISCV\RISCY20kV2\src\Memories\ram.sv":302)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 32 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":343)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 512 for port 'data_in'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":344)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'len'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":346)
Compiling module 'buttonModule'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\buttonModule.v":1)
Compiling module 'DebounceFSM'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\buttonModule.v":87)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\buttonModule.v":120)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":369)
Compiling module 'flashController'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":10)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":118)
WARN  (EX3858) : System task 'display' is ignored for synthesis("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":126)
Compiling module 'flashNavigator'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":22)
Extracting RAM for identifier 'stored_characters'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":51)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":95)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flash.v":118)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":137)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":380)
Compiling module 'programMemory(NUM_BRAMS=1)'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v":7)
Compiling module 'word_bram'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":1)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":56)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":77)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":98)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":119)
WARN  (EX1998) : Net 'dina' does not have a driver("E:\FileManager\RISCV\RISCY20kV2\src\Memories\word_bram.v":56)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wen'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v":75)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'PC'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v":77)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\programMemory.v":79)
WARN  (EX3670) : Actual bit length 29 differs from formal bit length 30 for port 'PC'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":403)
WARN  (EX3670) : Actual bit length 29 differs from formal bit length 30 for port 'address'("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":404)
Compiling module 'Gowin_rPLL_800vga'("E:\FileManager\RISCV\RISCY20kV2\src\gowin_rpll_800vga\gowin_rpll_800vga.v":10)
Compiling module 'PPU'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":40)
Compiling module 'DPBRAM(DATA_WIDTH=8,ADDR_WIDTH=11)'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v":1)
Extracting RAM for identifier 'mem'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v":18)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_a'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":76)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_b'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":81)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_a'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":93)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_b'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":98)
Compiling module 'DPBRAM(DATA_WIDTH=8,ADDR_WIDTH=14)'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v":1)
Extracting RAM for identifier 'mem'("E:\FileManager\RISCV\RISCY20kV2\src\Memories\DPBRAM.v":18)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 14 for port 'addr_a'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":110)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 14 for port 'addr_b'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":115)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":207)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":223)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":237)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":260)
WARN  (EX3779) : 'dataOutTxt' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":294)
WARN  (EX3779) : 'dataOutSprite' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":297)
WARN  (EX3779) : 'spriteCursor_x' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":297)
WARN  (EX3779) : 'charMem' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":322)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":322)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":322)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":323)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":328)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":333)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":338)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":343)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":348)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":353)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":358)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":363)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":368)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":373)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":378)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":383)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":388)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":393)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":398)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":406)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":411)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":416)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":421)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":426)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":431)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":436)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":441)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":449)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":450)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":450)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":450)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":450)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":451)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":451)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":451)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":451)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":452)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":452)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":452)
WARN  (EX3779) : 'hblank' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":471)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":84)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":118)
Compiling module 'framebuffer'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":1)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":75)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":83)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":100)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 1("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":114)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 1("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":115)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'ada'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":124)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'ada'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":143)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'ada'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":162)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'ada'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\frame_buffer.sv":181)
Compiling module 'VGAMod'("E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\VGAMod.v":1)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\VGAMod.v":69)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("E:\FileManager\RISCV\RISCY20kV2\src\screenVGA\VGAMod.v":76)
Compiling module 'uartController'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uartController.v":31)
Compiling module 'sync_rs232_uart'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\sync_rs232_uart_v1.2.v":16)
Compiling module 'cpuTimer(DIVISION=50)'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":628)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":640)
WARN  (EX1998) : Net 'program_mem_out[31]' does not have a driver("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":168)
WARN  (EX1998) : Net 'mext_irq' does not have a driver("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":119)
WARN  (EX1998) : Net 'counter27M' does not have a driver("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":187)
WARN  (EX2565) : Input 'usb_out[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
WARN  (EX2565) : Input 'usb_out[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":231)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "instr_out[31]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[30]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[29]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[28]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[27]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[26]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[25]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[24]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[23]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[22]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[21]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[20]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[19]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[18]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[17]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[16]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[15]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[14]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[13]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[12]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[11]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[10]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[9]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[8]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[7]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[6]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[5]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[4]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[3]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[2]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[1]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "instr_out[0]" of module "sdram_interface" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\sdram_interface.sv":22)
WARN  (EX0211) : The output port "data_out[31]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[30]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[29]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[28]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[27]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[26]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[25]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[24]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[23]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[22]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[21]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[20]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[19]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[18]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[17]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[16]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[15]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[14]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[13]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[12]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[11]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[10]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[9]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[8]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[7]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[6]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[5]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[4]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[3]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[2]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[1]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[0]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":13)
WARN  (AG0100) : Find logical loop signal : "n208"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":86)
WARN  (AG0100) : Find logical loop signal : "n395"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":86)
WARN  (AG0100) : Find logical loop signal : "n213"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":87)
WARN  (AG0100) : Find logical loop signal : "n217"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":88)
WARN  (AG0100) : Find logical loop signal : "bus_ready"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":94)
WARN  (AG0100) : Find logical loop signal : "memStalled"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":59)
WARN  (AG0100) : Find logical loop signal : "write_memwb"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_stall_id.v":104)
WARN  (AG0100) : Find logical loop signal : "WB_csr_data[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":945)
WARN  (AG0100) : Find logical loop signal : "n163"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":99)
WARN  (AG0100) : Find logical loop signal : "bypassOutB[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\control_bypass_ex.v":111)
WARN  (AG0100) : Find logical loop signal : "n11474"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":629)
WARN  (AG0100) : Find logical loop signal : "ALUInB[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":629)
WARN  (AG0100) : Find logical loop signal : "n368"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":41)
WARN  (AG0100) : Find logical loop signal : "out_val[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":49)
WARN  (AG0100) : Find logical loop signal : "out[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\ALUCPU.v":53)
WARN  (AG0100) : Find logical loop signal : "data_addr[0]"("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":148)
WARN  (AG0100) : Find logical loop signal : "n208"("E:\FileManager\RISCV\RISCY20kV2\src\Buses\bus.v":86)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "dll[0]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\uartController.v":141)
WARN  (DI0002) : Asynchronous register "textEn" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":173)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[6]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("E:\FileManager\RISCV\RISCY20kV2\src\Memories\flashController.v":129)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "cpuTimer" instantiated to "counter50mhz" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\soc.v":616)
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":728)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":907)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":580)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":917)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\CPU\cpu.sv":351)
WARN  (NL0002) : The module "DPBRAM" instantiated to "attributes_Buffer" is swept in optimizing("E:\FileManager\RISCV\RISCY20kV2\src\GPIO\PPU.v":101)
[95%] Generate netlist file "E:\FileManager\RISCV\RISCY20kV2\impl\gwsynthesis\RISCY.vg" completed
[100%] Generate report file "E:\FileManager\RISCV\RISCY20kV2\impl\gwsynthesis\RISCY_syn.rpt.html" completed
GowinSynthesis finish
