// Seed: 2243582488
module module_0;
  wire id_1;
  wire id_2;
  id_3(
      .id_0(1), .id_1(1'b0 != id_4), .id_2(1), .id_3(1), .id_4({1, (1) - 1, {1 == id_4, 1}})
  );
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    output wor   id_2,
    output tri1  id_3,
    input  tri   id_4,
    output logic id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  wor   id_8
);
  initial begin
    id_5 <= id_4 > id_0;
  end
  module_0();
endmodule
