Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 21:51:22 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_Halfband_v1_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                            (top) |       1644 |       1290 |       0 |  354 | 3398 |      0 |      0 |    0 |         56 |
|   bd_0_i                                                                    |                                                                             bd_0 |       1644 |       1290 |       0 |  354 | 3398 |      0 |      0 |    0 |         56 |
|     hls_inst                                                                |                                                                  bd_0_hls_inst_0 |       1644 |       1290 |       0 |  354 | 3398 |      0 |      0 |    0 |         56 |
|       inst                                                                  |                                                  bd_0_hls_inst_0_FIR_Halfband_v1 |       1644 |       1290 |       0 |  354 | 3398 |      0 |      0 |    0 |         56 |
|         (inst)                                                              |                                                  bd_0_hls_inst_0_FIR_Halfband_v1 |          2 |          0 |       0 |    2 |  364 |      0 |      0 |    0 |          0 |
|         Halfband_delay10_V_U                                                |            bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W |         22 |         22 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W_core_U      |    bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W_core_30 |         22 |         22 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|         Halfband_delay11_V_U                                                |          bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W_0 |          1 |          1 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|           FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W_core_U      |       bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay10_V_SHIFTREG_AUTO_0R0W_core |          1 |          1 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|         Halfband_delay20_V_U                                                |            bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W |         38 |         22 |       0 |   16 |   16 |      0 |      0 |    0 |          0 |
|           FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W_core_U      |    bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W_core_29 |         38 |         22 |       0 |   16 |   16 |      0 |      0 |    0 |          0 |
|         Halfband_delay21_V_U                                                |          bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W_1 |          1 |          1 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|           FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W_core_U      |       bd_0_hls_inst_0_FIR_Halfband_v1_Halfband_delay20_V_SHIFTREG_AUTO_0R0W_core |          1 |          1 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|         grp_FIR_filter_1_fu_411                                             |                                     bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_1 |         80 |          0 |       0 |   80 |   80 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_1_fu_411)                                         |                                     bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_1 |         80 |          0 |       0 |   80 |   80 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_1_U90                                 |                 bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_23 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_28 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91                         |         bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1_24 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1_DSP48_0_U | bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1_DSP48_0_27 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_1_U92                          |          bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_25 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0_26 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_1_fu_421                                             |                                   bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_1_2 |         88 |          8 |       0 |   80 |   80 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_1_fu_421)                                         |                                   bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_1_2 |         80 |          0 |       0 |   80 |   80 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_1_U90                                 |                 bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_19 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_22 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91                         |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1_DSP48_0_U |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_1_U92                          |          bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_20 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0_21 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_2_fu_431                                             |                                     bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_2 |         48 |          0 |       0 |   48 |   32 |      0 |      0 |    0 |          2 |
|           (grp_FIR_filter_2_fu_431)                                         |                                     bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_2 |         48 |          0 |       0 |   48 |   32 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_1_U100                                |                 bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_15 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_18 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_13s_32s_32_4_1_U101                         |          bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1_16 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1_DSP48_0_17 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_2_fu_440                                             |                                   bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_2_3 |         56 |          8 |       0 |   48 |   32 |      0 |      0 |    0 |          2 |
|           (grp_FIR_filter_2_fu_440)                                         |                                   bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter_2_3 |         48 |          0 |       0 |   48 |   32 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_1_U100                                |                 bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_13 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_14 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_13s_32s_32_4_1_U101                         |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_fu_448                                               |                                       bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter |       1244 |       1164 |       0 |   80 | 2640 |      0 |      0 |    0 |         46 |
|           (grp_FIR_filter_fu_448)                                           |                                       bd_0_hls_inst_0_FIR_Halfband_v1_FIR_filter |        847 |        767 |       0 |   80 | 2640 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_10ns_27_4_1_U15                                 |                    bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U         |            bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10ns_28_4_1_U13                                 |                    bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U         |            bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_27_4_1_U14                                  |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1_DSP48_0_12 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_27_4_1_U16                                  |                   bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1_5 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11ns_28_4_1_U11                                 |                    bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U         |            bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11s_28_4_1_U12                                  |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_12s_29_4_1_U9                                   |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_13s_30_4_1_U7                                   |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_15ns_32_4_1_U5                                  |                    bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0_U         |            bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8ns_25_4_1_U22                                  |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_26_4_1_U19                                  |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_27_4_1_U17                                  |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9s_26_4_1_U23                                   |                      bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U           |              bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_17s_17s_9ns_27_4_1_U2                                   |                     bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U          |             bd_0_hls_inst_0_FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_26s_26_4_1_U18                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 |          6 |          6 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_26s_27_4_1_U40                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U35                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_11 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U37                          |           bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1_6 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_28_4_1_U45                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10                         |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28                         |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_27s_27_4_1_U34                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_29s_29_4_1_U29                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 |         24 |         24 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8                          |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_12s_28s_29_4_1_U44                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_13s_30s_30_4_1_U6                           |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 |          7 |          7 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43                         |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1 |         73 |         73 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 |         73 |         73 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_1_U27                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1 |          9 |          9 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 |          9 |          9 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_10 |         25 |         25 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39                          |           bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1_7 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_26s_26_4_1_U20                           |              bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U   |    bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_9 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_26s_26_4_1_U46                           |            bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_8 |         57 |         57 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U   |      bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 |         57 |         57 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33                          |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_19s_25_4_1_U21                           |              bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U   |      bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_28s_28_4_1_U32                           |              bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U   |      bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_29s_29_4_1_U30                           |              bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U   |      bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3                           |             bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U  |     bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 |         35 |         35 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_17s_17s_8s_24s_25_4_1_U4                            |              bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U   |      bd_0_hls_inst_0_FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         regslice_both_input_r_U                                             |                                    bd_0_hls_inst_0_FIR_Halfband_v1_regslice_both |         31 |         31 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                                            |                                  bd_0_hls_inst_0_FIR_Halfband_v1_regslice_both_4 |         33 |         33 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


