# ğŸ•¹ï¸ NOR1-5Archi Emulator (N1-5A)

> **"The Silence of Romance in 1-bit Digital!!"**
> (1ãƒ“ãƒƒãƒˆãƒ‡ã‚¸ã‚¿ãƒ«ã«æµªæ¼«ã®é™ã‘ã•ï¼)

[![Open In Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://colab.research.google.com/drive/1mj2Lm9Rz1d63R40t_q0mq3KdtIXJ9jBg?usp=sharing)
[![License](https://img.shields.io/badge/license-MIT-blue.svg)](https://github.com/sueyoshiryosuke/NOR1-5Archi/blob/main/LICENSE)
![Python](https://img.shields.io/badge/python-3.11+-blue.svg)

## ğŸ“– Overview (æ¦‚è¦)

**NOR1-5Archi (N1-5A)** ã¯ã€ç¾ä»£ã®ã‚³ãƒ³ãƒ”ãƒ¥ãƒ¼ã‚¿ãƒ¼ãŒå¤±ã£ãŸã€Œç‰©ç†çš„ãªæ‰‹è§¦ã‚Šã€ã¨ã€Œæ€è€ƒã®é™å¯‚ã€ã‚’å†æ§‹ç¯‰ã™ã‚‹ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã§ã™ã€‚

NORã‚²ãƒ¼ãƒˆã®ã¿ã§æ§‹æˆã•ã‚ŒãŸ1ãƒ“ãƒƒãƒˆã®ä¸–ç•Œã§ã€1Hzï¼ˆ1ç§’ï¼‰ã”ã¨ã®è«–ç†æ¼”ç®—ã‚’æ¥½ã—ã‚€ãŸã‚ã®ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã§ã™ã€‚

## âœ¨ Features (ç‰¹å¾´)

* **Unique "1-5" Architecture**
    * **Data Width: 1-bit (The Soul)** - ãƒ‡ãƒ¼ã‚¿ã¯0ã‹1ã®ã¿ã€‚ç©¶æ¥µã®ã‚·ãƒ³ãƒ—ãƒ«ã•ã€‚
    * **Instruction Width: 5-bit (The Body)** - 4bitã§ã‚‚8bitã§ã‚‚ãªã„ã€5bit (Op:2bit + Operand:3bit) ã¨ã„ã†åˆ¶ç´„ã€‚
* **The "7-Line" OS (Micro Kernel)**
    * Bank 0ã«ã¯ã€ã‚ãšã‹ **7è¡Œã®ãƒã‚·ãƒ³èª** ã§è¨˜è¿°ã•ã‚ŒãŸæ¥µå°ã®OSãŒæ­è¼‰ã•ã‚Œã¦ã„ã¾ã™ã€‚
    * é›»æºæŠ•å…¥æ™‚ã®ç‰©ç†çš„ãªã€Œä¸å®šå€¤ï¼ˆã‚«ã‚ªã‚¹ï¼‰ã€ã‚’ã€Œç§©åºï¼ˆZeroï¼‰ã€ã¸ã¨ç¢ºå®šã•ã›ã€ãƒ¦ãƒ¼ã‚¶ãƒ¼é ˜åŸŸã¸åˆ¶å¾¡ã‚’æ¸¡ã™ã€æœ€å°ã«ã—ã¦å …ç‰¢ãªãƒ–ãƒ¼ãƒˆãƒ­ãƒ¼ãƒ€ãƒ¼ã§ã™ã€‚
* **NOR Logic Only**
    * åŠ ç®—å‘½ä»¤(ADD)ã™ã‚‰å­˜åœ¨ã—ã¾ã›ã‚“ã€‚ã€Œåè»¢(NOR)ã€ã¨ã€Œæ¡ä»¶åˆ†å²(JUMP)ã€ã ã‘ã§å…¨ã¦ã‚’è¨ˆç®—ã—ã¾ã™ã€‚
* **Bank Switching Memory**
    * 3bitã®ã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“(0-7)ã‚’æ‹¡å¼µã™ã‚‹ãŸã‚ã€ç‰©ç†çš„ãªã€Œãƒãƒ³ã‚¯ï¼ˆãƒšãƒ¼ã‚¸ï¼‰ã€ã‚’åˆ‡ã‚Šæ›¿ãˆã¦å‹•ä½œã—ã¾ã™ã€‚
    * **Bank 0:** System/OS (Read Only / Boot Process)
    * **Bank 1-4:** User Area (Writable)

## ğŸš€ Quick Start (ã™ãã«è©¦ã™)

### Option 1: Google Colab (ãƒ–ãƒ©ã‚¦ã‚¶ã®ã¿)
ç’°å¢ƒæ§‹ç¯‰ä¸è¦ã§ã€ã™ãã«å‹•ä½œç¢ºèªãŒã§ãã¾ã™ã€‚
ä¸Šã® **[Open In Colab]** ãƒãƒƒã‚¸ã‚’ã‚¯ãƒªãƒƒã‚¯ã—ã¦ãã ã•ã„ã€‚

ä¸Šã®**[Open In Colab]** ãƒãƒƒã‚¸ã€ã¾ãŸã¯ä»¥ä¸‹ã®ãƒªãƒ³ã‚¯ã‚’ã‚¯ãƒªãƒƒã‚¯ã—ã¦ãã ã•ã„ã€‚

* [**ğŸ•¹ï¸ Launch NOR1-5Archi Emulator**](https://colab.research.google.com/drive/1mj2Lm9Rz1d63R40t_q0mq3KdtIXJ9jBg?usp=sharing)

### Option 2: Python (ãƒ­ãƒ¼ã‚«ãƒ«å®Ÿè¡Œ)
ãƒ­ãƒ¼ã‚«ãƒ«ç’°å¢ƒï¼ˆWinPythonãªã©ï¼‰ã§å®Ÿè¡Œã™ã‚‹å ´åˆã¯ã€`Python 3.11ä»¥ä¸Š` ã¨ `gradio` ãƒ©ã‚¤ãƒ–ãƒ©ãƒªãŒå¿…è¦ã§ã™ã€‚

```bash
# 1. Install Dependency
pip install gradio

# 2. Run Emulator
python n1_5a_emu.py
````

å®Ÿè¡Œã™ã‚‹ã¨ãƒ–ãƒ©ã‚¦ã‚¶ãŒè‡ªå‹•çš„ã«ç«‹ã¡ä¸ŠãŒã‚Šã€ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ç”»é¢ãŒè¡¨ç¤ºã•ã‚Œã¾ã™ã€‚
ï¼ˆãƒ­ãƒ¼ã‚«ãƒ«ãƒ¢ãƒ¼ãƒ‰ `share=False` ã§èµ·å‹•ã—ã¾ã™ï¼‰

## ğŸ“‚ Files

  * `n1_5a_emu.py`: ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿æœ¬ä½“ (Python + Gradio)

-----

## ğŸ—ï¸ NOR1-5Archi Architecture Specification

| Item | Specification | Note |
| :--- | :--- | :--- |
| **System Name** | **NOR1-5Archi** | Noa-One-Five Architecture |
| **Model** | **N1-5A** | Rev 1.0 |
| **Logic Gate** | **NOR** | Universal Gate |
| **Registers** | **ACC** (1-bit) | Main Accumulator |
| **Memory (ROM)** | **40 Words** | 5 Banks Ã— 8 Lines (5-bit width) |
| **Memory (RAM)** | **1-bit** | Address 7 (Shared with I/O map) |
| **I/O** | 7 Inputs / 2 Outputs | Input: Switch 0-6 / Output: LED 0-1 |

### 1\. Hardware Configuration (ãƒãƒ¼ãƒ‰ã‚¦ã‚§ã‚¢æ§‹æˆ)

| Component | Specification | Address / Range | Note |
| :--- | :--- | :--- | :--- |
| **ROM** | 40 Words | 5 Banks Ã— 8 Lines | Bank 0 (OS) + Bank 1-4 (User) |
| **Input** | 7 channels | Input 0 - Input 6 | Physical Switches |
| **RAM** | 1 bit | Address 7 | Shared address space |
| **Output** | 2 channels | OUT 0 / OUT 1 | LED Indicators |
| **ACC** | 1 bit | - | Accumulator (Main Register) |
| **PC** | 3 bit | 0 - 7 | Program Counter (within Bank) |

### 2\. Instruction Format (å‘½ä»¤ãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆ)

Total: **5 bits**

```text
[ Bit 4 | Bit 3 ]   [ Bit 2 | Bit 1 | Bit 0 ]
    Opcode (2)           Operand (3)
```

### 3\. Instruction Set (å‘½ä»¤ã‚»ãƒƒãƒˆ)

| Op | Mnemonic | Operand (3bit) | Description | Python Logic Equivalent |
| :--- | :--- | :--- | :--- | :--- |
| **00** | `LOAD` | `addr` | **èª­è¾¼**: æŒ‡å®šã‚¢ãƒ‰ãƒ¬ã‚¹ã®å€¤ã‚’ACCã«ãƒ­ãƒ¼ãƒ‰ã™ã‚‹ã€‚ | `ACC = Input[addr] if addr < 7 else RAM` |
| **01** | `NOR` | *(ignored)* | **åè»¢**: ACCã®å€¤ã‚’åè»¢ã•ã›ã‚‹ã€‚(NOT) | `ACC = 1 if ACC == 0 else 0` |
| **10** | `STORE` | `addr` | **æ›¸è¾¼/åˆ¶å¾¡**: å‡ºåŠ›ã€RAMä¿å­˜ã€ã¾ãŸã¯ãƒãƒ³ã‚¯åˆ‡æ›¿ã€‚ | (See Operand Map below) |
| **11** | `JUMP` | `line` | **åˆ†å²**: ACCãŒ **0** ã®æ™‚ã€æŒ‡å®šè¡Œã¸ã‚¸ãƒ£ãƒ³ãƒ—ã€‚ | `if ACC == 0: PC = line - 1` |

> **Note:** `NOR` å‘½ä»¤ã¯å®Ÿè£…ä¸Š `NOR(ACC, 0)` ã¨ç­‰ä¾¡ã§ã‚ã‚Šã€å®Ÿè³ªçš„ã« `NOT ACC` ã¨ã—ã¦æ©Ÿèƒ½ã—ã¾ã™ã€‚

### 4\. Operand Map (ã‚ªãƒšãƒ©ãƒ³ãƒ‰ãƒãƒƒãƒ—)

ã‚ªãƒšãƒ©ãƒ³ãƒ‰ï¼ˆ3bit: 0\~7ï¼‰ã¯ã€å‘½ä»¤ã‚³ãƒ¼ãƒ‰ã«ã‚ˆã£ã¦æ„å‘³ãŒå¤‰åŒ–ã—ã¾ã™ã€‚

#### A. `LOAD` (Op: 00)

| Value | Target | Note |
| :--- | :--- | :--- |
| **0-6** | Input 0 \~ Input 6 | ç‰©ç†ã‚¹ã‚¤ãƒƒãƒã‹ã‚‰ã®å…¥åŠ› |
| **7** | RAM | 1bitãƒ¡ãƒ¢ãƒªã®å€¤ã‚’èª­ã¿å‡ºã— |

#### B. `STORE` (Op: 10)

ã“ã®å‘½ä»¤ã¯ã€Œå‡ºåŠ›ã€ã€ŒRAMä¿å­˜ã€ã€Œãƒãƒ³ã‚¯åˆ‡ã‚Šæ›¿ãˆã€ã®3ã¤ã®æ©Ÿèƒ½ã‚’æŒã¡ã¾ã™ã€‚

| Value | Target | Description |
| :--- | :--- | :--- |
| **0** | **OUT 0** | å‡ºåŠ›ãƒãƒ¼ãƒˆ0 (Main LED) |
| **1** | **OUT 1** | å‡ºåŠ›ãƒãƒ¼ãƒˆ1 (Sub LED) |
| **2** | **BANK 0** | **[Switch]** Bank 0 (System/OS) ã¸åˆ‡æ›¿ |
| **3** | **BANK 1** | **[Switch]** Bank 1 (User Area 1) ã¸åˆ‡æ›¿ |
| **4** | **BANK 2** | **[Switch]** Bank 2 (User Area 2) ã¸åˆ‡æ›¿ |
| **5** | **BANK 3** | **[Switch]** Bank 3 (User Area 3) ã¸åˆ‡æ›¿ |
| **6** | **BANK 4** | **[Switch]** Bank 4 (User Area 4) ã¸åˆ‡æ›¿ |
| **7** | **RAM** | ACCã®å€¤ã‚’RAMã«ä¿å­˜ (Work RAM) |

#### C. `JUMP` (Op: 11)

| Value | Target | Condition |
| :--- | :--- | :--- |
| **0-7** | Line 0 \~ 7 | **Jump if ACC == 0** (ãã‚Œä»¥å¤–ã¯æ¬¡ã®è¡Œã¸) |

### 5\. Memory Map (Bank Structure)

ç‰©ç†çš„ãªã€Œãƒ”ãƒ³ãƒœãƒ¼ãƒ‰ã€ã‚’æ¨¡ã—ãŸãƒšãƒ¼ã‚¸ãƒ³ã‚°æ–¹å¼ã‚’æ¡ç”¨ã—ã¦ã„ã¾ã™ã€‚

  * **Bank 0 (System / OS)**
      * Read Only (Software constraint)
      * ã‚·ã‚¹ãƒ†ãƒ ã®åˆæœŸåŒ–ã€ãƒªã‚»ãƒƒãƒˆå‡¦ç†ã€å®‰å…¨ãªãƒãƒ³ã‚¯é·ç§»ã‚’æ‹…å½“ã€‚
  * **Bank 1 - 4 (User Application)**
      * Writable / Pluggable
      * ãƒ¦ãƒ¼ã‚¶ãƒ¼ãŒè‡ªç”±ã«ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚’é…ç½®ã§ãã‚‹é ˜åŸŸã€‚
      * å„ãƒãƒ³ã‚¯ã®æœ«å°¾ã§é©åˆ‡ã«å‡¦ç†ã‚’è¡Œã‚ãªã„å ´åˆã€PCã¯ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ã—ã¦Bank 0ã¸å¼·åˆ¶ãƒªã‚»ãƒƒãƒˆã•ã‚Œã‚‹ï¼ˆä»•æ§˜ï¼‰ã€‚

-----

*Author: SUEYOSHI Ryosuke & Gemini*
