[N
22
17
8 iInstExt
6
6 dffg_n
11
20 butter_extender_nt32
5
10 ADDR_WIDTH
9
8 mux2t1_n
8
1 N
14
9 add_sub_n
20
5 mixed
3
3 rtl
13
11 ones_comp_n
1
79 /home/shanen/CPRE 3810 Project 1/Project_Part_1/containers/sim_container_0/work
16
9 structure
12
13 generatebased
22
12 OUTPUT_TRACE
19
2 tb
15
15 riscv_processor
4
10 DATA_WIDTH
10
13 carry_adder_n
7
10 structural
2
3 mem
21
9 gCLK_HPER
18
9 iInstAddr
]
[G
1
19
20
1
22
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
11
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
19
20
1
21
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
19
20
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
14
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
15
16
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
15
16
17
18
1
0
0
]
