
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003353                       # Number of seconds simulated
sim_ticks                                  3353212092                       # Number of ticks simulated
final_tick                               574884249768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74275                       # Simulator instruction rate (inst/s)
host_op_rate                                    97421                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 118181                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892872                       # Number of bytes of host memory used
host_seconds                                 28373.62                       # Real time elapsed on the host
sim_insts                                  2107441025                       # Number of instructions simulated
sim_ops                                    2764180346                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       211200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        87296                       # Number of bytes read from this memory
system.physmem.bytes_read::total               309376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        84992                       # Number of bytes written to this memory
system.physmem.bytes_written::total             84992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1650                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          682                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2417                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             664                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  664                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1641411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62984385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1603239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26033546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                92262580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1641411                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1603239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3244650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25346443                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25346443                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25346443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1641411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62984385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1603239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26033546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              117609024                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8041277                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854279                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487888                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189167                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1426394                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384320                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200338                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5826                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498738                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15856782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854279                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584658                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3358312                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876023                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        344585                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7887338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.317126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4529026     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601498      7.63%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293834      3.73%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221870      2.81%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181158      2.30%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159006      2.02%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54844      0.70%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196359      2.49%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649743     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7887338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971923                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621955                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       321330                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245096                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16096                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313242                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2862                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17727010                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4492                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3773586                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         140260                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40259                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108140                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142226                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17168297                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70711                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59013                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22739451                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78168541                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78168541                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7836009                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2135                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1136                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363997                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7486                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195745                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16144269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13769834                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18017                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4660078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12663280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7887338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2825633     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1677091     21.26%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       851726     10.80%     67.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999606     12.67%     80.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743026      9.42%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477523      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205224      2.60%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60662      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46847      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7887338                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58494     72.95%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12615     15.73%     88.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9071     11.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806425     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109513      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358672     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494228      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13769834                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.712394                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80180                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005823                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35525203                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20806593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850014                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22446                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737437                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156015                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          78909                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7056                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16146410                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625514                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595771                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1126                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95242                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207414                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467474                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256765                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302360                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738065                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017530                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481300                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674793                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311547                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286118                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994928                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695266                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.652240                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405931                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4776334                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7204478                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3368004     46.75%     46.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533397     21.28%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837754     11.63%     79.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305190      4.24%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261842      3.63%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116206      1.61%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281138      3.90%     93.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77090      1.07%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423857      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7204478                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423857                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22927038                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32976820                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 153939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.804127                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.804127                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.243584                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.243584                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62351543                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17440534                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18283495                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8041277                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2983117                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2430663                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202708                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1215835                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1160975                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314811                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9033                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3126384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16278995                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2983117                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1475786                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3606317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040235                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        445004                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1532046                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8013383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.512042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4407066     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          375291      4.68%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          371508      4.64%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          460599      5.75%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          141663      1.77%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          182190      2.27%     74.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154254      1.92%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139768      1.74%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1781044     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8013383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370976                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024429                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3279342                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       419217                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3446881                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32570                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        835372                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       504330                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19403202                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1922                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        835372                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3428355                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45176                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       202116                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3328345                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       174010                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18732207                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        107265                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26316741                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87266941                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87266941                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16313072                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10003669                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3487                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           480168                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1732355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       896847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343047                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17606158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14167968                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29071                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5880348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17770224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8013383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.905120                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2843700     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1647456     20.56%     56.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1144462     14.28%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       779491      9.73%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756180      9.44%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       371190      4.63%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349268      4.36%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56251      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65385      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8013383                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89586     75.76%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14842     12.55%     88.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13819     11.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11846028     83.61%     83.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       177360      1.25%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1618      0.01%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1402891      9.90%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       740071      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14167968                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761905                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118247                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008346                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36496637                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23490128                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13772819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14286215                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17311                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       667697                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       220851                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        835372                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23837                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4013                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17609656                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1732355                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       896847                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1846                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3125                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237222                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13924031                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1309319                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       243937                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2026345                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1988538                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            717026                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731570                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13788575                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13772819                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8941019                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25234437                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712765                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354318                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9488596                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11696492                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5913202                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204157                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7178011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629489                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2828707     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1958453     27.28%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       795530     11.08%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       432731      6.03%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381131      5.31%     89.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157191      2.19%     91.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       176638      2.46%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102561      1.43%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345069      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7178011                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9488596                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11696492                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1740654                       # Number of memory references committed
system.switch_cpus1.commit.loads              1064658                       # Number of loads committed
system.switch_cpus1.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1697171                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10529390                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       241777                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345069                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24442467                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36055531                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1776                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9488596                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11696492                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9488596                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847468                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847468                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179986                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179986                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62497632                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19153059                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17921724                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3304                       # number of misc regfile writes
system.l2.replacements                           2417                       # number of replacements
system.l2.tagsinuse                       8189.875419                       # Cycle average of tags in use
system.l2.total_refs                           326254                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10606                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.761267                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           118.643335                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     39.729638                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    861.433192                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     38.147846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    326.617553                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4481.364448                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2323.939406                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014483                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.105155                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004657                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.039870                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.547042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.283684                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999741                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3771                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2927                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6702                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1777                       # number of Writeback hits
system.l2.Writeback_hits::total                  1777                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3795                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2966                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6765                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3795                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2966                       # number of overall hits
system.l2.overall_hits::total                    6765                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1650                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          682                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2417                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1650                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          682                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2417                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1650                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          682                       # number of overall misses
system.l2.overall_misses::total                  2417                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2364889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    105324907                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2843326                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     43529178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       154062300                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2364889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    105324907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2843326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     43529178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        154062300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2364889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    105324907                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2843326                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     43529178                       # number of overall miss cycles
system.l2.overall_miss_latency::total       154062300                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9119                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1777                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1777                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                63                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5445                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9182                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5445                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9182                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.304372                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.188972                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.265051                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.303030                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.186952                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.263232                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.303030                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.186952                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.263232                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54997.418605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 63833.276970                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 67698.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63825.774194                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 63741.125362                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54997.418605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 63833.276970                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 67698.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63825.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63741.125362                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54997.418605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 63833.276970                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 67698.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63825.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63741.125362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  664                       # number of writebacks
system.l2.writebacks::total                       664                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2417                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2417                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2113328                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     95769999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2601349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     39586626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    140071302                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2113328                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     95769999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2601349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     39586626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140071302                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2113328                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     95769999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2601349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     39586626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140071302                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304372                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.188972                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.265051                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.303030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.186952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.263232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.303030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.186952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263232                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49147.162791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58042.423636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61936.880952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58044.906158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57952.545304                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49147.162791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 58042.423636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 61936.880952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58044.906158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57952.545304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49147.162791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 58042.423636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 61936.880952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58044.906158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57952.545304                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.267101                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753284                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776158.304965                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.222858                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.044243                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067665                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825391                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893056                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720763                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720763                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720763                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720763                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720763                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720763                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3403588                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3403588                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3403588                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3403588                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3403588                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3403588                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 60778.357143                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60778.357143                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 60778.357143                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60778.357143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 60778.357143                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60778.357143                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2757511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2757511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2757511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2757511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2757511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2757511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59945.891304                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59945.891304                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 59945.891304                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59945.891304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 59945.891304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59945.891304                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5445                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250120                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5701                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39159.817576                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.736979                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.263021                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784129                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215871                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055688                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493272                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17053                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17053                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17125                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17125                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17125                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    794206630                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    794206630                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2492292                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2492292                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    796698922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    796698922                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    796698922                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    796698922                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510397                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510397                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510397                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510397                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008227                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008227                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006822                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46572.839383                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46572.839383                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34615.166667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34615.166667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46522.564788                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46522.564788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46522.564788                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46522.564788                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          968                       # number of writebacks
system.cpu0.dcache.writebacks::total              968                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11632                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11680                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11680                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5421                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5445                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5445                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5445                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    137721090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    137721090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       580833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       580833                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    138301923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    138301923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    138301923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    138301923                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25405.107914                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25405.107914                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24201.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24201.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25399.802204                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25399.802204                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25399.802204                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25399.802204                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.116555                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089493298                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2132080.818004                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.116555                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062687                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.812687                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1531989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1531989                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1531989                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1531989                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1531989                       # number of overall hits
system.cpu1.icache.overall_hits::total        1531989                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3988464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3988464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3988464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3988464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3988464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3988464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1532046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1532046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1532046                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1532046                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1532046                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1532046                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 69973.052632                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69973.052632                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 69973.052632                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69973.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 69973.052632                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69973.052632                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3110420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3110420                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3110420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3110420                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3110420                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3110420                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 72335.348837                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72335.348837                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 72335.348837                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72335.348837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 72335.348837                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72335.348837                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3648                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161220913                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3904                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41296.340420                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.570238                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.429762                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861602                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138398                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1026752                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1026752                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       672426                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        672426                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1786                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1786                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1699178                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1699178                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1699178                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1699178                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7092                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7092                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          156                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          156                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7248                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7248                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7248                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7248                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    216657934                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    216657934                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5572044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5572044                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    222229978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    222229978                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    222229978                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    222229978                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1033844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1033844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       672582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       672582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1706426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1706426                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1706426                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1706426                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006860                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004247                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004247                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004247                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004247                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30549.624083                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30549.624083                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35718.230769                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35718.230769                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30660.868929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30660.868929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30660.868929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30660.868929                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          809                       # number of writebacks
system.cpu1.dcache.writebacks::total              809                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3483                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3483                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3600                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3600                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3609                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3609                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3648                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3648                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     72594482                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     72594482                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1019857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1019857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     73614339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     73614339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     73614339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     73614339                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20114.846772                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20114.846772                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26150.179487                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26150.179487                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20179.369243                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20179.369243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20179.369243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20179.369243                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
