#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ee1ce3f040 .scope module, "CPU_tb" "CPU_tb" 2 2;
 .timescale 0 0;
v000001ee1cf33a50_0 .net "ALUout", 63 0, v000001ee1ce3a110_0;  1 drivers
v000001ee1cf33050_0 .var "clock", 0 0;
v000001ee1cf33550_0 .net "counter", 63 0, v000001ee1cf2ace0_0;  1 drivers
v000001ee1cf32f10_0 .net "instruction", 31 0, v000001ee1cf2b820_0;  1 drivers
v000001ee1cf32470_0 .net "memdata", 63 0, v000001ee1cf2b1e0_0;  1 drivers
v000001ee1cf33d70_0 .net "read1", 63 0, v000001ee1cf2d6f0_0;  1 drivers
v000001ee1cf32510_0 .net "read2", 63 0, v000001ee1cf2c570_0;  1 drivers
S_000001ee1ce3f1d0 .scope module, "cpu" "cpu" 2 13, 3 18 0, S_000001ee1ce3f040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 64 "read1";
    .port_info 4 /OUTPUT 64 "read2";
    .port_info 5 /OUTPUT 64 "ALU_out";
    .port_info 6 /OUTPUT 64 "mem_data";
L_000001ee1ce419c0 .functor AND 1, v000001ee1ce39ad0_0, v000001ee1ce7d3d0_0, C4<1>, C4<1>;
L_000001ee1ce41c60 .functor OR 1, L_000001ee1ce419c0, v000001ee1ce7e690_0, C4<0>, C4<0>;
v000001ee1cf2cc50_0 .net "ALUCtrl", 3 0, v000001ee1ce39a30_0;  1 drivers
v000001ee1cf2d010_0 .net "ALUSrc", 0 0, v000001ee1cf2a9c0_0;  1 drivers
v000001ee1cf2d470_0 .net "ALUSrc_id_ex", 0 0, v000001ee1ce7d790_0;  1 drivers
v000001ee1cf2ccf0_0 .net "ALU_out", 63 0, v000001ee1ce3a110_0;  alias, 1 drivers
v000001ee1cf2c9d0_0 .net "ALU_out_ex_mem", 63 0, v000001ee1ce3a250_0;  1 drivers
v000001ee1cf2c250_0 .net "ALU_out_mem_wb", 63 0, v000001ee1cf2aec0_0;  1 drivers
v000001ee1cf2c2f0_0 .net "AluOP_id_ex", 1 0, v000001ee1ce7ddd0_0;  1 drivers
v000001ee1cf2ddd0_0 .net "AluOp", 1 0, v000001ee1cf2b5a0_0;  1 drivers
v000001ee1cf2d830_0 .net "Branch", 0 0, v000001ee1cf2b500_0;  1 drivers
v000001ee1cf2dab0_0 .net "Branch_ex_mem", 0 0, v000001ee1ce39ad0_0;  1 drivers
v000001ee1cf2cbb0_0 .net "Branch_id_ex", 0 0, v000001ee1ce7e2d0_0;  1 drivers
v000001ee1cf2d5b0_0 .net "Counter_id_ex", 63 0, v000001ee1ce7dbf0_0;  1 drivers
v000001ee1cf2d0b0_0 .net "Counter_if_id", 63 0, v000001ee1ce7d010_0;  1 drivers
v000001ee1cf2c390_0 .net "Instruction_if_id", 31 0, v000001ee1ce7ced0_0;  1 drivers
v000001ee1cf2d790_0 .net "RegWrite", 0 0, v000001ee1cf2a2e0_0;  1 drivers
v000001ee1cf2ce30_0 .net "RegWrite_ex_mem", 0 0, v000001ee1ce7d970_0;  1 drivers
v000001ee1cf2df10_0 .net "RegWrite_id_ex", 0 0, v000001ee1ce7cc50_0;  1 drivers
v000001ee1cf2c430_0 .net "RegWrite_mem_wb", 0 0, v000001ee1cf2a560_0;  1 drivers
v000001ee1cf2c7f0_0 .net "UncBranch", 0 0, v000001ee1cf2b960_0;  1 drivers
v000001ee1cf2db50_0 .net "UncBranch_ex_mem", 0 0, v000001ee1ce7e690_0;  1 drivers
v000001ee1cf2d510_0 .net "UncBranch_id_ex", 0 0, v000001ee1ce7d290_0;  1 drivers
v000001ee1cf2c890_0 .net "Zero", 0 0, v000001ee1ce39990_0;  1 drivers
v000001ee1cf2dbf0_0 .net "Zero_ex_mem", 0 0, v000001ee1ce7d3d0_0;  1 drivers
v000001ee1cf2dc90_0 .net *"_ivl_12", 0 0, L_000001ee1ce419c0;  1 drivers
v000001ee1cf2de70_0 .net "alu_ctrl_data", 10 0, v000001ee1ce7ccf0_0;  1 drivers
v000001ee1cf2c110_0 .net "clock", 0 0, v000001ee1cf33050_0;  1 drivers
v000001ee1cf2c930_0 .net "counter", 63 0, v000001ee1cf2ace0_0;  alias, 1 drivers
v000001ee1cf2ca70_0 .net "en_jump", 0 0, L_000001ee1ce41c60;  1 drivers
v000001ee1cf2cb10_0 .net "instruction", 31 0, v000001ee1cf2b820_0;  alias, 1 drivers
v000001ee1cf2cd90_0 .net "jump_address", 63 0, v000001ee1cf2ae20_0;  1 drivers
v000001ee1cf2ced0_0 .net "jump_address_ex_mem", 63 0, v000001ee1ce3a2f0_0;  1 drivers
v000001ee1cf2d150_0 .net "mem_data", 63 0, v000001ee1cf2b1e0_0;  alias, 1 drivers
v000001ee1cf2d290_0 .net "mem_data_mem_wb", 63 0, v000001ee1cf2a920_0;  1 drivers
v000001ee1cf2d330_0 .net "memtoreg", 0 0, v000001ee1cf2b140_0;  1 drivers
v000001ee1cf2d3d0_0 .net "memtoreg_ex_mem", 0 0, v000001ee1ce39df0_0;  1 drivers
v000001ee1cf32330_0 .net "memtoreg_id_ex", 0 0, v000001ee1ce7d8d0_0;  1 drivers
v000001ee1cf330f0_0 .net "memtoreg_mem_wb", 0 0, v000001ee1cf2be60_0;  1 drivers
v000001ee1cf32ab0_0 .net "out_ALUSrc", 63 0, v000001ee1cf2bd20_0;  1 drivers
v000001ee1cf33cd0_0 .net "out_reg2loc", 4 0, v000001ee1cf2d650_0;  1 drivers
v000001ee1cf334b0_0 .net "read1", 63 0, v000001ee1cf2d6f0_0;  alias, 1 drivers
v000001ee1cf323d0_0 .net "read1_id_ex", 63 0, v000001ee1ce7e4b0_0;  1 drivers
v000001ee1cf33690_0 .net "read2", 63 0, v000001ee1cf2c570_0;  alias, 1 drivers
v000001ee1cf33230_0 .net "read2_ex_mem", 63 0, v000001ee1ce3a070_0;  1 drivers
v000001ee1cf339b0_0 .net "read2_id_ex", 63 0, v000001ee1ce7e550_0;  1 drivers
v000001ee1cf33eb0_0 .net "readmem_en", 0 0, v000001ee1cf2bf00_0;  1 drivers
v000001ee1cf33190_0 .net "readmem_en_ex_mem", 0 0, v000001ee1ce39d50_0;  1 drivers
v000001ee1cf32150_0 .net "readmem_en_id_ex", 0 0, v000001ee1ce7d650_0;  1 drivers
v000001ee1cf33370_0 .net "reg2loc", 0 0, v000001ee1cf2a4c0_0;  1 drivers
v000001ee1cf332d0_0 .net "sign_extended_address", 63 0, v000001ee1cf2c1b0_0;  1 drivers
v000001ee1cf32dd0_0 .net "sign_extended_address_id_ex", 63 0, v000001ee1ce7d1f0_0;  1 drivers
v000001ee1cf33730_0 .net "write_data", 63 0, v000001ee1cf2ba00_0;  1 drivers
v000001ee1cf33f50_0 .net "write_reg_ex_mem", 4 0, v000001ee1ce7e370_0;  1 drivers
v000001ee1cf321f0_0 .net "write_reg_id_ex", 4 0, v000001ee1ce7ca70_0;  1 drivers
v000001ee1cf32c90_0 .net "write_reg_mem_wb", 4 0, v000001ee1cf2b8c0_0;  1 drivers
v000001ee1cf320b0_0 .net "writemem_en", 0 0, v000001ee1cf2a7e0_0;  1 drivers
v000001ee1cf32830_0 .net "writemem_en_ex_mem", 0 0, v000001ee1ce39fd0_0;  1 drivers
v000001ee1cf32290_0 .net "writemem_en_id_ex", 0 0, v000001ee1ce7e410_0;  1 drivers
L_000001ee1cf337d0 .part v000001ee1ce7ced0_0, 16, 5;
L_000001ee1cf32fb0 .part v000001ee1ce7ced0_0, 0, 5;
L_000001ee1cf33410 .part v000001ee1ce7ced0_0, 28, 1;
L_000001ee1cf32a10 .part v000001ee1ce7ced0_0, 5, 5;
L_000001ee1cf32b50 .part v000001ee1ce7ced0_0, 21, 11;
S_000001ee1cdf0e00 .scope module, "ALU" "alu" 3 136, 4 2 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v000001ee1ce39850_0 .net "A", 63 0, v000001ee1ce7e4b0_0;  alias, 1 drivers
v000001ee1ce3a390_0 .net "ALUctr", 3 0, v000001ee1ce39a30_0;  alias, 1 drivers
v000001ee1ce39f30_0 .net "B", 63 0, v000001ee1cf2bd20_0;  alias, 1 drivers
v000001ee1ce3a110_0 .var "Out", 63 0;
v000001ee1ce39990_0 .var "Zero", 0 0;
E_000001ee1ce29800 .event anyedge, v000001ee1ce3a390_0, v000001ee1ce39850_0, v000001ee1ce39f30_0, v000001ee1ce3a110_0;
S_000001ee1cdf0f90 .scope module, "Aluctrl" "aluctrl" 3 140, 5 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 11 "ALU_INSTRUCTION";
    .port_info 2 /OUTPUT 4 "ALU_Out";
v000001ee1ce39b70_0 .net "ALU_INSTRUCTION", 10 0, v000001ee1ce7ccf0_0;  alias, 1 drivers
v000001ee1ce39e90_0 .net "ALU_Op", 1 0, v000001ee1ce7ddd0_0;  alias, 1 drivers
v000001ee1ce39a30_0 .var "ALU_Out", 3 0;
E_000001ee1ce29a00 .event anyedge, v000001ee1ce39e90_0, v000001ee1ce39b70_0;
S_000001ee1cdf1120 .scope module, "EX_MEM" "ex_mem" 3 156, 6 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "add_result";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "read2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 1 "branch";
    .port_info 7 /INPUT 1 "uncBranch";
    .port_info 8 /INPUT 1 "memread";
    .port_info 9 /INPUT 1 "memwrite";
    .port_info 10 /INPUT 1 "regWrite";
    .port_info 11 /INPUT 1 "memtoReg";
    .port_info 12 /OUTPUT 64 "Add_result";
    .port_info 13 /OUTPUT 64 "Alu_result";
    .port_info 14 /OUTPUT 1 "Zero";
    .port_info 15 /OUTPUT 64 "Read2";
    .port_info 16 /OUTPUT 5 "Write_reg";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "UncBranch";
    .port_info 19 /OUTPUT 1 "Memread";
    .port_info 20 /OUTPUT 1 "Memwrite";
    .port_info 21 /OUTPUT 1 "RegWrite";
    .port_info 22 /OUTPUT 1 "MemtoReg";
v000001ee1ce3a2f0_0 .var "Add_result", 63 0;
v000001ee1ce3a250_0 .var "Alu_result", 63 0;
v000001ee1ce39ad0_0 .var "Branch", 0 0;
v000001ee1ce39d50_0 .var "Memread", 0 0;
v000001ee1ce39df0_0 .var "MemtoReg", 0 0;
v000001ee1ce39fd0_0 .var "Memwrite", 0 0;
v000001ee1ce3a070_0 .var "Read2", 63 0;
v000001ee1ce7d970_0 .var "RegWrite", 0 0;
v000001ee1ce7e690_0 .var "UncBranch", 0 0;
v000001ee1ce7e370_0 .var "Write_reg", 4 0;
v000001ee1ce7d3d0_0 .var "Zero", 0 0;
v000001ee1ce7d5b0_0 .net "add_result", 63 0, v000001ee1cf2ae20_0;  alias, 1 drivers
v000001ee1ce7da10_0 .net "alu_result", 63 0, v000001ee1ce3a110_0;  alias, 1 drivers
v000001ee1ce7d470_0 .net "branch", 0 0, v000001ee1ce7e2d0_0;  alias, 1 drivers
v000001ee1ce7cd90_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1ce7e230_0 .net "memread", 0 0, v000001ee1ce7d650_0;  alias, 1 drivers
v000001ee1ce7e190_0 .net "memtoReg", 0 0, v000001ee1ce7d8d0_0;  alias, 1 drivers
v000001ee1ce7e0f0_0 .net "memwrite", 0 0, v000001ee1ce7e410_0;  alias, 1 drivers
v000001ee1ce7cbb0_0 .net "read2", 63 0, v000001ee1ce7e550_0;  alias, 1 drivers
v000001ee1ce7d510_0 .net "regWrite", 0 0, v000001ee1ce7cc50_0;  alias, 1 drivers
v000001ee1ce7e7d0_0 .net "uncBranch", 0 0, v000001ee1ce7d290_0;  alias, 1 drivers
v000001ee1ce7df10_0 .net "write_reg", 4 0, v000001ee1ce7ca70_0;  alias, 1 drivers
v000001ee1ce7d330_0 .net "zero", 0 0, v000001ee1ce39990_0;  alias, 1 drivers
E_000001ee1ce29d00 .event posedge, v000001ee1ce7cd90_0;
S_000001ee1cdc7450 .scope module, "ID_EX" "id_ex" 3 94, 7 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read1";
    .port_info 2 /INPUT 64 "read2";
    .port_info 3 /INPUT 64 "sign_extended";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "aluSrc";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /INPUT 1 "uncond_branch";
    .port_info 9 /INPUT 1 "memread";
    .port_info 10 /INPUT 1 "memwrite";
    .port_info 11 /INPUT 1 "regWrite";
    .port_info 12 /INPUT 1 "memtoReg";
    .port_info 13 /INPUT 64 "pc";
    .port_info 14 /OUTPUT 64 "Pc";
    .port_info 15 /OUTPUT 64 "Read1";
    .port_info 16 /OUTPUT 64 "Read2";
    .port_info 17 /OUTPUT 64 "Sign_extended";
    .port_info 18 /OUTPUT 11 "alu_ctrl_data";
    .port_info 19 /OUTPUT 5 "write_reg";
    .port_info 20 /OUTPUT 2 "Aluop";
    .port_info 21 /OUTPUT 1 "ALUSrc";
    .port_info 22 /OUTPUT 1 "Branch";
    .port_info 23 /OUTPUT 1 "Uncond_Branch";
    .port_info 24 /OUTPUT 1 "Memread";
    .port_info 25 /OUTPUT 1 "Memwrite";
    .port_info 26 /OUTPUT 1 "RegWrite";
    .port_info 27 /OUTPUT 1 "MemtoReg";
v000001ee1ce7d790_0 .var "ALUSrc", 0 0;
v000001ee1ce7ddd0_0 .var "Aluop", 1 0;
v000001ee1ce7e2d0_0 .var "Branch", 0 0;
v000001ee1ce7d650_0 .var "Memread", 0 0;
v000001ee1ce7d8d0_0 .var "MemtoReg", 0 0;
v000001ee1ce7e410_0 .var "Memwrite", 0 0;
v000001ee1ce7dbf0_0 .var "Pc", 63 0;
v000001ee1ce7e4b0_0 .var "Read1", 63 0;
v000001ee1ce7e550_0 .var "Read2", 63 0;
v000001ee1ce7cc50_0 .var "RegWrite", 0 0;
v000001ee1ce7d1f0_0 .var "Sign_extended", 63 0;
v000001ee1ce7d290_0 .var "Uncond_Branch", 0 0;
v000001ee1ce7e5f0_0 .net "aluSrc", 0 0, v000001ee1cf2a9c0_0;  alias, 1 drivers
v000001ee1ce7ccf0_0 .var "alu_ctrl_data", 10 0;
v000001ee1ce7db50_0 .net "aluop", 1 0, v000001ee1cf2b5a0_0;  alias, 1 drivers
v000001ee1ce7dd30_0 .net "branch", 0 0, v000001ee1cf2b500_0;  alias, 1 drivers
v000001ee1ce7cb10_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1ce7ce30_0 .net "instruction", 31 0, v000001ee1ce7ced0_0;  alias, 1 drivers
v000001ee1ce7d6f0_0 .net "memread", 0 0, v000001ee1cf2bf00_0;  alias, 1 drivers
v000001ee1ce7dab0_0 .net "memtoReg", 0 0, v000001ee1cf2b140_0;  alias, 1 drivers
v000001ee1ce7e730_0 .net "memwrite", 0 0, v000001ee1cf2a7e0_0;  alias, 1 drivers
v000001ee1ce7cf70_0 .net "pc", 63 0, v000001ee1ce7d010_0;  alias, 1 drivers
v000001ee1ce7de70_0 .net "read1", 63 0, v000001ee1cf2d6f0_0;  alias, 1 drivers
v000001ee1ce7e870_0 .net "read2", 63 0, v000001ee1cf2c570_0;  alias, 1 drivers
v000001ee1ce7c9d0_0 .net "regWrite", 0 0, v000001ee1cf2a2e0_0;  alias, 1 drivers
v000001ee1ce7d830_0 .net "sign_extended", 63 0, v000001ee1cf2c1b0_0;  alias, 1 drivers
v000001ee1ce7dc90_0 .net "uncond_branch", 0 0, v000001ee1cf2b960_0;  alias, 1 drivers
v000001ee1ce7ca70_0 .var "write_reg", 4 0;
S_000001ee1cdc75e0 .scope module, "IF_ID" "if_id" 3 45, 8 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "pc";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "Instruction";
    .port_info 4 /OUTPUT 64 "Pc";
v000001ee1ce7ced0_0 .var "Instruction", 31 0;
v000001ee1ce7d010_0 .var "Pc", 63 0;
v000001ee1ce7dfb0_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1ce7e050_0 .net "instruction", 31 0, v000001ee1cf2b820_0;  alias, 1 drivers
v000001ee1ce7d0b0_0 .net "pc", 63 0, v000001ee1cf2ace0_0;  alias, 1 drivers
S_000001ee1cdcf860 .scope module, "JumpAdder" "alu" 3 144, 4 2 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUctr";
    .port_info 1 /INPUT 64 "A";
    .port_info 2 /INPUT 64 "B";
    .port_info 3 /OUTPUT 64 "Out";
    .port_info 4 /OUTPUT 1 "Zero";
v000001ee1ce7d150_0 .net "A", 63 0, v000001ee1ce7dbf0_0;  alias, 1 drivers
L_000001ee1cf34078 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ee1cf2b780_0 .net "ALUctr", 3 0, L_000001ee1cf34078;  1 drivers
v000001ee1cf2ac40_0 .net "B", 63 0, v000001ee1ce7d1f0_0;  alias, 1 drivers
v000001ee1cf2ae20_0 .var "Out", 63 0;
v000001ee1cf2ab00_0 .var "Zero", 0 0;
E_000001ee1ce299c0 .event anyedge, v000001ee1cf2b780_0, v000001ee1ce7dbf0_0, v000001ee1ce7d1f0_0, v000001ee1ce7d5b0_0;
S_000001ee1cdd5cb0 .scope module, "MEM_WB" "mem_wb" 3 196, 9 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "read_data";
    .port_info 2 /INPUT 64 "alu_result";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 1 "regWrite";
    .port_info 5 /INPUT 1 "memtoReg";
    .port_info 6 /OUTPUT 64 "Read_data";
    .port_info 7 /OUTPUT 64 "Alu_result";
    .port_info 8 /OUTPUT 5 "Write_reg";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
v000001ee1cf2aec0_0 .var "Alu_result", 63 0;
v000001ee1cf2be60_0 .var "MemtoReg", 0 0;
v000001ee1cf2a920_0 .var "Read_data", 63 0;
v000001ee1cf2a560_0 .var "RegWrite", 0 0;
v000001ee1cf2b8c0_0 .var "Write_reg", 4 0;
v000001ee1cf2a1a0_0 .net "alu_result", 63 0, v000001ee1ce3a250_0;  alias, 1 drivers
v000001ee1cf2bc80_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1cf2baa0_0 .net "memtoReg", 0 0, v000001ee1ce39df0_0;  alias, 1 drivers
v000001ee1cf2a6a0_0 .net "read_data", 63 0, v000001ee1cf2b1e0_0;  alias, 1 drivers
v000001ee1cf2bdc0_0 .net "regWrite", 0 0, v000001ee1ce7d970_0;  alias, 1 drivers
v000001ee1cf2a060_0 .net "write_reg", 4 0, v000001ee1ce7e370_0;  alias, 1 drivers
S_000001ee1cdd5e40 .scope module, "PC" "pc" 3 33, 10 3 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "jump";
    .port_info 2 /INPUT 1 "en_jump";
    .port_info 3 /OUTPUT 64 "counter";
v000001ee1cf2bb40_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1cf2ace0_0 .var "counter", 63 0;
v000001ee1cf2b000_0 .net "en_jump", 0 0, L_000001ee1ce41c60;  alias, 1 drivers
v000001ee1cf2b460_0 .net "jump", 63 0, v000001ee1ce3a2f0_0;  alias, 1 drivers
E_000001ee1ce29780 .event negedge, v000001ee1ce7cd90_0;
S_000001ee1cdd5fd0 .scope module, "ROM" "rom" 3 37, 11 3 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 64 "counter";
    .port_info 2 /OUTPUT 32 "instruction";
v000001ee1cf2a240_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1cf2a420_0 .net "counter", 63 0, v000001ee1cf2ace0_0;  alias, 1 drivers
v000001ee1cf2b820_0 .var "instruction", 31 0;
v000001ee1cf2aba0 .array "instructions", 0 31, 31 0;
S_000001ee1cdd1780 .scope module, "alusrc_mux" "alusrc_mux" 3 131, 12 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "reg2";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "alusrc";
    .port_info 3 /OUTPUT 64 "out";
v000001ee1cf2ad80_0 .net "address", 63 0, v000001ee1ce7d1f0_0;  alias, 1 drivers
v000001ee1cf2a600_0 .net "alusrc", 0 0, v000001ee1ce7d790_0;  alias, 1 drivers
v000001ee1cf2bd20_0 .var "out", 63 0;
v000001ee1cf2af60_0 .net "reg2", 63 0, v000001ee1ce7e550_0;  alias, 1 drivers
E_000001ee1ce29200 .event anyedge, v000001ee1ce7d790_0, v000001ee1ce7cbb0_0, v000001ee1ce7d1f0_0;
S_000001ee1cdd1910 .scope module, "control_unit" "control_unit" 3 78, 13 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 11 "Instruction";
    .port_info 1 /OUTPUT 1 "Reg2Loc";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "UncBranch";
    .port_info 9 /OUTPUT 2 "AluOp";
v000001ee1cf2a9c0_0 .var "ALUSrc", 0 0;
v000001ee1cf2b5a0_0 .var "AluOp", 1 0;
v000001ee1cf2b500_0 .var "Branch", 0 0;
v000001ee1cf2a740_0 .net "Instruction", 10 0, L_000001ee1cf32b50;  1 drivers
v000001ee1cf2bf00_0 .var "MemRead", 0 0;
v000001ee1cf2a7e0_0 .var "MemWrite", 0 0;
v000001ee1cf2b140_0 .var "MemtoReg", 0 0;
v000001ee1cf2a4c0_0 .var "Reg2Loc", 0 0;
v000001ee1cf2a2e0_0 .var "RegWrite", 0 0;
v000001ee1cf2b960_0 .var "UncBranch", 0 0;
E_000001ee1ce298c0 .event anyedge, v000001ee1cf2a740_0;
S_000001ee1cdd1aa0 .scope module, "memtoreg_mux" "memtoreg_mux" 3 213, 14 3 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "ALU_result";
    .port_info 1 /INPUT 64 "data";
    .port_info 2 /INPUT 1 "src";
    .port_info 3 /OUTPUT 64 "out";
v000001ee1cf2bbe0_0 .net "ALU_result", 63 0, v000001ee1cf2aec0_0;  alias, 1 drivers
v000001ee1cf2a380_0 .net "data", 63 0, v000001ee1cf2a920_0;  alias, 1 drivers
v000001ee1cf2ba00_0 .var "out", 63 0;
v000001ee1cf2b0a0_0 .net "src", 0 0, v000001ee1cf2be60_0;  alias, 1 drivers
E_000001ee1ce29940 .event anyedge, v000001ee1cf2be60_0, v000001ee1cf2aec0_0, v000001ee1cf2a920_0;
S_000001ee1ce05e20 .scope module, "ram" "ram" 3 186, 15 4 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "address";
    .port_info 1 /INPUT 1 "read_en";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 64 "data_in";
    .port_info 4 /OUTPUT 64 "out";
v000001ee1cf2a880_0 .net "address", 63 0, v000001ee1ce3a250_0;  alias, 1 drivers
v000001ee1cf2a100 .array "data", 0 31, 63 0;
v000001ee1cf2aa60_0 .net "data_in", 63 0, v000001ee1ce3a070_0;  alias, 1 drivers
v000001ee1cf2b280_0 .var/i "initCount", 31 0;
v000001ee1cf2b1e0_0 .var "out", 63 0;
v000001ee1cf2b320_0 .net "read_en", 0 0, v000001ee1ce39d50_0;  alias, 1 drivers
v000001ee1cf2b3c0_0 .net "write_en", 0 0, v000001ee1ce39fd0_0;  alias, 1 drivers
E_000001ee1ce290c0/0 .event anyedge, v000001ee1ce39fd0_0, v000001ee1ce3a070_0, v000001ee1ce3a250_0, v000001ee1ce39d50_0;
v000001ee1cf2a100_0 .array/port v000001ee1cf2a100, 0;
v000001ee1cf2a100_1 .array/port v000001ee1cf2a100, 1;
v000001ee1cf2a100_2 .array/port v000001ee1cf2a100, 2;
v000001ee1cf2a100_3 .array/port v000001ee1cf2a100, 3;
E_000001ee1ce290c0/1 .event anyedge, v000001ee1cf2a100_0, v000001ee1cf2a100_1, v000001ee1cf2a100_2, v000001ee1cf2a100_3;
v000001ee1cf2a100_4 .array/port v000001ee1cf2a100, 4;
v000001ee1cf2a100_5 .array/port v000001ee1cf2a100, 5;
v000001ee1cf2a100_6 .array/port v000001ee1cf2a100, 6;
v000001ee1cf2a100_7 .array/port v000001ee1cf2a100, 7;
E_000001ee1ce290c0/2 .event anyedge, v000001ee1cf2a100_4, v000001ee1cf2a100_5, v000001ee1cf2a100_6, v000001ee1cf2a100_7;
v000001ee1cf2a100_8 .array/port v000001ee1cf2a100, 8;
v000001ee1cf2a100_9 .array/port v000001ee1cf2a100, 9;
v000001ee1cf2a100_10 .array/port v000001ee1cf2a100, 10;
v000001ee1cf2a100_11 .array/port v000001ee1cf2a100, 11;
E_000001ee1ce290c0/3 .event anyedge, v000001ee1cf2a100_8, v000001ee1cf2a100_9, v000001ee1cf2a100_10, v000001ee1cf2a100_11;
v000001ee1cf2a100_12 .array/port v000001ee1cf2a100, 12;
v000001ee1cf2a100_13 .array/port v000001ee1cf2a100, 13;
v000001ee1cf2a100_14 .array/port v000001ee1cf2a100, 14;
v000001ee1cf2a100_15 .array/port v000001ee1cf2a100, 15;
E_000001ee1ce290c0/4 .event anyedge, v000001ee1cf2a100_12, v000001ee1cf2a100_13, v000001ee1cf2a100_14, v000001ee1cf2a100_15;
v000001ee1cf2a100_16 .array/port v000001ee1cf2a100, 16;
v000001ee1cf2a100_17 .array/port v000001ee1cf2a100, 17;
v000001ee1cf2a100_18 .array/port v000001ee1cf2a100, 18;
v000001ee1cf2a100_19 .array/port v000001ee1cf2a100, 19;
E_000001ee1ce290c0/5 .event anyedge, v000001ee1cf2a100_16, v000001ee1cf2a100_17, v000001ee1cf2a100_18, v000001ee1cf2a100_19;
v000001ee1cf2a100_20 .array/port v000001ee1cf2a100, 20;
v000001ee1cf2a100_21 .array/port v000001ee1cf2a100, 21;
v000001ee1cf2a100_22 .array/port v000001ee1cf2a100, 22;
v000001ee1cf2a100_23 .array/port v000001ee1cf2a100, 23;
E_000001ee1ce290c0/6 .event anyedge, v000001ee1cf2a100_20, v000001ee1cf2a100_21, v000001ee1cf2a100_22, v000001ee1cf2a100_23;
v000001ee1cf2a100_24 .array/port v000001ee1cf2a100, 24;
v000001ee1cf2a100_25 .array/port v000001ee1cf2a100, 25;
v000001ee1cf2a100_26 .array/port v000001ee1cf2a100, 26;
v000001ee1cf2a100_27 .array/port v000001ee1cf2a100, 27;
E_000001ee1ce290c0/7 .event anyedge, v000001ee1cf2a100_24, v000001ee1cf2a100_25, v000001ee1cf2a100_26, v000001ee1cf2a100_27;
v000001ee1cf2a100_28 .array/port v000001ee1cf2a100, 28;
v000001ee1cf2a100_29 .array/port v000001ee1cf2a100, 29;
v000001ee1cf2a100_30 .array/port v000001ee1cf2a100, 30;
v000001ee1cf2a100_31 .array/port v000001ee1cf2a100, 31;
E_000001ee1ce290c0/8 .event anyedge, v000001ee1cf2a100_28, v000001ee1cf2a100_29, v000001ee1cf2a100_30, v000001ee1cf2a100_31;
E_000001ee1ce290c0 .event/or E_000001ee1ce290c0/0, E_000001ee1ce290c0/1, E_000001ee1ce290c0/2, E_000001ee1ce290c0/3, E_000001ee1ce290c0/4, E_000001ee1ce290c0/5, E_000001ee1ce290c0/6, E_000001ee1ce290c0/7, E_000001ee1ce290c0/8;
S_000001ee1ce05fb0 .scope module, "reg2loc_mux" "reg2loc_mux" 3 55, 16 1 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "in_cable";
    .port_info 3 /OUTPUT 5 "out";
v000001ee1cf2b640_0 .net "a", 4 0, L_000001ee1cf337d0;  1 drivers
v000001ee1cf2b6e0_0 .net "b", 4 0, L_000001ee1cf32fb0;  1 drivers
v000001ee1cf2c070_0 .net "in_cable", 0 0, L_000001ee1cf33410;  1 drivers
v000001ee1cf2d650_0 .var "out", 4 0;
E_000001ee1ce29140 .event anyedge, v000001ee1cf2c070_0, v000001ee1cf2b640_0, v000001ee1cf2b6e0_0;
S_000001ee1ce06140 .scope module, "regs" "regs" 3 59, 17 4 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "add1";
    .port_info 2 /INPUT 5 "add2";
    .port_info 3 /INPUT 5 "write_add";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_1";
    .port_info 7 /OUTPUT 64 "read_2";
v000001ee1cf2c4d0_0 .net "add1", 4 0, L_000001ee1cf32a10;  1 drivers
v000001ee1cf2d8d0_0 .net "add2", 4 0, v000001ee1cf2d650_0;  alias, 1 drivers
v000001ee1cf2d1f0_0 .net "clock", 0 0, v000001ee1cf33050_0;  alias, 1 drivers
v000001ee1cf2cf70_0 .var/i "i", 31 0;
v000001ee1cf2d6f0_0 .var "read_1", 63 0;
v000001ee1cf2c570_0 .var "read_2", 63 0;
v000001ee1cf2c610 .array "regs", 0 31, 63 0;
v000001ee1cf2d970_0 .var/i "u", 31 0;
v000001ee1cf2da10_0 .net "write_add", 4 0, v000001ee1cf2b8c0_0;  alias, 1 drivers
v000001ee1cf2dd30_0 .net "write_data", 63 0, v000001ee1cf2ba00_0;  alias, 1 drivers
v000001ee1cf2c750_0 .net "write_en", 0 0, v000001ee1cf2a560_0;  alias, 1 drivers
S_000001ee1cf2f9f0 .scope module, "sign_extender" "sign_extender" 3 70, 18 4 0, S_000001ee1ce3f1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
v000001ee1cf2c6b0_0 .net "in", 31 0, v000001ee1ce7ced0_0;  alias, 1 drivers
v000001ee1cf2c1b0_0 .var "out", 63 0;
E_000001ee1ce29180 .event anyedge, v000001ee1ce7ce30_0, v000001ee1ce7d830_0;
    .scope S_000001ee1cdd5e40;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001ee1cf2ace0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_000001ee1cdd5e40;
T_1 ;
    %wait E_000001ee1ce29780;
    %load/vec4 v000001ee1cf2b000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001ee1cf2ace0_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001ee1cf2ace0_0, 0;
T_1.0 ;
    %vpi_call 10 19 "$display", "Counter: %d", v000001ee1cf2ace0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee1cdd5e40;
T_2 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1cf2b000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001ee1cf2b460_0;
    %addi 1, 0, 64;
    %assign/vec4 v000001ee1cf2ace0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ee1cdd5fd0;
T_3 ;
    %vpi_call 11 13 "$readmemb", "instructions.txt", v000001ee1cf2aba0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001ee1cdd5fd0;
T_4 ;
    %wait E_000001ee1ce29780;
    %ix/getv 4, v000001ee1cf2a420_0;
    %load/vec4a v000001ee1cf2aba0, 4;
    %assign/vec4 v000001ee1cf2b820_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ee1cdc75e0;
T_5 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1ce7d0b0_0;
    %store/vec4 v000001ee1ce7d010_0, 0, 64;
    %load/vec4 v000001ee1ce7e050_0;
    %store/vec4 v000001ee1ce7ced0_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ee1ce05fb0;
T_6 ;
    %wait E_000001ee1ce29140;
    %load/vec4 v000001ee1cf2c070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001ee1cf2b640_0;
    %assign/vec4 v000001ee1cf2d650_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ee1cf2b6e0_0;
    %assign/vec4 v000001ee1cf2d650_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ee1ce06140;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee1cf2c610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee1cf2cf70_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001ee1cf2cf70_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001ee1cf2cf70_0;
    %pad/s 64;
    %ix/getv/s 3, v000001ee1cf2cf70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee1cf2c610, 0, 4;
    %load/vec4 v000001ee1cf2cf70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee1cf2cf70_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001ee1ce06140;
T_8 ;
    %wait E_000001ee1ce29780;
    %load/vec4 v000001ee1cf2c4d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ee1cf2c610, 4;
    %store/vec4 v000001ee1cf2d6f0_0, 0, 64;
    %load/vec4 v000001ee1cf2d8d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ee1cf2c610, 4;
    %store/vec4 v000001ee1cf2c570_0, 0, 64;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ee1ce06140;
T_9 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1cf2c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ee1cf2dd30_0;
    %load/vec4 v000001ee1cf2da10_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001ee1cf2c610, 4, 0;
T_9.0 ;
    %vpi_call 17 47 "$display", "-----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee1cf2d970_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001ee1cf2d970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %vpi_call 17 48 "$display", "Reg %d: %d", v000001ee1cf2d970_0, &A<v000001ee1cf2c610, v000001ee1cf2d970_0 > {0 0 0};
    %load/vec4 v000001ee1cf2d970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee1cf2d970_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ee1cf2f9f0;
T_10 ;
    %wait E_000001ee1ce29180;
    %load/vec4 v000001ee1cf2c6b0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001ee1cf2c6b0_0;
    %parti/s 26, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
    %load/vec4 v000001ee1cf2c1b0_0;
    %parti/s 1, 25, 6;
    %replicate 64;
    %pad/u 38;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ee1cf2c6b0_0;
    %parti/s 8, 24, 6;
    %cmpi/e 180, 0, 8;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v000001ee1cf2c6b0_0;
    %parti/s 19, 5, 4;
    %pad/u 20;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
    %load/vec4 v000001ee1cf2c1b0_0;
    %parti/s 1, 19, 6;
    %replicate 64;
    %pad/u 44;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001ee1cf2c6b0_0;
    %parti/s 9, 12, 5;
    %pad/u 10;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
    %load/vec4 v000001ee1cf2c1b0_0;
    %parti/s 1, 9, 5;
    %replicate 64;
    %pad/u 54;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001ee1cf2c1b0_0, 4, 5;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ee1cdd1910;
T_11 ;
    %wait E_000001ee1ce298c0;
    %load/vec4 v000001ee1cf2a740_0;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 1447, 7, 11;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 191, 31, 11;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 1880, 776, 11;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2a2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b500_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ee1cf2b5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2b960_0, 0;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ee1cdc7450;
T_12 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1ce7ce30_0;
    %parti/s 11, 21, 6;
    %store/vec4 v000001ee1ce7ccf0_0, 0, 11;
    %load/vec4 v000001ee1ce7ce30_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001ee1ce7ca70_0, 0, 5;
    %load/vec4 v000001ee1ce7de70_0;
    %store/vec4 v000001ee1ce7e4b0_0, 0, 64;
    %load/vec4 v000001ee1ce7e870_0;
    %store/vec4 v000001ee1ce7e550_0, 0, 64;
    %load/vec4 v000001ee1ce7d830_0;
    %store/vec4 v000001ee1ce7d1f0_0, 0, 64;
    %load/vec4 v000001ee1ce7cf70_0;
    %store/vec4 v000001ee1ce7dbf0_0, 0, 64;
    %load/vec4 v000001ee1ce7db50_0;
    %store/vec4 v000001ee1ce7ddd0_0, 0, 2;
    %load/vec4 v000001ee1ce7e5f0_0;
    %store/vec4 v000001ee1ce7d790_0, 0, 1;
    %load/vec4 v000001ee1ce7dd30_0;
    %store/vec4 v000001ee1ce7e2d0_0, 0, 1;
    %load/vec4 v000001ee1ce7d6f0_0;
    %store/vec4 v000001ee1ce7d650_0, 0, 1;
    %load/vec4 v000001ee1ce7e730_0;
    %store/vec4 v000001ee1ce7e410_0, 0, 1;
    %load/vec4 v000001ee1ce7c9d0_0;
    %store/vec4 v000001ee1ce7cc50_0, 0, 1;
    %load/vec4 v000001ee1ce7dab0_0;
    %store/vec4 v000001ee1ce7d8d0_0, 0, 1;
    %load/vec4 v000001ee1ce7dc90_0;
    %store/vec4 v000001ee1ce7d290_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ee1cdd1780;
T_13 ;
    %wait E_000001ee1ce29200;
    %load/vec4 v000001ee1cf2a600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000001ee1cf2af60_0;
    %assign/vec4 v000001ee1cf2bd20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001ee1cf2ad80_0;
    %assign/vec4 v000001ee1cf2bd20_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001ee1cdf0e00;
T_14 ;
    %wait E_000001ee1ce29800;
    %load/vec4 v000001ee1ce3a390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.0 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %and;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.1 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %or;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %add;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %sub;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v000001ee1ce39850_0;
    %load/vec4 v000001ee1ce39f30_0;
    %or;
    %inv;
    %assign/vec4 v000001ee1ce3a110_0, 0;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %load/vec4 v000001ee1ce3a110_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1ce39990_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1ce39990_0, 0;
T_14.11 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001ee1cdf0f90;
T_15 ;
    %wait E_000001ee1ce29a00;
    %load/vec4 v000001ee1ce39e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ee1ce39a30_0, 0, 4;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001ee1ce39a30_0, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001ee1ce39b70_0;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ee1ce39a30_0, 0;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ee1ce39a30_0, 0;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee1ce39a30_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ee1ce39a30_0, 0;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ee1cdcf860;
T_16 ;
    %wait E_000001ee1ce299c0;
    %load/vec4 v000001ee1cf2b780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.0 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %and;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.1 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %or;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.2 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %add;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.3 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %sub;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_16.8, 8;
    %pushi/vec4 1, 0, 64;
    %jmp/1 T_16.9, 8;
T_16.8 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_16.9, 8;
 ; End of false expr.
    %blend;
T_16.9;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v000001ee1ce7d150_0;
    %load/vec4 v000001ee1cf2ac40_0;
    %or;
    %inv;
    %assign/vec4 v000001ee1cf2ae20_0, 0;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %load/vec4 v000001ee1cf2ae20_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee1cf2ab00_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee1cf2ab00_0, 0;
T_16.11 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ee1cdf1120;
T_17 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1ce7d5b0_0;
    %store/vec4 v000001ee1ce3a2f0_0, 0, 64;
    %load/vec4 v000001ee1ce7da10_0;
    %store/vec4 v000001ee1ce3a250_0, 0, 64;
    %load/vec4 v000001ee1ce7d330_0;
    %store/vec4 v000001ee1ce7d3d0_0, 0, 1;
    %load/vec4 v000001ee1ce7cbb0_0;
    %store/vec4 v000001ee1ce3a070_0, 0, 64;
    %load/vec4 v000001ee1ce7df10_0;
    %store/vec4 v000001ee1ce7e370_0, 0, 5;
    %load/vec4 v000001ee1ce7d470_0;
    %store/vec4 v000001ee1ce39ad0_0, 0, 1;
    %load/vec4 v000001ee1ce7e230_0;
    %store/vec4 v000001ee1ce39d50_0, 0, 1;
    %load/vec4 v000001ee1ce7e0f0_0;
    %store/vec4 v000001ee1ce39fd0_0, 0, 1;
    %load/vec4 v000001ee1ce7d510_0;
    %store/vec4 v000001ee1ce7d970_0, 0, 1;
    %load/vec4 v000001ee1ce7e190_0;
    %store/vec4 v000001ee1ce39df0_0, 0, 1;
    %load/vec4 v000001ee1ce7e7d0_0;
    %store/vec4 v000001ee1ce7e690_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001ee1ce05e20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee1cf2b280_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001ee1cf2b280_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v000001ee1cf2b280_0;
    %pad/s 64;
    %muli 100, 0, 64;
    %ix/getv/s 4, v000001ee1cf2b280_0;
    %store/vec4a v000001ee1cf2a100, 4, 0;
    %load/vec4 v000001ee1cf2b280_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee1cf2b280_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001ee1ce05e20;
T_19 ;
    %wait E_000001ee1ce290c0;
    %load/vec4 v000001ee1cf2b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v000001ee1cf2aa60_0;
    %ix/getv 3, v000001ee1cf2a880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee1cf2a100, 0, 4;
T_19.0 ;
    %load/vec4 v000001ee1cf2b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %ix/getv 4, v000001ee1cf2a880_0;
    %load/vec4a v000001ee1cf2a100, 4;
    %assign/vec4 v000001ee1cf2b1e0_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001ee1cdd5cb0;
T_20 ;
    %wait E_000001ee1ce29d00;
    %load/vec4 v000001ee1cf2a6a0_0;
    %store/vec4 v000001ee1cf2a920_0, 0, 64;
    %load/vec4 v000001ee1cf2a1a0_0;
    %store/vec4 v000001ee1cf2aec0_0, 0, 64;
    %load/vec4 v000001ee1cf2a060_0;
    %store/vec4 v000001ee1cf2b8c0_0, 0, 5;
    %load/vec4 v000001ee1cf2bdc0_0;
    %store/vec4 v000001ee1cf2a560_0, 0, 1;
    %load/vec4 v000001ee1cf2baa0_0;
    %store/vec4 v000001ee1cf2be60_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_000001ee1cdd1aa0;
T_21 ;
    %wait E_000001ee1ce29940;
    %load/vec4 v000001ee1cf2b0a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000001ee1cf2bbe0_0;
    %assign/vec4 v000001ee1cf2ba00_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001ee1cf2a380_0;
    %assign/vec4 v000001ee1cf2ba00_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001ee1ce3f1d0;
T_22 ;
    %wait E_000001ee1ce29d00;
    %vpi_call 3 127 "$display", 32'b00000000000000000000000000000000 {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_000001ee1ce3f040;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001ee1cf33050_0;
    %inv;
    %store/vec4 v000001ee1cf33050_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000001ee1ce3f040;
T_24 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ee1ce3f1d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee1cf33050_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU_64.v";
    "./Aluctrl.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Rom.v";
    "./ALUSrc_mux.v";
    "./control_unit.v";
    "./MemtoReg_mux.v";
    "./Ram.v";
    "./Reg2loc_mux.v";
    "./Regs.v";
    "./Sign_extender.v";
