// Seed: 3927176366
module module_0;
  assign module_1.type_2 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  wire  id_3
);
  wire id_5;
  wire id_6;
  if (id_5) begin : LABEL_0
    assign id_6 = id_5;
  end
  module_0 modCall_1 ();
  id_7(
      id_0
  );
  wire id_8;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  always id_1 <= id_2;
  id_3(
      id_2
  );
  module_0 modCall_1 ();
endmodule
module module_3;
  initial $display("" & 1, id_1);
  module_0 modCall_1 ();
endmodule
