# Simplified version of a single cycle RISC-V processor using Verilog
Final Project for EC 413 Computer Architecture at Boston University
