<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="a" LoopLoc="/home/franz/workspace/hls_component/add.cpp:11:26" LoopName="VITIS_LOOP_11_1" ParentFunc="mac" Length="variable" Direction="read" AccessID="a4seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:12:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="b" LoopLoc="/home/franz/workspace/hls_component/add.cpp:11:26" LoopName="VITIS_LOOP_11_1" ParentFunc="mac" Length="variable" Direction="read" AccessID="b5seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:12:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="/home/franz/workspace/hls_component/add.cpp:12:18" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by store" resolution="214-231" BundleName="gmem" VarName="c" ParentFunc="mac" OrigID="for.inc.load.10" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:12:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="/home/franz/workspace/hls_component/add.cpp:12:18" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem" VarName="c" ParentFunc="mac" OrigID="for.inc.store.12" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:12:18" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="a" LoopLoc="/home/franz/workspace/hls_component/add.cpp:11:26" LoopName="VITIS_LOOP_11_1" ParentFunc="mac" OrigID="a4seq" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:11:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem" VarName="b" LoopLoc="/home/franz/workspace/hls_component/add.cpp:11:26" LoopName="VITIS_LOOP_11_1" ParentFunc="mac" OrigID="b5seq" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:11:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="mac" Direction="read" OrigID="seq" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:11:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="/home/franz/workspace/hls_component/add.cpp:11:26" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="mac" Direction="read" OrigID="seq1" OrigAccess-DebugLoc="/home/franz/workspace/hls_component/add.cpp:11:26" OrigDirection="read"/>
</VitisHLS:BurstInfo>

