strict digraph "compose( ,  )" {
	node [label="\N"];
	"83:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc74ab2f5d0>",
		fillcolor=turquoise,
		label="83:BL
tap[0] <= i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74ab2f550>]",
		style=filled,
		typ=Block];
	"Leaf_82:AL"	 [def_var="['tap']",
		label="Leaf_82:AL"];
	"83:BL" -> "Leaf_82:AL"	 [cond="[]",
		lineno=None];
	"Leaf_74:AL"	 [def_var="['coeff', 'sgn']",
		label="Leaf_74:AL"];
	"91:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc74af04350>",
		clk_sens=True,
		fillcolor=gold,
		label="91:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['acc', 'cnt', 'pTaps', 'sgn', 'rst', 'mult']"];
	"Leaf_74:AL" -> "91:AL";
	"89:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fc74af04150>",
		def_var="['mult']",
		fillcolor=deepskyblue,
		label="89:AS
mult = coeff[cnt[3:0]] * tap[cnt[3:0]];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['coeff', 'cnt', 'tap', 'cnt']"];
	"Leaf_74:AL" -> "89:AS";
	"74:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc74aafbb90>",
		clk_sens=True,
		fillcolor=gold,
		label="74:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['din', 'wr']"];
	"75:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74aafb610>",
		fillcolor=springgreen,
		label="75:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"74:AL" -> "75:IF"	 [cond="[]",
		lineno=None];
	"Leaf_82:AL" -> "89:AS";
	"102:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74af09450>",
		fillcolor=springgreen,
		label="102:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"103:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09610>",
		fillcolor=firebrick,
		label="103:NS
o <= acc[30:16];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09610>]",
		style=filled,
		typ=NonblockingSubstitution];
	"102:IF" -> "103:NS"	 [cond="['cnt']",
		label="(cnt == 8'd0)",
		lineno=102];
	"97:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af04fd0>",
		fillcolor=firebrick,
		label="97:NS
acc <= (sgn[cnt[3:0]])? acc - mult : acc + mult;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af04fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_91:AL"	 [def_var="['acc']",
		label="Leaf_91:AL"];
	"97:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"75:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fc74aafbf50>",
		fillcolor=turquoise,
		label="75:BL
coeff[adr] <= din[11:0];
sgn[adr] <= din[12];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74aafbe50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fc74ab2f150>]",
		style=filled,
		typ=Block];
	"75:BL" -> "Leaf_74:AL"	 [cond="[]",
		lineno=None];
	"92:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74af04490>",
		fillcolor=springgreen,
		label="92:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"91:AL" -> "92:IF"	 [cond="[]",
		lineno=None];
	"Leaf_99:AL"	 [def_var="['o']",
		label="Leaf_99:AL"];
	"103:NS" -> "Leaf_99:AL"	 [cond="[]",
		lineno=None];
	"96:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74af04c90>",
		fillcolor=springgreen,
		label="96:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"96:IF" -> "97:NS"	 [cond="['cnt', 'pTaps']",
		label="(cnt < pTaps)",
		lineno=96];
	"82:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc74ab2f290>",
		clk_sens=True,
		fillcolor=gold,
		label="82:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['i', 'cnt']"];
	"83:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74ab2f250>",
		fillcolor=springgreen,
		label="83:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"82:AL" -> "83:IF"	 [cond="[]",
		lineno=None];
	"75:IF" -> "75:BL"	 [cond="['wr']",
		label=wr,
		lineno=75];
	"93:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af044d0>",
		fillcolor=firebrick,
		label="93:NS
acc <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af044d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"92:IF" -> "93:NS"	 [cond="['rst']",
		label=rst,
		lineno=92];
	"94:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74af04ad0>",
		fillcolor=springgreen,
		label="94:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"92:IF" -> "94:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=92];
	"100:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc74af09250>",
		fillcolor=springgreen,
		label="100:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"100:IF" -> "102:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=100];
	"101:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09290>",
		fillcolor=firebrick,
		label="101:NS
o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af09290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"100:IF" -> "101:NS"	 [cond="['rst']",
		label=rst,
		lineno=100];
	"Leaf_91:AL" -> "91:AL";
	"99:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fc74af04c50>",
		clk_sens=True,
		fillcolor=gold,
		label="99:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'acc', 'cnt']"];
	"Leaf_91:AL" -> "99:AL";
	"89:AS" -> "91:AL";
	"83:IF" -> "83:BL"	 [cond="['cnt']",
		label="(cnt == 8'd0)",
		lineno=83];
	"95:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af049d0>",
		fillcolor=firebrick,
		label="95:NS
acc <= (sgn[cnt[3:0]])? 0 - mult : 0 + mult;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc74af049d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"95:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"101:NS" -> "Leaf_99:AL"	 [cond="[]",
		lineno=None];
	"93:NS" -> "Leaf_91:AL"	 [cond="[]",
		lineno=None];
	"99:AL" -> "100:IF"	 [cond="[]",
		lineno=None];
	"94:IF" -> "96:IF"	 [cond="['cnt']",
		label="!((cnt == 8'd0))",
		lineno=94];
	"94:IF" -> "95:NS"	 [cond="['cnt']",
		label="(cnt == 8'd0)",
		lineno=94];
}
