Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8db414b6306f4d3981553422de54bb3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_xnor_popcount_behav xil_defaultlib.test_xnor_popcount -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture xnor_pop of entity xil_defaultlib.xnor_popcount [xnor_popcount_default]
Compiling architecture tb of entity xil_defaultlib.test_xnor_popcount
Built simulation snapshot test_xnor_popcount_behav
