// Seed: 1122033898
module module_0;
  logic id_0;
  reg   id_1;
  initial begin
    id_1 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  logic id_3, id_4;
  type_7 id_5 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4()
  );
endmodule
