#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun May 02 02:04:33 2021
# Process ID: 17084
# Log file: D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_4/planAhead.log
# Journal file: D:/Work Zone/FPGA/TX/TX_UART_Module/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Work Zone/FPGA/TX/TX_UART_Module/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin H8 [get_ports rx_id]
endgroup
set_property is_loc_fixed false [get_ports [list  rx_id]]
set_property package_pin "" [get_ports [list  TX]]
startgroup
set_property package_pin H17 [get_ports rx_id]
endgroup
startgroup
set_property package_pin H8 [get_ports reset]
endgroup
startgroup
set_property package_pin B21 [get_ports TX]
endgroup
set_property is_loc_fixed false [get_ports [list  TX]]
set_property is_loc_fixed true [get_ports [list  TX]]
startgroup
set_property package_pin D17 [get_ports {Leds[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {Leds[0]}]]
set_property is_loc_fixed true [get_ports [list  {Leds[0]}]]
startgroup
set_property package_pin AB4 [get_ports {Leds[1]}]
endgroup
startgroup
set_property package_pin D21 [get_ports {Leds[2]}]
endgroup
startgroup
set_property package_pin W15 [get_ports {Leds[3]}]
endgroup
save_constraints
