// Seed: 4195474119
module module_0 (
    input wand id_0,
    input tri  id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd37,
    parameter id_5 = 32'd70
) (
    input  wor id_0,
    output wor id_1
);
  uwire id_3 = 1'b0;
  logic _id_4;
  initial begin : LABEL_0
    #1;
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire [1 : -1] _id_5 = id_0;
  wire id_6 = id_6;
  logic [-1 : id_5] id_7;
  logic [id_4 : -1] id_8;
  always @(posedge id_0 | -1) begin : LABEL_1
    id_8[id_4] <= -1'h0;
  end
  wire id_9 = id_4;
endmodule
