library ieee;
use ieee.std_logic_1164.all;

entity counter is
	port (
		CLK : in std_logic;
		RST : in std_logic;
		OTPT : out std_logic_vector(3 downto 0)
	);
end entity counter;

architecture counter_arch of counter is
	signal counter : std_logic_vector(3 downto 0);
begin
	main : process(CLK, RST)
	begin
		if(RST = '1') then counter <= '000';
	end process main;
	
	OTPT <= counter;

end architecture counter_arch;