<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/Pll_altpll_0.vo"
   type="VERILOG"
   library="altpll_0" />
 <file path="simulation/Pll.v" type="VERILOG" />
 <topLevel name="Pll" />
 <deviceFamily name="cyclone10lp" />
</simPackage>
