Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/imana/OneDrive/Documents/GitHub/Core0/CoreTest_isim_beh.exe" -prj "C:/Users/imana/OneDrive/Documents/GitHub/Core0/CoreTest_beh.prj" "work.CoreTest" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core0/Core.v" into library work
Analyzing Verilog file "C:/Users/imana/OneDrive/Documents/GitHub/Core0/CoreTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Core
Compiling module CoreTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/imana/OneDrive/Documents/GitHub/Core0/CoreTest_isim_beh.exe
Fuse Memory Usage: 27544 KB
Fuse CPU Usage: 390 ms
