Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 24 17:20:30 2017
| Host         : Wings-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file debug_timing_summary_routed.rpt -rpx debug_timing_summary_routed.rpx
| Design       : debug
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 558 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.742        0.000                      0                 1909        0.060        0.000                      0                 1909        3.000        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.910        0.000                      0                 1488        0.135        0.000                      0                 1488        4.230        0.000                       0                   381  
  clk_out2_clk_wiz_0         34.607        0.000                      0                  421        0.166        0.000                      0                  421       19.500        0.000                       0                   180  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.910        0.000                      0                 1488        0.135        0.000                      0                 1488        4.230        0.000                       0                   381  
  clk_out2_clk_wiz_0_1       34.610        0.000                      0                  421        0.166        0.000                      0                  421       19.500        0.000                       0                   180  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.742        0.000                      0                  495        0.374        0.000                      0                  495  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.910        0.000                      0                 1488        0.060        0.000                      0                 1488  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.745        0.000                      0                  495        0.378        0.000                      0                  495  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         34.607        0.000                      0                  421        0.072        0.000                      0                  421  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.910        0.000                      0                 1488        0.060        0.000                      0                 1488  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.742        0.000                      0                  495        0.374        0.000                      0                  495  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.745        0.000                      0                  495        0.378        0.000                      0                  495  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       34.607        0.000                      0                  421        0.072        0.000                      0                  421  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.126ns (32.405%)  route 4.435ns (67.595%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.194    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.104    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.126ns (32.634%)  route 4.389ns (67.366%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.088    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.223ns (33.652%)  route 4.383ns (66.348%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.690    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.787 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.239    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.610    
                         clock uncertainty           -0.074     9.536    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     9.188    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/explore_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.811ns (42.375%)  route 3.823ns (57.625%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247    -0.370    get_contour/clk_out1
    SLICE_X61Y98         FDSE                                         r  get_contour/addr_curr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDSE (Prop_fdse_C_Q)         0.341    -0.029 r  get_contour/addr_curr_reg[12]/Q
                         net (fo=17, routed)          0.827     0.798    get_contour/addr_curr[12]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.196 r  get_contour/state2_inferred__1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.196    get_contour/state2_inferred__1_carry__1_i_1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.426 f  get_contour/state2_inferred__1_carry__2_i_1/O[1]
                         net (fo=4, routed)           0.470     1.896    get_contour/state3[15]
    SLICE_X48Y103        LUT1 (Prop_lut1_I0_O)        0.225     2.121 r  get_contour/state2_inferred__1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.121    get_contour/state2_inferred__1_carry__2_i_3_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.422 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.422    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.603 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.600     3.203    get_contour/state24_in[19]
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.230     3.433 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.433    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.734 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.734    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.907 r  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.410     4.317    get_contour/state15_out
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.237     4.554 r  get_contour/addr[14]_i_4/O
                         net (fo=3, routed)           0.451     5.005    get_contour/addr[14]_i_4_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.097     5.102 r  get_contour/state[1]_i_2/O
                         net (fo=4, routed)           0.601     5.702    get_contour/state[1]_i_2_n_0
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.097     5.799 r  get_contour/explore_dir[2]_i_1/O
                         net (fo=1, routed)           0.464     6.263    get_contour/explore_dir[2]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.121     9.217    get_contour/clk_out1
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/C
                         clock pessimism              0.287     9.504    
                         clock uncertainty           -0.074     9.430    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.180     9.250    get_contour/explore_dir_reg[2]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.126ns (33.206%)  route 4.276ns (66.794%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     6.036    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.126ns (33.314%)  route 4.256ns (66.686%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     6.015    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.668    
                         clock uncertainty           -0.074     9.594    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.126ns (33.975%)  route 4.132ns (66.025%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[3])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.891    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.126ns (33.479%)  route 4.224ns (66.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.682    
                         clock uncertainty           -0.074     9.608    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.166    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.126ns (34.099%)  route 4.109ns (65.901%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.868    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.092    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.126ns (34.035%)  route 4.121ns (65.965%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.801%)  route 0.053ns (27.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.404    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]_0[5]
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.046    -0.538    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X45Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[3]
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.356 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092    -0.492    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 get_contour/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.337%)  route 0.322ns (60.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.569    -0.595    get_contour/clk_out1
    SLICE_X62Y99         FDRE                                         r  get_contour/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  get_contour/state_reg[2]/Q
                         net (fo=19, routed)          0.322    -0.109    get_contour/state_reg_n_0_[2]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.064 r  get_contour/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    get_contour/state[0]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.833    -0.839    get_contour/clk_out1
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120    -0.210    get_contour/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.341    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]_0[9]
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.070    -0.491    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/pixel_per_bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.564%)  route 0.053ns (17.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.565    -0.599    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X47Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.053    -0.405    get_contour/divide_out[15]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.295 r  get_contour/pixel_per_bin_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    get_contour/pixel_per_bin_reg[8]_i_1_n_5
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.836    -0.837    get_contour/clk_out1
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134    -0.452    get_contour/pixel_per_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.566    -0.598    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=6, routed)           0.106    -0.351    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.070    -0.511    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.407%)  route 0.118ns (45.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.338    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[7]
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.498    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.568    -0.596    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.345    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]_0[8]
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.071    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.070    -0.511    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.237%)  route 0.114ns (44.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.342    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.072    -0.509    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y24     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y24     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y20     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y20     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y90     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y90     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_50_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y98     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y98     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X57Y97     get_contour/addr_curr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y90     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.085    -0.342    sd_read_write/cmd_out[44]
    SLICE_X87Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sd_read_write/cmd_out_0[45]
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.092    -0.463    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.056    -0.384    sd_read_write/cmd_out[43]
    SLICE_X86Y116        LUT6 (Prop_lut6_I4_O)        0.099    -0.285 r  sd_read_write/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sd_read_write/cmd_out_0[44]
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.091    -0.477    sd_read_write/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.467%)  route 0.122ns (39.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.591    -0.573    sd_read_write/clk_out2
    SLICE_X87Y121        FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.311    sd_read_write/bit_counter[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.861    -0.811    sd_read_write/clk_out2
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092    -0.466    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.183%)  route 0.122ns (36.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.565    -0.599    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  video_playback_1/vsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.122    -0.313    video_playback_1/vsync_pre_delay
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  video_playback_1/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.268    video_playback_1/vsync_pre_delay_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.836    -0.837    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
                         clock pessimism              0.238    -0.599    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.121    -0.478    video_playback_1/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.226ns (70.937%)  route 0.093ns (29.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X89Y117        FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.349    sd_read_write/return_state[1]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.098    -0.251 r  sd_read_write/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/state[1]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.092    -0.463    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.331    sd_read_write/cmd_out[18]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.099    -0.232 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.121    -0.447    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.358    sd_read_write/cmd_out[12]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.260 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.092    -0.476    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.227ns (73.601%)  route 0.081ns (26.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=5, routed)           0.081    -0.360    sd_read_write/byte_counter[7]
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.099    -0.261 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.092    -0.477    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.246ns (69.478%)  route 0.108ns (30.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X88Y117        FDSE                                         r  sd_read_write/cmd_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  sd_read_write/cmd_out_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    sd_read_write/cmd_out[3]
    SLICE_X88Y116        LUT5 (Prop_lut5_I3_O)        0.098    -0.215 r  sd_read_write/cmd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sd_read_write/cmd_out_0[4]
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.120    -0.434    sd_read_write/cmd_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.481%)  route 0.098ns (28.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.594    -0.570    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  sd_read_write/byte_counter_reg[2]/Q
                         net (fo=7, routed)           0.098    -0.324    sd_read_write/byte_counter[2]
    SLICE_X84Y117        LUT6 (Prop_lut6_I2_O)        0.098    -0.226 r  sd_read_write/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sd_read_write/byte_counter[3]_i_1_n_0
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.863    -0.809    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.121    -0.449    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y95      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y98      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y91     video_playback_1/vcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y91     video_playback_1/vcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y95      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y98      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y91     video_playback_1/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y91     video_playback_1/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.126ns (32.405%)  route 4.435ns (67.595%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.194    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.531    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.105    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.126ns (32.634%)  route 4.389ns (67.366%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.531    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.089    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.949ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.223ns (33.652%)  route 4.383ns (66.348%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.690    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.787 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.239    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.610    
                         clock uncertainty           -0.074     9.537    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     9.189    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/explore_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.811ns (42.375%)  route 3.823ns (57.625%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247    -0.370    get_contour/clk_out1
    SLICE_X61Y98         FDSE                                         r  get_contour/addr_curr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDSE (Prop_fdse_C_Q)         0.341    -0.029 r  get_contour/addr_curr_reg[12]/Q
                         net (fo=17, routed)          0.827     0.798    get_contour/addr_curr[12]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.196 r  get_contour/state2_inferred__1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.196    get_contour/state2_inferred__1_carry__1_i_1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.426 f  get_contour/state2_inferred__1_carry__2_i_1/O[1]
                         net (fo=4, routed)           0.470     1.896    get_contour/state3[15]
    SLICE_X48Y103        LUT1 (Prop_lut1_I0_O)        0.225     2.121 r  get_contour/state2_inferred__1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.121    get_contour/state2_inferred__1_carry__2_i_3_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.422 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.422    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.603 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.600     3.203    get_contour/state24_in[19]
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.230     3.433 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.433    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.734 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.734    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.907 r  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.410     4.317    get_contour/state15_out
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.237     4.554 r  get_contour/addr[14]_i_4/O
                         net (fo=3, routed)           0.451     5.005    get_contour/addr[14]_i_4_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.097     5.102 r  get_contour/state[1]_i_2/O
                         net (fo=4, routed)           0.601     5.702    get_contour/state[1]_i_2_n_0
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.097     5.799 r  get_contour/explore_dir[2]_i_1/O
                         net (fo=1, routed)           0.464     6.263    get_contour/explore_dir[2]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.121     9.217    get_contour/clk_out1
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/C
                         clock pessimism              0.287     9.504    
                         clock uncertainty           -0.074     9.431    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.180     9.251    get_contour/explore_dir_reg[2]
  -------------------------------------------------------------------
                         required time                          9.251    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.126ns (33.206%)  route 4.276ns (66.794%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     6.036    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.514    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.072    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.126ns (33.314%)  route 4.256ns (66.686%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     6.015    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.668    
                         clock uncertainty           -0.074     9.595    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.153    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.126ns (33.975%)  route 4.132ns (66.025%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[3])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.891    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.514    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     9.072    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.072    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.126ns (33.479%)  route 4.224ns (66.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.682    
                         clock uncertainty           -0.074     9.609    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.167    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.126ns (34.099%)  route 4.109ns (65.901%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.868    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.535    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.093    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.093    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.126ns (34.035%)  route 4.121ns (65.965%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.535    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.109    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.801%)  route 0.053ns (27.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.404    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]_0[5]
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.046    -0.538    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X45Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[3]
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.356 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092    -0.492    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 get_contour/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.337%)  route 0.322ns (60.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.569    -0.595    get_contour/clk_out1
    SLICE_X62Y99         FDRE                                         r  get_contour/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  get_contour/state_reg[2]/Q
                         net (fo=19, routed)          0.322    -0.109    get_contour/state_reg_n_0_[2]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.064 r  get_contour/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    get_contour/state[0]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.833    -0.839    get_contour/clk_out1
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120    -0.210    get_contour/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.341    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]_0[9]
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.070    -0.491    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/pixel_per_bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.564%)  route 0.053ns (17.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.565    -0.599    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X47Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.053    -0.405    get_contour/divide_out[15]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.295 r  get_contour/pixel_per_bin_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    get_contour/pixel_per_bin_reg[8]_i_1_n_5
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.836    -0.837    get_contour/clk_out1
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134    -0.452    get_contour/pixel_per_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.566    -0.598    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=6, routed)           0.106    -0.351    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.070    -0.511    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.407%)  route 0.118ns (45.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.338    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[7]
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.498    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.568    -0.596    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.345    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]_0[8]
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.071    -0.508    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.070    -0.511    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.237%)  route 0.114ns (44.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.342    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.072    -0.509    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y24     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y24     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X2Y25     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y22     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y20     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         10.000      7.859      RAMB36_X3Y20     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y90     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y90     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_50_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y98     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y98     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X62Y108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_29_cooolDelFlop/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X50Y95     get_contour/getting_pixels_per_bin/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X66Y99     xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_15_cooolDelFlop/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X57Y97     get_contour/addr_curr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y91     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y90     get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.610ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.091    39.547    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.233    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.233    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.610    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.091    39.546    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.232    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.091    39.546    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.232    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.091    39.546    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.232    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.705    

Slack (MET) :             34.705ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.091    39.546    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.232    sd_read_write/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         39.232    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.085    -0.342    sd_read_write/cmd_out[44]
    SLICE_X87Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sd_read_write/cmd_out_0[45]
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.092    -0.463    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.056    -0.384    sd_read_write/cmd_out[43]
    SLICE_X86Y116        LUT6 (Prop_lut6_I4_O)        0.099    -0.285 r  sd_read_write/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sd_read_write/cmd_out_0[44]
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.091    -0.477    sd_read_write/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.467%)  route 0.122ns (39.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.591    -0.573    sd_read_write/clk_out2
    SLICE_X87Y121        FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.311    sd_read_write/bit_counter[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.861    -0.811    sd_read_write/clk_out2
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092    -0.466    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.183%)  route 0.122ns (36.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.565    -0.599    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  video_playback_1/vsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.122    -0.313    video_playback_1/vsync_pre_delay
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  video_playback_1/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.268    video_playback_1/vsync_pre_delay_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.836    -0.837    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
                         clock pessimism              0.238    -0.599    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.121    -0.478    video_playback_1/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.226ns (70.937%)  route 0.093ns (29.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X89Y117        FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.349    sd_read_write/return_state[1]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.098    -0.251 r  sd_read_write/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/state[1]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.092    -0.463    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.331    sd_read_write/cmd_out[18]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.099    -0.232 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.121    -0.447    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.358    sd_read_write/cmd_out[12]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.260 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.092    -0.476    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.227ns (73.601%)  route 0.081ns (26.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=5, routed)           0.081    -0.360    sd_read_write/byte_counter[7]
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.099    -0.261 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.092    -0.477    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.246ns (69.478%)  route 0.108ns (30.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X88Y117        FDSE                                         r  sd_read_write/cmd_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  sd_read_write/cmd_out_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    sd_read_write/cmd_out[3]
    SLICE_X88Y116        LUT5 (Prop_lut5_I3_O)        0.098    -0.215 r  sd_read_write/cmd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sd_read_write/cmd_out_0[4]
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.120    -0.434    sd_read_write/cmd_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.481%)  route 0.098ns (28.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.594    -0.570    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  sd_read_write/byte_counter_reg[2]/Q
                         net (fo=7, routed)           0.098    -0.324    sd_read_write/byte_counter[2]
    SLICE_X84Y117        LUT6 (Prop_lut6_I2_O)        0.098    -0.226 r  sd_read_write/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sd_read_write/byte_counter[3]_i_1_n_0
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.863    -0.809    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.121    -0.449    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   clocks/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y95      display/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      display/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y97      display/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y98      display/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y91     video_playback_1/vcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y91     video_playback_1/vcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y123    sd_read_write/boot_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y126    sd_read_write/boot_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y95      display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y95      display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y97      display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y98      display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y91     video_playback_1/vcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y91     video_playback_1/vcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     video_playback_1/vcount_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.952ns (45.751%)  route 3.500ns (54.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.215     9.323    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.897    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.952ns (46.079%)  route 3.454ns (53.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.109    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.215     9.323    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.881    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.049ns (46.926%)  route 3.449ns (53.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.650    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.747 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.200    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.543    
                         clock uncertainty           -0.215     9.329    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.981    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.952ns (46.902%)  route 3.342ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     5.996    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.215     9.306    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.864    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.952ns (47.057%)  route 3.321ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     5.976    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.326    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.884    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.952ns (47.294%)  route 3.290ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.944    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.555    
                         clock uncertainty           -0.215     9.340    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.898    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.952ns (48.006%)  route 3.197ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.852    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.215     9.306    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.864    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.952ns (47.784%)  route 3.226ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 9.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.226     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247     9.343    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.563    
                         clock uncertainty           -0.215     9.348    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.922    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.952ns (48.185%)  route 3.174ns (51.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.829    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.327    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.885    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.952ns (48.092%)  route 3.186ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.327    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.901    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.674ns (63.983%)  route 0.379ns (36.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[14]
                         net (fo=29, routed)          0.379     0.529    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.674ns (63.588%)  route 0.386ns (36.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[4]
                         net (fo=29, routed)          0.386     0.536    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.481%)  route 0.388ns (36.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[9]
                         net (fo=29, routed)          0.388     0.537    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.437%)  route 0.388ns (36.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[1]
                         net (fo=29, routed)          0.388     0.538    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.674ns (63.385%)  route 0.389ns (36.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[11]
                         net (fo=29, routed)          0.389     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.674ns (63.365%)  route 0.390ns (36.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[0]
                         net (fo=29, routed)          0.390     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.674ns (63.162%)  route 0.393ns (36.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[2]
                         net (fo=29, routed)          0.393     0.543    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.674ns (62.404%)  route 0.406ns (37.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[12]
                         net (fo=29, routed)          0.406     0.556    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.875    -0.798    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.215    -0.027    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.156    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.674ns (61.968%)  route 0.414ns (38.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          0.414     0.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.674ns (61.391%)  route 0.424ns (38.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[8]
                         net (fo=29, routed)          0.424     0.573    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.126ns (32.405%)  route 4.435ns (67.595%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.194    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.104    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.126ns (32.634%)  route 4.389ns (67.366%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.088    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.223ns (33.652%)  route 4.383ns (66.348%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.690    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.787 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.239    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.610    
                         clock uncertainty           -0.074     9.536    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     9.188    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/explore_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.811ns (42.375%)  route 3.823ns (57.625%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247    -0.370    get_contour/clk_out1
    SLICE_X61Y98         FDSE                                         r  get_contour/addr_curr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDSE (Prop_fdse_C_Q)         0.341    -0.029 r  get_contour/addr_curr_reg[12]/Q
                         net (fo=17, routed)          0.827     0.798    get_contour/addr_curr[12]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.196 r  get_contour/state2_inferred__1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.196    get_contour/state2_inferred__1_carry__1_i_1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.426 f  get_contour/state2_inferred__1_carry__2_i_1/O[1]
                         net (fo=4, routed)           0.470     1.896    get_contour/state3[15]
    SLICE_X48Y103        LUT1 (Prop_lut1_I0_O)        0.225     2.121 r  get_contour/state2_inferred__1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.121    get_contour/state2_inferred__1_carry__2_i_3_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.422 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.422    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.603 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.600     3.203    get_contour/state24_in[19]
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.230     3.433 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.433    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.734 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.734    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.907 r  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.410     4.317    get_contour/state15_out
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.237     4.554 r  get_contour/addr[14]_i_4/O
                         net (fo=3, routed)           0.451     5.005    get_contour/addr[14]_i_4_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.097     5.102 r  get_contour/state[1]_i_2/O
                         net (fo=4, routed)           0.601     5.702    get_contour/state[1]_i_2_n_0
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.097     5.799 r  get_contour/explore_dir[2]_i_1/O
                         net (fo=1, routed)           0.464     6.263    get_contour/explore_dir[2]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.121     9.217    get_contour/clk_out1
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/C
                         clock pessimism              0.287     9.504    
                         clock uncertainty           -0.074     9.430    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.180     9.250    get_contour/explore_dir_reg[2]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.126ns (33.206%)  route 4.276ns (66.794%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     6.036    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.126ns (33.314%)  route 4.256ns (66.686%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     6.015    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.668    
                         clock uncertainty           -0.074     9.594    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.126ns (33.975%)  route 4.132ns (66.025%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[3])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.891    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.126ns (33.479%)  route 4.224ns (66.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.682    
                         clock uncertainty           -0.074     9.608    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.166    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.126ns (34.099%)  route 4.109ns (65.901%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.868    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.092    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.126ns (34.035%)  route 4.121ns (65.965%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.801%)  route 0.053ns (27.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.404    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]_0[5]
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.046    -0.464    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X45Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[3]
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.356 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092    -0.418    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 get_contour/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.337%)  route 0.322ns (60.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.569    -0.595    get_contour/clk_out1
    SLICE_X62Y99         FDRE                                         r  get_contour/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  get_contour/state_reg[2]/Q
                         net (fo=19, routed)          0.322    -0.109    get_contour/state_reg_n_0_[2]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.064 r  get_contour/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    get_contour/state[0]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.833    -0.839    get_contour/clk_out1
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.074    -0.256    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120    -0.136    get_contour/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.341    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]_0[9]
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.070    -0.417    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/pixel_per_bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.564%)  route 0.053ns (17.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.565    -0.599    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X47Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.053    -0.405    get_contour/divide_out[15]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.295 r  get_contour/pixel_per_bin_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    get_contour/pixel_per_bin_reg[8]_i_1_n_5
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.836    -0.837    get_contour/clk_out1
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134    -0.378    get_contour/pixel_per_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.566    -0.598    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=6, routed)           0.106    -0.351    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.070    -0.437    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.407%)  route 0.118ns (45.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.338    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[7]
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.424    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.568    -0.596    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.345    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]_0[8]
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.071    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.070    -0.437    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.237%)  route 0.114ns (44.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.342    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.072    -0.435    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.952ns (45.751%)  route 3.500ns (54.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.211     9.326    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.900    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.952ns (46.079%)  route 3.454ns (53.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.109    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.211     9.326    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.884    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.049ns (46.926%)  route 3.449ns (53.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.650    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.747 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.200    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.543    
                         clock uncertainty           -0.211     9.332    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.952ns (46.902%)  route 3.342ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     5.996    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.211     9.309    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.867    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.952ns (47.057%)  route 3.321ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     5.976    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.888    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.952ns (47.294%)  route 3.290ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.944    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.555    
                         clock uncertainty           -0.211     9.344    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.902    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.952ns (48.006%)  route 3.197ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.852    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.211     9.309    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.867    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.952ns (47.784%)  route 3.226ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 9.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.226     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247     9.343    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.563    
                         clock uncertainty           -0.211     9.352    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.926    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.952ns (48.185%)  route 3.174ns (51.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.829    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.888    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.952ns (48.092%)  route 3.186ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.904    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.674ns (63.983%)  route 0.379ns (36.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[14]
                         net (fo=29, routed)          0.379     0.529    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.674ns (63.588%)  route 0.386ns (36.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[4]
                         net (fo=29, routed)          0.386     0.536    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.481%)  route 0.388ns (36.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[9]
                         net (fo=29, routed)          0.388     0.537    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.437%)  route 0.388ns (36.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[1]
                         net (fo=29, routed)          0.388     0.538    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.674ns (63.385%)  route 0.389ns (36.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[11]
                         net (fo=29, routed)          0.389     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.674ns (63.365%)  route 0.390ns (36.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[0]
                         net (fo=29, routed)          0.390     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.674ns (63.162%)  route 0.393ns (36.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[2]
                         net (fo=29, routed)          0.393     0.543    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.674ns (62.404%)  route 0.406ns (37.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[12]
                         net (fo=29, routed)          0.406     0.556    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.875    -0.798    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.211    -0.031    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.674ns (61.968%)  route 0.414ns (38.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          0.414     0.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.674ns (61.391%)  route 0.424ns (38.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[8]
                         net (fo=29, routed)          0.424     0.573    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.085    -0.342    sd_read_write/cmd_out[44]
    SLICE_X87Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sd_read_write/cmd_out_0[45]
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.092    -0.369    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.056    -0.384    sd_read_write/cmd_out[43]
    SLICE_X86Y116        LUT6 (Prop_lut6_I4_O)        0.099    -0.285 r  sd_read_write/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sd_read_write/cmd_out_0[44]
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.091    -0.383    sd_read_write/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.467%)  route 0.122ns (39.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.591    -0.573    sd_read_write/clk_out2
    SLICE_X87Y121        FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.311    sd_read_write/bit_counter[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.861    -0.811    sd_read_write/clk_out2
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.095    -0.464    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092    -0.372    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.183%)  route 0.122ns (36.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.565    -0.599    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  video_playback_1/vsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.122    -0.313    video_playback_1/vsync_pre_delay
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  video_playback_1/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.268    video_playback_1/vsync_pre_delay_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.836    -0.837    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.121    -0.384    video_playback_1/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.226ns (70.937%)  route 0.093ns (29.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X89Y117        FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.349    sd_read_write/return_state[1]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.098    -0.251 r  sd_read_write/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/state[1]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.092    -0.369    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.331    sd_read_write/cmd_out[18]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.099    -0.232 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.121    -0.353    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.358    sd_read_write/cmd_out[12]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.260 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.092    -0.382    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.227ns (73.601%)  route 0.081ns (26.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=5, routed)           0.081    -0.360    sd_read_write/byte_counter[7]
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.099    -0.261 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.095    -0.475    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.092    -0.383    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.246ns (69.478%)  route 0.108ns (30.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X88Y117        FDSE                                         r  sd_read_write/cmd_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  sd_read_write/cmd_out_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    sd_read_write/cmd_out[3]
    SLICE_X88Y116        LUT5 (Prop_lut5_I3_O)        0.098    -0.215 r  sd_read_write/cmd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sd_read_write/cmd_out_0[4]
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.095    -0.460    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.120    -0.340    sd_read_write/cmd_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.481%)  route 0.098ns (28.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.594    -0.570    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  sd_read_write/byte_counter_reg[2]/Q
                         net (fo=7, routed)           0.098    -0.324    sd_read_write/byte_counter[2]
    SLICE_X84Y117        LUT6 (Prop_lut6_I2_O)        0.098    -0.226 r  sd_read_write/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sd_read_write/byte_counter[3]_i_1_n_0
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.863    -0.809    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.095    -0.476    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.121    -0.355    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 2.126ns (32.405%)  route 4.435ns (67.595%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.194    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.104    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.126ns (32.634%)  route 4.389ns (67.366%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.604    
                         clock uncertainty           -0.074     9.530    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.088    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 2.223ns (33.652%)  route 4.383ns (66.348%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.690    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.787 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.239    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.610    
                         clock uncertainty           -0.074     9.536    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     9.188    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 get_contour/addr_curr_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/explore_dir_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 2.811ns (42.375%)  route 3.823ns (57.625%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 9.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247    -0.370    get_contour/clk_out1
    SLICE_X61Y98         FDSE                                         r  get_contour/addr_curr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDSE (Prop_fdse_C_Q)         0.341    -0.029 r  get_contour/addr_curr_reg[12]/Q
                         net (fo=17, routed)          0.827     0.798    get_contour/addr_curr[12]
    SLICE_X52Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.196 r  get_contour/state2_inferred__1_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.196    get_contour/state2_inferred__1_carry__1_i_1_n_0
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     1.426 f  get_contour/state2_inferred__1_carry__2_i_1/O[1]
                         net (fo=4, routed)           0.470     1.896    get_contour/state3[15]
    SLICE_X48Y103        LUT1 (Prop_lut1_I0_O)        0.225     2.121 r  get_contour/state2_inferred__1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     2.121    get_contour/state2_inferred__1_carry__2_i_3_n_0
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.422 r  get_contour/state2_inferred__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.422    get_contour/state2_inferred__1_carry__2_n_0
    SLICE_X48Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.603 f  get_contour/state2_inferred__1_carry__3/O[2]
                         net (fo=1, routed)           0.600     3.203    get_contour/state24_in[19]
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.230     3.433 r  get_contour/state1_inferred__3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.433    get_contour/state1_inferred__3_carry__0_i_2_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.734 r  get_contour/state1_inferred__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.734    get_contour/state1_inferred__3_carry__0_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     3.907 r  get_contour/state1_inferred__3_carry__1/CO[2]
                         net (fo=1, routed)           0.410     4.317    get_contour/state15_out
    SLICE_X55Y101        LUT6 (Prop_lut6_I0_O)        0.237     4.554 r  get_contour/addr[14]_i_4/O
                         net (fo=3, routed)           0.451     5.005    get_contour/addr[14]_i_4_n_0
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.097     5.102 r  get_contour/state[1]_i_2/O
                         net (fo=4, routed)           0.601     5.702    get_contour/state[1]_i_2_n_0
    SLICE_X61Y101        LUT3 (Prop_lut3_I1_O)        0.097     5.799 r  get_contour/explore_dir[2]_i_1/O
                         net (fo=1, routed)           0.464     6.263    get_contour/explore_dir[2]_i_1_n_0
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.121     9.217    get_contour/clk_out1
    SLICE_X60Y101        FDRE                                         r  get_contour/explore_dir_reg[2]/C
                         clock pessimism              0.287     9.504    
                         clock uncertainty           -0.074     9.430    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)       -0.180     9.250    get_contour/explore_dir_reg[2]
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 2.126ns (33.206%)  route 4.276ns (66.794%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     6.036    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 2.126ns (33.314%)  route 4.256ns (66.686%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     6.015    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.668    
                         clock uncertainty           -0.074     9.594    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.126ns (33.975%)  route 4.132ns (66.025%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[3])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.891    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.287     9.587    
                         clock uncertainty           -0.074     9.513    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     9.071    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  3.180    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 2.126ns (33.479%)  route 4.224ns (66.521%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[13])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.348     9.682    
                         clock uncertainty           -0.074     9.608    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     9.166    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.126ns (34.099%)  route 4.109ns (65.901%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[7])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.868    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     9.092    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.092    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 get_contour/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.126ns (34.035%)  route 4.121ns (65.965%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.251    -0.366    get_contour/clk_out1
    SLICE_X63Y98         FDRE                                         r  get_contour/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.313    -0.053 r  get_contour/done_reg/Q
                         net (fo=26, routed)          0.934     0.881    video_playback_1/LED_OBUF[0]
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_OPMODE[2]_P[15])
                                                      1.813     2.694 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.287     9.608    
                         clock uncertainty           -0.074     9.534    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     9.108    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.801%)  route 0.053ns (27.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.053    -0.404    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]_0[5]
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y87         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.046    -0.464    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.243%)  route 0.055ns (22.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X45Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.401    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[3]
    SLICE_X44Y90         LUT1 (Prop_lut1_I0_O)        0.045    -0.356 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[3]
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X44Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.092    -0.418    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 get_contour/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.337%)  route 0.322ns (60.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.569    -0.595    get_contour/clk_out1
    SLICE_X62Y99         FDRE                                         r  get_contour/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  get_contour/state_reg[2]/Q
                         net (fo=19, routed)          0.322    -0.109    get_contour/state_reg_n_0_[2]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.064 r  get_contour/state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    get_contour/state[0]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.833    -0.839    get_contour/clk_out1
    SLICE_X62Y101        FDRE                                         r  get_contour/state_reg[0]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.074    -0.256    
    SLICE_X62Y101        FDRE (Hold_fdre_C_D)         0.120    -0.136    get_contour/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.115    -0.341    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]_0[9]
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X43Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.070    -0.417    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/pixel_per_bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.251ns (82.564%)  route 0.053ns (17.436%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.565    -0.599    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X47Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.053    -0.405    get_contour/divide_out[15]
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.295 r  get_contour/pixel_per_bin_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.295    get_contour/pixel_per_bin_reg[8]_i_1_n_5
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.836    -0.837    get_contour/clk_out1
    SLICE_X46Y92         FDRE                                         r  get_contour/pixel_per_bin_reg[7]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X46Y92         FDRE (Hold_fdre_C_D)         0.134    -0.378    get_contour/pixel_per_bin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.566    -0.598    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=6, routed)           0.106    -0.351    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]_0[0]
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.070    -0.437    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.407%)  route 0.118ns (45.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.118    -0.338    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[7]
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.837    -0.836    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X42Y92         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.063    -0.424    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.568    -0.596    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y89         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.345    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]_0[8]
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.840    -0.833    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X36Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.071    -0.434    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.321%)  route 0.109ns (43.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.347    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X41Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.070    -0.437    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.237%)  route 0.114ns (44.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.567    -0.597    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y90         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.342    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/D[2]
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.839    -0.834    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y91         FDRE                                         r  get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.072    -0.435    get_contour/getting_pixels_per_bin/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.952ns (45.751%)  route 3.500ns (54.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.215     9.323    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.897    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.952ns (46.079%)  route 3.454ns (53.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.109    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.215     9.323    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.881    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.049ns (46.926%)  route 3.449ns (53.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.650    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.747 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.200    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.543    
                         clock uncertainty           -0.215     9.329    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.981    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.952ns (46.902%)  route 3.342ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     5.996    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.215     9.306    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.864    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.952ns (47.057%)  route 3.321ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     5.976    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.326    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.884    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.952ns (47.294%)  route 3.290ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.944    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.555    
                         clock uncertainty           -0.215     9.340    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.898    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.952ns (48.006%)  route 3.197ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.852    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.215     9.306    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.864    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.952ns (47.784%)  route 3.226ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 9.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.226     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247     9.343    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.563    
                         clock uncertainty           -0.215     9.348    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.922    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.922    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.952ns (48.185%)  route 3.174ns (51.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.829    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.327    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.885    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.952ns (48.092%)  route 3.186ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.215     9.327    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.901    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.674ns (63.983%)  route 0.379ns (36.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[14]
                         net (fo=29, routed)          0.379     0.529    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.674ns (63.588%)  route 0.386ns (36.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[4]
                         net (fo=29, routed)          0.386     0.536    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.481%)  route 0.388ns (36.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[9]
                         net (fo=29, routed)          0.388     0.537    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.437%)  route 0.388ns (36.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[1]
                         net (fo=29, routed)          0.388     0.538    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.674ns (63.385%)  route 0.389ns (36.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[11]
                         net (fo=29, routed)          0.389     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.674ns (63.365%)  route 0.390ns (36.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[0]
                         net (fo=29, routed)          0.390     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.674ns (63.162%)  route 0.393ns (36.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[2]
                         net (fo=29, routed)          0.393     0.543    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.674ns (62.404%)  route 0.406ns (37.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[12]
                         net (fo=29, routed)          0.406     0.556    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.875    -0.798    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.215    -0.027    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.156    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.674ns (61.968%)  route 0.414ns (38.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          0.414     0.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.674ns (61.391%)  route 0.424ns (38.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[8]
                         net (fo=29, routed)          0.424     0.573    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.215    -0.028    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 2.952ns (45.751%)  route 3.500ns (54.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.500     6.155    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.211     9.326    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.900    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.745    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.952ns (46.079%)  route 3.454ns (53.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.683ns = ( 9.317 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.454     6.109    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.221     9.317    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.537    
                         clock uncertainty           -0.211     9.326    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.884    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.049ns (46.926%)  route 3.449ns (53.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 9.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 f  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          2.996     5.650    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[15]
    SLICE_X78Y104        LUT3 (Prop_lut3_I1_O)        0.097     5.747 r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.453     6.200    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.227     9.323    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.543    
                         clock uncertainty           -0.211     9.332    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.984    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.952ns (46.902%)  route 3.342ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.342     5.996    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.211     9.309    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.867    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.952ns (47.057%)  route 3.321ns (52.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.321     5.976    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.888    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.952ns (47.294%)  route 3.290ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.665ns = ( 9.335 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[13]
                         net (fo=29, routed)          3.290     5.944    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[13]
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.239     9.335    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220     9.555    
                         clock uncertainty           -0.211     9.344    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.442     8.902    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.016ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.952ns (48.006%)  route 3.197ns (51.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.700ns = ( 9.300 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[3]
                         net (fo=29, routed)          3.197     5.852    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.204     9.300    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.220     9.520    
                         clock uncertainty           -0.211     9.309    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.442     8.867    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                  3.016    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.952ns (47.784%)  route 3.226ns (52.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 9.343 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.226     5.880    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.247     9.343    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.563    
                         clock uncertainty           -0.211     9.352    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.926    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -5.880    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.952ns (48.185%)  route 3.174ns (51.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[7]
                         net (fo=29, routed)          3.174     5.829    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442     8.888    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.952ns (48.092%)  route 3.186ns (51.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.679ns = ( 9.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.319    -0.298    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      2.952     2.654 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          3.186     5.841    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         1.225     9.321    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.220     9.541    
                         clock uncertainty           -0.211     9.330    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.426     8.904    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.674ns (63.983%)  route 0.379ns (36.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[14]
                         net (fo=29, routed)          0.379     0.529    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.674ns (63.588%)  route 0.386ns (36.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[4]
                         net (fo=29, routed)          0.386     0.536    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.481%)  route 0.388ns (36.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[9]
                         net (fo=29, routed)          0.388     0.537    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.674ns (63.437%)  route 0.388ns (36.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[1]
                         net (fo=29, routed)          0.388     0.538    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.674ns (63.385%)  route 0.389ns (36.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[11]
                         net (fo=29, routed)          0.389     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.674ns (63.365%)  route 0.390ns (36.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[0]
                         net (fo=29, routed)          0.390     0.539    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.674ns (63.162%)  route 0.393ns (36.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[2]
                         net (fo=29, routed)          0.393     0.543    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.543    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.674ns (62.404%)  route 0.406ns (37.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[12]
                         net (fo=29, routed)          0.406     0.556    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.875    -0.798    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.242    
                         clock uncertainty            0.211    -0.031    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.152    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.674ns (61.968%)  route 0.414ns (38.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[15]
                         net (fo=39, routed)          0.414     0.563    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180     0.148    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 video_playback_1/memory_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.674ns (61.391%)  route 0.424ns (38.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.639    -0.524    video_playback_1/clk_out2
    DSP48_X1Y36          DSP48E1                                      r  video_playback_1/memory_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.674     0.150 r  video_playback_1/memory_addr0/P[8]
                         net (fo=29, routed)          0.424     0.573    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout1_buf/O
                         net (fo=379, routed)         0.874    -0.799    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y18         RAMB36E1                                     r  xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.211    -0.032    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.151    xy_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.151    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[10]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[11]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[14]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.607ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 1.382ns (27.937%)  route 3.565ns (72.063%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.708ns = ( 39.292 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.815     4.623    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.196    39.292    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[9]/C
                         clock pessimism              0.346    39.638    
                         clock uncertainty           -0.095    39.543    
    SLICE_X83Y114        FDRE (Setup_fdre_C_R)       -0.314    39.229    sd_read_write/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         39.229    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.607    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[28]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[29]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    

Slack (MET) :             34.702ns  (required time - arrival time)
  Source:                 sd_read_write/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.382ns (28.491%)  route 3.469ns (71.509%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 39.291 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.293    -0.324    sd_read_write/clk_out2
    SLICE_X86Y120        FDRE                                         r  sd_read_write/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y120        FDRE (Prop_fdre_C_Q)         0.313    -0.011 r  sd_read_write/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.755     0.744    sd_read_write/bit_counter[2]
    SLICE_X86Y120        LUT4 (Prop_lut4_I3_O)        0.219     0.963 r  sd_read_write/bit_counter[4]_i_2/O
                         net (fo=4, routed)           0.297     1.260    sd_read_write/bit_counter[4]_i_2_n_0
    SLICE_X87Y120        LUT5 (Prop_lut5_I0_O)        0.255     1.515 r  sd_read_write/bit_counter[9]_i_6/O
                         net (fo=3, routed)           0.315     1.830    sd_read_write/bit_counter[9]_i_6_n_0
    SLICE_X87Y120        LUT4 (Prop_lut4_I3_O)        0.253     2.083 r  sd_read_write/data_sig[7]_i_6/O
                         net (fo=3, routed)           0.662     2.745    sd_read_write/data_sig[7]_i_6_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.245     2.990 f  sd_read_write/cmd_out[47]_i_3/O
                         net (fo=3, routed)           0.721     3.711    sd_read_write/cmd_out[47]_i_3_n_0
    SLICE_X84Y115        LUT6 (Prop_lut6_I0_O)        0.097     3.808 r  sd_read_write/cmd_out[39]_i_1/O
                         net (fo=32, routed)          0.719     4.527    sd_read_write/cmd_out[39]_i_1_n_0
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390    36.790 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234    38.024    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         1.195    39.291    sd_read_write/clk_out2
    SLICE_X83Y115        FDRE                                         r  sd_read_write/cmd_out_reg[30]/C
                         clock pessimism              0.346    39.637    
                         clock uncertainty           -0.095    39.542    
    SLICE_X83Y115        FDRE (Setup_fdre_C_R)       -0.314    39.228    sd_read_write/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         39.228    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                 34.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  sd_read_write/cmd_out_reg[44]/Q
                         net (fo=1, routed)           0.085    -0.342    sd_read_write/cmd_out[44]
    SLICE_X87Y116        LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sd_read_write/cmd_out[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    sd_read_write/cmd_out_0[45]
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X87Y116        FDRE                                         r  sd_read_write/cmd_out_reg[45]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.092    -0.369    sd_read_write/cmd_out_reg[45]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[43]/Q
                         net (fo=1, routed)           0.056    -0.384    sd_read_write/cmd_out[43]
    SLICE_X86Y116        LUT6 (Prop_lut6_I4_O)        0.099    -0.285 r  sd_read_write/cmd_out[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    sd_read_write/cmd_out_0[44]
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X86Y116        FDRE                                         r  sd_read_write/cmd_out_reg[44]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X86Y116        FDRE (Hold_fdre_C_D)         0.091    -0.383    sd_read_write/cmd_out_reg[44]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sd_read_write/bit_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/bit_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.467%)  route 0.122ns (39.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.591    -0.573    sd_read_write/clk_out2
    SLICE_X87Y121        FDRE                                         r  sd_read_write/bit_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  sd_read_write/bit_counter_reg[7]/Q
                         net (fo=3, routed)           0.122    -0.311    sd_read_write/bit_counter[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045    -0.266 r  sd_read_write/bit_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    sd_read_write/bit_counter[8]_i_1_n_0
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.861    -0.811    sd_read_write/clk_out2
    SLICE_X87Y120        FDRE                                         r  sd_read_write/bit_counter_reg[8]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.095    -0.464    
    SLICE_X87Y120        FDRE (Hold_fdre_C_D)         0.092    -0.372    sd_read_write/bit_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_pre_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.183%)  route 0.122ns (36.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.565    -0.599    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  video_playback_1/vsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.122    -0.313    video_playback_1/vsync_pre_delay
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.268 r  video_playback_1/vsync_pre_delay_i_1/O
                         net (fo=1, routed)           0.000    -0.268    video_playback_1/vsync_pre_delay_i_1_n_0
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.836    -0.837    video_playback_1/clk_out2
    SLICE_X60Y91         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
                         clock pessimism              0.238    -0.599    
                         clock uncertainty            0.095    -0.505    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.121    -0.384    video_playback_1/vsync_pre_delay_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sd_read_write/return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.226ns (70.937%)  route 0.093ns (29.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X89Y117        FDRE                                         r  sd_read_write/return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/return_state_reg[1]/Q
                         net (fo=1, routed)           0.093    -0.349    sd_read_write/return_state[1]
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.098    -0.251 r  sd_read_write/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    sd_read_write/state[1]_i_1_n_0
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X87Y117        FDRE                                         r  sd_read_write/state_reg[1]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.095    -0.461    
    SLICE_X87Y117        FDRE (Hold_fdre_C_D)         0.092    -0.369    sd_read_write/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.247ns (73.513%)  route 0.089ns (26.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.148    -0.420 r  sd_read_write/cmd_out_reg[18]/Q
                         net (fo=1, routed)           0.089    -0.331    sd_read_write/cmd_out[18]
    SLICE_X84Y114        LUT2 (Prop_lut2_I0_O)        0.099    -0.232 r  sd_read_write/cmd_out[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    sd_read_write/cmd_out[19]_i_1_n_0
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X84Y114        FDRE                                         r  sd_read_write/cmd_out_reg[19]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.121    -0.353    sd_read_write/cmd_out_reg[19]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.226ns (73.372%)  route 0.082ns (26.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.596    -0.568    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  sd_read_write/cmd_out_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.358    sd_read_write/cmd_out[12]
    SLICE_X83Y114        LUT2 (Prop_lut2_I0_O)        0.098    -0.260 r  sd_read_write/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    sd_read_write/cmd_out[13]_i_1_n_0
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.806    sd_read_write/clk_out2
    SLICE_X83Y114        FDRE                                         r  sd_read_write/cmd_out_reg[13]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.095    -0.474    
    SLICE_X83Y114        FDRE (Hold_fdre_C_D)         0.092    -0.382    sd_read_write/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.227ns (73.601%)  route 0.081ns (26.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y117        FDRE (Prop_fdre_C_Q)         0.128    -0.441 r  sd_read_write/byte_counter_reg[7]/Q
                         net (fo=5, routed)           0.081    -0.360    sd_read_write/byte_counter[7]
    SLICE_X86Y117        LUT6 (Prop_lut6_I3_O)        0.099    -0.261 r  sd_read_write/byte_counter[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    sd_read_write/byte_counter[8]_i_3_n_0
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.864    -0.808    sd_read_write/clk_out2
    SLICE_X86Y117        FDRE                                         r  sd_read_write/byte_counter_reg[8]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.095    -0.475    
    SLICE_X86Y117        FDRE (Hold_fdre_C_D)         0.092    -0.383    sd_read_write/byte_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sd_read_write/cmd_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/cmd_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.246ns (69.478%)  route 0.108ns (30.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.595    -0.569    sd_read_write/clk_out2
    SLICE_X88Y117        FDSE                                         r  sd_read_write/cmd_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  sd_read_write/cmd_out_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.313    sd_read_write/cmd_out[3]
    SLICE_X88Y116        LUT5 (Prop_lut5_I3_O)        0.098    -0.215 r  sd_read_write/cmd_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sd_read_write/cmd_out_0[4]
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.866    -0.807    sd_read_write/clk_out2
    SLICE_X88Y116        FDRE                                         r  sd_read_write/cmd_out_reg[4]/C
                         clock pessimism              0.253    -0.554    
                         clock uncertainty            0.095    -0.460    
    SLICE_X88Y116        FDRE (Hold_fdre_C_D)         0.120    -0.340    sd_read_write/cmd_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sd_read_write/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sd_read_write/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.246ns (71.481%)  route 0.098ns (28.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.594    -0.570    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.148    -0.422 r  sd_read_write/byte_counter_reg[2]/Q
                         net (fo=7, routed)           0.098    -0.324    sd_read_write/byte_counter[2]
    SLICE_X84Y117        LUT6 (Prop_lut6_I2_O)        0.098    -0.226 r  sd_read_write/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    sd_read_write/byte_counter[3]_i_1_n_0
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocks/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocks/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocks/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocks/inst/clkout2_buf/O
                         net (fo=179, routed)         0.863    -0.809    sd_read_write/clk_out2
    SLICE_X84Y117        FDRE                                         r  sd_read_write/byte_counter_reg[3]/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.095    -0.476    
    SLICE_X84Y117        FDRE (Hold_fdre_C_D)         0.121    -0.355    sd_read_write/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.129    





