Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 19 07:58:14 2022
| Host         : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fine_sync_timing_summary_routed.rpt -pb fine_sync_timing_summary_routed.pb -rpx fine_sync_timing_summary_routed.rpx -warn_on_violation
| Design       : fine_sync
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    250.867        0.000                      0                  159        0.143        0.000                      0                  159      129.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               250.867        0.000                      0                  159        0.143        0.000                      0                  159      129.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      250.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             250.867ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 3.075ns (34.906%)  route 5.734ns (65.094%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.506ns = ( 264.506 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.546    13.026    acc1/CO[0]
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.153    13.179 r  acc1/r_divisior[5]_i_1/O
                         net (fo=1, routed)           0.644    13.823    arctan1/div1/r_divisior_reg[5]_0[5]
    SLICE_X8Y32          FDCE                                         r  arctan1/div1/r_divisior_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.569   264.506    arctan1/div1/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  arctan1/div1/r_divisior_reg[5]/C
                         clock pessimism              0.458   264.964    
                         clock uncertainty           -0.035   264.928    
    SLICE_X8Y32          FDCE (Setup_fdce_C_D)       -0.238   264.690    arctan1/div1/r_divisior_reg[5]
  -------------------------------------------------------------------
                         required time                        264.690    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                250.867    

Slack (MET) :             250.950ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.881ns  (logic 3.046ns (34.297%)  route 5.835ns (65.703%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.694    13.174    acc1/CO[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124    13.298 r  acc1/r_divisior[2]_i_1/O
                         net (fo=1, routed)           0.597    13.895    arctan1/div1/r_divisior_reg[5]_0[2]
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[2]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)       -0.081   264.844    arctan1/div1/r_divisior_reg[2]
  -------------------------------------------------------------------
                         required time                        264.844    
                         arrival time                         -13.895    
  -------------------------------------------------------------------
                         slack                                250.950    

Slack (MET) :             251.127ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 3.046ns (34.917%)  route 5.677ns (65.083%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.612    13.092    acc1/CO[0]
    SLICE_X9Y29          LUT5 (Prop_lut5_I3_O)        0.124    13.216 r  acc1/r_divisior[3]_i_1/O
                         net (fo=1, routed)           0.521    13.737    arctan1/div1/r_divisior_reg[5]_0[3]
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[3]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)       -0.061   264.864    arctan1/div1/r_divisior_reg[3]
  -------------------------------------------------------------------
                         required time                        264.864    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                251.127    

Slack (MET) :             251.150ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 3.074ns (36.134%)  route 5.433ns (63.866%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 264.504 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.333    12.813    acc1/CO[0]
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.152    12.965 r  acc1/r_divisior[0]_i_1/O
                         net (fo=1, routed)           0.556    13.521    arctan1/div1/r_divisior_reg[5]_0[0]
    SLICE_X8Y31          FDCE                                         r  arctan1/div1/r_divisior_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.567   264.504    arctan1/div1/clk_IBUF_BUFG
    SLICE_X8Y31          FDCE                                         r  arctan1/div1/r_divisior_reg[0]/C
                         clock pessimism              0.458   264.962    
                         clock uncertainty           -0.035   264.926    
    SLICE_X8Y31          FDCE (Setup_fdce_C_D)       -0.255   264.671    arctan1/div1/r_divisior_reg[0]
  -------------------------------------------------------------------
                         required time                        264.671    
                         arrival time                         -13.521    
  -------------------------------------------------------------------
                         slack                                251.150    

Slack (MET) :             251.414ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_quotient_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.604ns  (logic 3.046ns (35.400%)  route 5.558ns (64.600%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 264.581 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          2.014    13.494    acc1/CO[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.124    13.618 r  acc1/r_quotient[4]_i_1/O
                         net (fo=1, routed)           0.000    13.618    arctan1/div1/r_quotient_reg[15]_0[4]
    SLICE_X3Y28          FDCE                                         r  arctan1/div1/r_quotient_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.644   264.581    arctan1/div1/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  arctan1/div1/r_quotient_reg[4]/C
                         clock pessimism              0.458   265.039    
                         clock uncertainty           -0.035   265.003    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.029   265.032    arctan1/div1/r_quotient_reg[4]
  -------------------------------------------------------------------
                         required time                        265.032    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                251.414    

Slack (MET) :             251.417ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_quotient_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.046ns (35.404%)  route 5.557ns (64.596%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 264.581 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          2.013    13.493    acc1/CO[0]
    SLICE_X3Y28          LUT5 (Prop_lut5_I1_O)        0.124    13.617 r  acc1/r_quotient[5]_i_1/O
                         net (fo=1, routed)           0.000    13.617    arctan1/div1/r_quotient_reg[15]_0[5]
    SLICE_X3Y28          FDCE                                         r  arctan1/div1/r_quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.644   264.581    arctan1/div1/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  arctan1/div1/r_quotient_reg[5]/C
                         clock pessimism              0.458   265.039    
                         clock uncertainty           -0.035   265.003    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.031   265.034    arctan1/div1/r_quotient_reg[5]
  -------------------------------------------------------------------
                         required time                        265.034    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                251.417    

Slack (MET) :             251.462ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.046ns (36.298%)  route 5.346ns (63.702%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.471    12.951    acc1/CO[0]
    SLICE_X9Y30          LUT5 (Prop_lut5_I3_O)        0.124    13.075 r  acc1/r_divisior[4]_i_1/O
                         net (fo=1, routed)           0.330    13.405    arctan1/div1/r_divisior_reg[5]_0[4]
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[4]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)       -0.058   264.867    arctan1/div1/r_divisior_reg[4]
  -------------------------------------------------------------------
                         required time                        264.867    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                251.462    

Slack (MET) :             251.845ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_quotient_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 3.046ns (37.396%)  route 5.099ns (62.604%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.555    13.035    acc1/CO[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I2_O)        0.124    13.159 r  acc1/r_quotient[15]_i_2/O
                         net (fo=1, routed)           0.000    13.159    arctan1/div1/r_quotient_reg[15]_0[15]
    SLICE_X8Y30          FDCE                                         r  arctan1/div1/r_quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  arctan1/div1/r_quotient_reg[15]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)        0.079   265.004    arctan1/div1/r_quotient_reg[15]
  -------------------------------------------------------------------
                         required time                        265.004    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                251.845    

Slack (MET) :             251.870ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_divisior_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        7.974ns  (logic 3.046ns (38.197%)  route 4.928ns (61.803%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          0.962    12.443    acc1/CO[0]
    SLICE_X7Y30          LUT5 (Prop_lut5_I3_O)        0.124    12.567 r  acc1/r_divisior[1]_i_1/O
                         net (fo=1, routed)           0.421    12.988    arctan1/div1/r_divisior_reg[5]_0[1]
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[1]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X9Y30          FDCE (Setup_fdce_C_D)       -0.067   264.858    arctan1/div1/r_divisior_reg[1]
  -------------------------------------------------------------------
                         required time                        264.858    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                251.870    

Slack (MET) :             251.921ns  (required time - arrival time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_quotient_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 3.046ns (37.755%)  route 5.022ns (62.245%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 264.503 - 260.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.734     5.014    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.470 f  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.635     6.104    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X8Y25          LUT1 (Prop_lut1_I0_O)        0.150     6.254 r  acc1/w_complementEn_carry_i_18/O
                         net (fo=1, routed)           0.333     6.588    acc1/w_complementEn_carry_i_18_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     7.387 r  acc1/w_complementEn_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.387    acc1/w_complementEn_carry_i_10_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.504 r  acc1/w_complementEn_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.504    acc1/w_complementEn_carry_i_9_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.723 r  acc1/r_divisior_reg[2]_i_2/O[0]
                         net (fo=2, routed)           1.089     8.812    acc1/w_imagAbs0[9]
    SLICE_X3Y27          LUT3 (Prop_lut3_I0_O)        0.323     9.135 r  acc1/r_quotient[9]_i_3/O
                         net (fo=2, routed)           0.974    10.109    acc1/r_quotient[9]_i_3_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.332    10.441 r  acc1/w_complementEn_carry__0_i_4/O
                         net (fo=1, routed)           0.513    10.954    arctan1/r_complementEn_reg_2[0]
    SLICE_X7Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  arctan1/w_complementEn_carry__0/CO[3]
                         net (fo=23, routed)          1.477    12.957    acc1/CO[0]
    SLICE_X8Y30          LUT5 (Prop_lut5_I1_O)        0.124    13.081 r  acc1/r_quotient[12]_i_1/O
                         net (fo=1, routed)           0.000    13.081    arctan1/div1/r_quotient_reg[15]_0[12]
    SLICE_X8Y30          FDCE                                         r  arctan1/div1/r_quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    AA9                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874   260.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   262.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   262.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.566   264.503    arctan1/div1/clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  arctan1/div1/r_quotient_reg[12]/C
                         clock pessimism              0.458   264.961    
                         clock uncertainty           -0.035   264.925    
    SLICE_X8Y30          FDCE (Setup_fdce_C_D)        0.077   265.002    arctan1/div1/r_quotient_reg[12]
  -------------------------------------------------------------------
                         required time                        265.002    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                251.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 getData1/r_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            getData1/r_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.620     1.545    getData1/clk_IBUF_BUFG
    SLICE_X5Y37          FDPE                                         r  getData1/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  getData1/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.098     1.784    getData1/r_counter_reg[4]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.832 r  getData1/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    getData1/p_0_in__0[2]
    SLICE_X4Y37          FDPE                                         r  getData1/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.888     2.061    getData1/clk_IBUF_BUFG
    SLICE_X4Y37          FDPE                                         r  getData1/r_counter_reg[2]/C
                         clock pessimism             -0.504     1.558    
    SLICE_X4Y37          FDPE (Hold_fdpe_C_D)         0.131     1.689    getData1/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 getData1/r_counter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            getData1/r_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.620     1.545    getData1/clk_IBUF_BUFG
    SLICE_X5Y37          FDPE                                         r  getData1/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.686 f  getData1/r_counter_reg[4]/Q
                         net (fo=4, routed)           0.098     1.784    getData1/r_counter_reg[4]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  getData1/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    getData1/p_0_in__0[0]
    SLICE_X4Y37          FDPE                                         r  getData1/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.888     2.061    getData1/clk_IBUF_BUFG
    SLICE_X4Y37          FDPE                                         r  getData1/r_counter_reg[0]/C
                         clock pessimism             -0.504     1.558    
    SLICE_X4Y37          FDPE (Hold_fdpe_C_D)         0.120     1.678    getData1/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 arctan1/div1/r_quotient_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_quotient_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.704%)  route 0.115ns (38.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.614     1.539    arctan1/div1/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  arctan1/div1/r_quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.680 r  arctan1/div1/r_quotient_reg[6]/Q
                         net (fo=16, routed)          0.115     1.795    acc1/r_quotient_reg[15][6]
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  acc1/r_quotient[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    arctan1/div1/r_quotient_reg[15]_0[7]
    SLICE_X4Y29          FDCE                                         r  arctan1/div1/r_quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.881     2.054    arctan1/div1/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  arctan1/div1/r_quotient_reg[7]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X4Y29          FDCE (Hold_fdce_C_D)         0.121     1.673    arctan1/div1/r_quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 arctan1/div1/r_divisior_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.252ns (70.554%)  route 0.105ns (29.446%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.511    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y30          FDCE                                         r  arctan1/div1/r_divisior_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  arctan1/div1/r_divisior_reg[2]/Q
                         net (fo=1, routed)           0.105     1.757    arctan1/div1/r_divisior__0[2]
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  arctan1/div1/interNum_carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.802    arctan1/div1/ADDER_3/S[2]
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.868 r  arctan1/div1/ADDER_3/interNum_carry/O[2]
                         net (fo=1, routed)           0.000     1.868    arctan1/div1/interNum[2]
    SLICE_X9Y31          FDCE                                         r  arctan1/div1/r_remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     2.027    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  arctan1/div1/r_remainder_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.105     1.631    arctan1/div1/r_remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 arctan1/div1/r_divisior_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            arctan1/div1/r_remainder_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.274ns (76.728%)  route 0.083ns (23.272%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.513    arctan1/div1/clk_IBUF_BUFG
    SLICE_X8Y32          FDCE                                         r  arctan1/div1/r_divisior_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  arctan1/div1/r_divisior_reg[5]/Q
                         net (fo=1, routed)           0.083     1.760    arctan1/div1/r_divisior__0[5]
    SLICE_X9Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.805 r  arctan1/div1/interNum_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     1.805    arctan1/div1/ADDER_3/r_remainder_reg[7][1]
    SLICE_X9Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.870 r  arctan1/div1/ADDER_3/interNum_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.870    arctan1/div1/interNum[5]
    SLICE_X9Y32          FDCE                                         r  arctan1/div1/r_remainder_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     2.028    arctan1/div1/clk_IBUF_BUFG
    SLICE_X9Y32          FDCE                                         r  arctan1/div1/r_remainder_reg[5]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X9Y32          FDCE (Hold_fdce_C_D)         0.105     1.631    arctan1/div1/r_remainder_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 acc1/r_Oimag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            acc1/r_Oimag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.581     1.506    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  acc1/r_Oimag_reg[0]/Q
                         net (fo=6, routed)           0.079     1.726    acc1/r_Oimag_reg_n_0_[0]
    SLICE_X11Y25         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.850 r  acc1/r_Oimag0__45_carry/O[1]
                         net (fo=1, routed)           0.000     1.850    acc1/r_Oimag0[1]
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.847     2.020    acc1/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  acc1/r_Oimag_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.105     1.611    acc1/r_Oimag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 acc1/r_Oreal_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            acc1/r_Oreal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.613     1.538    acc1/clk_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  acc1/r_Oreal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.679 r  acc1/r_Oreal_reg[8]/Q
                         net (fo=4, routed)           0.079     1.758    acc1/r_Oreal_reg_n_0_[8]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.882 r  acc1/r_Oreal0__45_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.882    acc1/r_Oreal0[9]
    SLICE_X5Y27          FDCE                                         r  acc1/r_Oreal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.879     2.052    acc1/clk_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  acc1/r_Oreal_reg[9]/C
                         clock pessimism             -0.515     1.538    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.105     1.643    acc1/r_Oreal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 acc1/r_Oimag_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            acc1/r_Oimag_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.582     1.507    acc1/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  acc1/r_Oimag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  acc1/r_Oimag_reg[4]/Q
                         net (fo=6, routed)           0.079     1.727    acc1/r_Oimag_reg_n_0_[4]
    SLICE_X11Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.851 r  acc1/r_Oimag0__45_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.851    acc1/r_Oimag0[5]
    SLICE_X11Y26         FDCE                                         r  acc1/r_Oimag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.848     2.021    acc1/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  acc1/r_Oimag_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.105     1.612    acc1/r_Oimag_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 acc1/r_Oimag_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            acc1/r_Oimag_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.509    acc1/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  acc1/r_Oimag_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         FDCE (Prop_fdce_C_Q)         0.141     1.650 r  acc1/r_Oimag_reg[8]/Q
                         net (fo=6, routed)           0.079     1.729    acc1/r_Oimag_reg_n_0_[8]
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.853 r  acc1/r_Oimag0__45_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.853    acc1/r_Oimag0[9]
    SLICE_X11Y27         FDCE                                         r  acc1/r_Oimag_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.850     2.023    acc1/clk_IBUF_BUFG
    SLICE_X11Y27         FDCE                                         r  acc1/r_Oimag_reg[9]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X11Y27         FDCE (Hold_fdce_C_D)         0.105     1.614    acc1/r_Oimag_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 acc1/r_Oreal_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            acc1/r_Oreal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.611     1.536    acc1/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  acc1/r_Oreal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.677 r  acc1/r_Oreal_reg[6]/Q
                         net (fo=4, routed)           0.079     1.756    acc1/r_Oreal_reg_n_0_[6]
    SLICE_X5Y26          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.883 r  acc1/r_Oreal0__45_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.883    acc1/r_Oreal0[7]
    SLICE_X5Y26          FDCE                                         r  acc1/r_Oreal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.877     2.050    acc1/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  acc1/r_Oreal_reg[7]/C
                         clock pessimism             -0.515     1.536    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.105     1.641    acc1/r_Oreal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         260.000     257.845    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         260.000     259.000    SLICE_X8Y33    getData1/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         260.000     259.000    SLICE_X8Y37    getData1/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         260.000     259.000    SLICE_X8Y37    getData1/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         260.000     259.000    SLICE_X4Y37    getData1/r_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         260.000     259.000    SLICE_X4Y37    getData1/r_counter_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         260.000     259.000    SLICE_X4Y37    getData1/r_counter_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         260.000     259.000    SLICE_X4Y37    getData1/r_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         260.000     259.000    SLICE_X5Y37    getData1/r_counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         260.000     259.000    SLICE_X11Y25   acc1/r_Oimag_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X8Y37    getData1/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X8Y37    getData1/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X5Y37    getData1/r_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y27   acc1/r_Oimag_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y27   acc1/r_Oimag_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y27   acc1/r_Oimag_reg[8]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X4Y37    getData1/r_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         130.000     129.500    SLICE_X5Y37    getData1/r_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y25   acc1/r_Oimag_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y27   acc1/r_Oimag_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y27   acc1/r_Oimag_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y25   acc1/r_Oimag_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         130.000     129.500    SLICE_X11Y25   acc1/r_Oimag_reg[2]/C



