# ğŸ† VHDL Digital Design Repository ğŸš€  

Welcome to my **VHDL Digital Design** repository! This repository contains fundamental digital circuits implemented in **VHDL** using a **structural approach**. Each module is accompanied by a **testbench** to verify functionality through simulation in tools like **ModelSim, Xilinx Vivado, or Intel Quartus**.

## ğŸ“‚ Repository Structure  
VHDL-Digital-Design/
â”œâ”€â”€ AND_Gate/
â”‚   â”œâ”€â”€ AND_Gate.vhdl
â”‚   â”œâ”€â”€ AND_Gate_TB.vhdl
â”œâ”€â”€ XOR_Gate/
â”‚   â”œâ”€â”€ XOR_Gate.vhdl
â”‚   â”œâ”€â”€ XOR_Gate_TB.vhdl
â”œâ”€â”€ Half_Adder/
â”‚   â”œâ”€â”€ Half_Adder.vhdl
â”‚   â”œâ”€â”€ Half_Adder_TB.vhdl
â”œâ”€â”€ images/  # Simulation waveforms (optional)
â”œâ”€â”€ README.md

## ğŸ›  Implemented Designs  
âœ” **AND Gate** - Implements basic AND logic  
âœ” **XOR Gate** - Implements basic XOR logic  
âœ” **Half Adder** - Built using AND & XOR gates  
âœ” **Testbenches** - Verifies all modules through simulation  

## ğŸ¯ How to Use  
1. **Clone the repository**:  
   ```bash
   git clone https://github.com/yourusername/VHDL-Digital-Design.git
   cd VHDL-Digital-Design
