/*
 * Copyright (c) 2017, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <dt-bindings/gpio/gpio.h>

/ {
	cpus {
		cpu@0 {
			compatible = "arm,cortex-m4f";
		};
		cpu@1 {
			compatible = "arm,cortex-m0+";
		};
	};

	sram0:memory@20000000 {
		compatible = "mmio-sram";
		reg = <0x20000000 0x10000>;
	};


	sramx:memory@40000000{
		compatible = "mmio-sram";
		reg = <0x40000000 0x8000>;
	};

	soc {

		flash0:flash@0 {
			/* reduced from 0x40000 to 0x30000
			 * to leave room for secondary core
			 */
			reg = <0 0x30000>;
		};

		usart0:usart@40086000 {
			compatible = "nxp,lpc-usart";
			reg = <0x40086000 0xE44>;
			interrupts = <14 0>;
			label = "USART_0";
			status = "disabled";
		};

		gpio0: gpio@0 {
			compatible = "nxp,kinetis-gpio";
			reg = <0x4008C000 0x2488>;
			interrupts = <2 2>;
			label = "GPIO_0";
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpio1: gpio@1 {
			compatible = "nxp,kinetis-gpio";
			reg = <0x4008C000 0x2488>;
			interrupts = <3 2>;
			label = "GPIO_1";
			gpio-controller;
			#gpio-cells = <2>;
		};

		mailbox0:mailbox@4008B000 {
			compatible = "nxp,lpc-mailbox";
			reg = <0x4008B000 0xEC>;
			interrupts = <31 0>;
			label = "MAILBOX_0";
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};

