<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Feb  5 11:02:57 2026" VIVADOVERSION="2025.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a50t" NAME="design_1" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="bus_line_0" SIGIS="undef" SIGNAME="External_Ports_bus_line_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="bus_line"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="cfg_mode_0" SIGIS="undef" SIGNAME="External_Ports_cfg_mode_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="cfg_mode"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock_0" SIGIS="clk" SIGNAME="External_Ports_clock_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="107" NAME="frame_rx_out_0" RIGHT="0" SIGIS="undef" SIGNAME="can_node_top_0_frame_rx_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="frame_rx_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="82" NAME="frame_tx_in_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_frame_tx_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="frame_tx_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="phase_seg1_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_phase_seg1_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="phase_seg1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="phase_seg2_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_phase_seg2_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="phase_seg2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pop_fifo_rx_0" SIGIS="undef" SIGNAME="External_Ports_pop_fifo_rx_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="pop_fifo_rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="prop_seg_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_prop_seg_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="prop_seg"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="push_fifo_tx_0" SIGIS="undef" SIGNAME="External_Ports_push_fifo_tx_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="push_fifo_tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ram_addrID_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_addrID_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="ram_addrID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ram_dinID_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_dinID_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="ram_dinID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ram_rdy_0" SIGIS="undef" SIGNAME="can_node_top_0_ram_rdy">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="ram_rdy"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="we_memID_0" SIGIS="undef" SIGNAME="External_Ports_we_memID_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="can_node_top_0" PORT="we_memID"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/can_node_top_0" HWVERSION="1.0" INSTANCE="can_node_top_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="can_node_top" VLNV="xilinx.com:user:can_node_top:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_can_node_top_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" NAME="bus_line" SIGIS="undef" SIGNAME="External_Ports_bus_line_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bus_line_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cfg_mode" SIGIS="undef" SIGNAME="External_Ports_cfg_mode_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cfg_mode_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock" SIGIS="clk" SIGNAME="External_Ports_clock_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="107" NAME="frame_rx_out" RIGHT="0" SIGIS="undef" SIGNAME="can_node_top_0_frame_rx_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="frame_rx_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="82" NAME="frame_tx_in" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_frame_tx_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="frame_tx_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phase_seg1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_phase_seg1_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phase_seg1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="phase_seg2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_phase_seg2_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="phase_seg2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pop_fifo_rx" SIGIS="undef" SIGNAME="External_Ports_pop_fifo_rx_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pop_fifo_rx_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="prop_seg" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_prop_seg_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="prop_seg_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="push_fifo_tx" SIGIS="undef" SIGNAME="External_Ports_push_fifo_tx_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="push_fifo_tx_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_addrID" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_addrID_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_addrID_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ram_dinID" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_ram_dinID_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_dinID_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_rdy" SIGIS="undef" SIGNAME="can_node_top_0_ram_rdy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ram_rdy_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_memID" SIGIS="undef" SIGNAME="External_Ports_we_memID_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="we_memID_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
