IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 28.69        
Core2: 29.35        Core3: 29.07        
Core4: 27.66        Core5: 27.36        
Core6: 28.00        Core7: 26.13        
Core8: 27.52        Core9: 25.67        
Core10: 24.93        Core11: 27.87        
Core12: 26.58        Core13: 23.84        
Core14: 28.81        Core15: 26.13        
Core16: 29.10        Core17: 25.89        
Core18: 29.13        Core19: 29.20        
Core20: 29.99        Core21: 26.73        
Core22: 30.04        Core23: 26.49        
Core24: 29.74        Core25: 25.84        
Core26: 30.44        Core27: 27.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.09
Socket1: 26.94
DDR read Latency(ns)
Socket0: 48889.52
Socket1: 415.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.13        Core1: 27.72        
Core2: 31.34        Core3: 27.47        
Core4: 31.56        Core5: 27.13        
Core6: 29.89        Core7: 26.93        
Core8: 28.62        Core9: 22.71        
Core10: 27.07        Core11: 23.15        
Core12: 29.46        Core13: 25.14        
Core14: 27.98        Core15: 29.37        
Core16: 30.14        Core17: 23.82        
Core18: 28.46        Core19: 30.29        
Core20: 29.23        Core21: 29.81        
Core22: 30.23        Core23: 27.50        
Core24: 28.51        Core25: 24.12        
Core26: 30.96        Core27: 21.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.20
Socket1: 26.05
DDR read Latency(ns)
Socket0: 49692.85
Socket1: 427.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 29.89        
Core2: 29.75        Core3: 28.01        
Core4: 29.29        Core5: 26.75        
Core6: 32.72        Core7: 30.06        
Core8: 30.77        Core9: 22.79        
Core10: 28.50        Core11: 22.74        
Core12: 27.49        Core13: 21.88        
Core14: 29.93        Core15: 30.06        
Core16: 22.73        Core17: 24.21        
Core18: 21.96        Core19: 29.89        
Core20: 30.12        Core21: 28.71        
Core22: 20.05        Core23: 23.24        
Core24: 26.95        Core25: 24.20        
Core26: 29.71        Core27: 21.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 25.41
DDR read Latency(ns)
Socket0: 49262.71
Socket1: 434.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 30.09        
Core2: 31.03        Core3: 27.59        
Core4: 31.60        Core5: 26.50        
Core6: 27.76        Core7: 29.45        
Core8: 29.62        Core9: 23.82        
Core10: 27.55        Core11: 22.90        
Core12: 27.65        Core13: 23.78        
Core14: 29.01        Core15: 29.96        
Core16: 29.49        Core17: 23.58        
Core18: 30.81        Core19: 28.61        
Core20: 31.24        Core21: 29.22        
Core22: 29.69        Core23: 23.63        
Core24: 27.86        Core25: 22.78        
Core26: 29.95        Core27: 21.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.69
Socket1: 25.37
DDR read Latency(ns)
Socket0: 50711.55
Socket1: 437.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 30.56        
Core2: 28.68        Core3: 28.07        
Core4: 32.37        Core5: 26.67        
Core6: 30.88        Core7: 24.45        
Core8: 29.66        Core9: 25.06        
Core10: 29.12        Core11: 25.54        
Core12: 28.54        Core13: 25.80        
Core14: 28.32        Core15: 23.46        
Core16: 28.88        Core17: 24.12        
Core18: 31.82        Core19: 28.34        
Core20: 29.82        Core21: 29.31        
Core22: 29.62        Core23: 23.05        
Core24: 28.57        Core25: 23.56        
Core26: 28.51        Core27: 21.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.65
Socket1: 25.29
DDR read Latency(ns)
Socket0: 50853.96
Socket1: 436.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 30.52        
Core2: 29.92        Core3: 28.26        
Core4: 29.37        Core5: 27.03        
Core6: 30.85        Core7: 23.90        
Core8: 29.21        Core9: 24.85        
Core10: 26.84        Core11: 25.79        
Core12: 27.55        Core13: 25.44        
Core14: 27.68        Core15: 22.61        
Core16: 28.22        Core17: 24.66        
Core18: 28.48        Core19: 24.52        
Core20: 28.71        Core21: 29.81        
Core22: 28.79        Core23: 24.70        
Core24: 28.91        Core25: 24.32        
Core26: 28.57        Core27: 23.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 25.31
DDR read Latency(ns)
Socket0: 50075.92
Socket1: 432.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 28.86        
Core2: 29.98        Core3: 27.41        
Core4: 30.30        Core5: 27.53        
Core6: 27.36        Core7: 25.47        
Core8: 26.24        Core9: 23.69        
Core10: 27.30        Core11: 30.27        
Core12: 27.06        Core13: 25.32        
Core14: 26.58        Core15: 24.49        
Core16: 29.52        Core17: 25.89        
Core18: 26.02        Core19: 29.84        
Core20: 26.75        Core21: 27.84        
Core22: 27.20        Core23: 25.69        
Core24: 27.21        Core25: 25.84        
Core26: 29.95        Core27: 27.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 26.79
DDR read Latency(ns)
Socket0: 44268.84
Socket1: 414.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 28.57        
Core2: 27.87        Core3: 28.13        
Core4: 30.65        Core5: 24.40        
Core6: 29.02        Core7: 28.11        
Core8: 28.79        Core9: 23.69        
Core10: 29.05        Core11: 29.27        
Core12: 27.32        Core13: 25.13        
Core14: 26.23        Core15: 23.27        
Core16: 28.95        Core17: 24.74        
Core18: 26.84        Core19: 28.40        
Core20: 27.57        Core21: 28.86        
Core22: 27.30        Core23: 25.04        
Core24: 28.57        Core25: 24.72        
Core26: 28.33        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.70
Socket1: 26.28
DDR read Latency(ns)
Socket0: 44969.71
Socket1: 425.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.11        Core1: 28.54        
Core2: 30.80        Core3: 29.76        
Core4: 30.72        Core5: 24.54        
Core6: 31.83        Core7: 24.77        
Core8: 21.69        Core9: 23.75        
Core10: 30.79        Core11: 28.84        
Core12: 20.99        Core13: 30.84        
Core14: 27.50        Core15: 23.80        
Core16: 28.77        Core17: 25.04        
Core18: 21.68        Core19: 24.77        
Core20: 26.27        Core21: 25.98        
Core22: 22.63        Core23: 29.91        
Core24: 27.21        Core25: 25.23        
Core26: 28.93        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.91
Socket1: 26.12
DDR read Latency(ns)
Socket0: 42531.16
Socket1: 426.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 29.24        
Core2: 28.58        Core3: 27.06        
Core4: 29.79        Core5: 26.08        
Core6: 30.26        Core7: 25.73        
Core8: 27.95        Core9: 23.75        
Core10: 26.08        Core11: 30.26        
Core12: 27.83        Core13: 30.77        
Core14: 26.16        Core15: 24.41        
Core16: 27.77        Core17: 26.26        
Core18: 28.42        Core19: 27.06        
Core20: 29.27        Core21: 27.04        
Core22: 26.89        Core23: 26.04        
Core24: 27.15        Core25: 26.40        
Core26: 27.39        Core27: 27.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.22
Socket1: 26.83
DDR read Latency(ns)
Socket0: 43603.28
Socket1: 414.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.32        Core1: 28.45        
Core2: 29.80        Core3: 27.47        
Core4: 26.33        Core5: 28.95        
Core6: 32.20        Core7: 23.91        
Core8: 27.75        Core9: 23.36        
Core10: 30.74        Core11: 30.07        
Core12: 27.45        Core13: 24.25        
Core14: 27.11        Core15: 25.77        
Core16: 27.18        Core17: 24.07        
Core18: 28.10        Core19: 31.64        
Core20: 30.38        Core21: 24.22        
Core22: 26.32        Core23: 27.55        
Core24: 27.22        Core25: 23.81        
Core26: 28.48        Core27: 29.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.29
Socket1: 26.42
DDR read Latency(ns)
Socket0: 43970.91
Socket1: 420.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 28.93        
Core2: 29.74        Core3: 28.64        
Core4: 28.09        Core5: 29.47        
Core6: 30.07        Core7: 24.62        
Core8: 29.79        Core9: 23.59        
Core10: 30.32        Core11: 29.73        
Core12: 27.29        Core13: 24.43        
Core14: 29.62        Core15: 23.58        
Core16: 29.73        Core17: 25.22        
Core18: 29.84        Core19: 31.92        
Core20: 28.47        Core21: 25.07        
Core22: 27.72        Core23: 30.08        
Core24: 28.67        Core25: 24.68        
Core26: 28.98        Core27: 26.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 26.57
DDR read Latency(ns)
Socket0: 44233.57
Socket1: 419.70
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 27.39        
Core2: 26.37        Core3: 28.54        
Core4: 28.05        Core5: 27.77        
Core6: 26.74        Core7: 28.66        
Core8: 31.27        Core9: 22.74        
Core10: 28.04        Core11: 25.94        
Core12: 28.65        Core13: 25.29        
Core14: 26.52        Core15: 28.00        
Core16: 27.28        Core17: 25.32        
Core18: 27.32        Core19: 25.53        
Core20: 27.63        Core21: 25.19        
Core22: 30.70        Core23: 26.10        
Core24: 31.26        Core25: 23.81        
Core26: 29.73        Core27: 25.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 26.19
DDR read Latency(ns)
Socket0: 41156.89
Socket1: 419.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.38        Core1: 27.64        
Core2: 26.59        Core3: 28.55        
Core4: 28.81        Core5: 28.36        
Core6: 25.42        Core7: 28.52        
Core8: 28.67        Core9: 22.57        
Core10: 25.62        Core11: 24.14        
Core12: 26.58        Core13: 25.41        
Core14: 27.11        Core15: 28.00        
Core16: 27.81        Core17: 25.92        
Core18: 30.36        Core19: 23.66        
Core20: 27.33        Core21: 25.07        
Core22: 29.56        Core23: 25.54        
Core24: 26.98        Core25: 27.21        
Core26: 28.78        Core27: 25.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 26.15
DDR read Latency(ns)
Socket0: 41429.06
Socket1: 423.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 26.76        
Core2: 26.27        Core3: 29.57        
Core4: 28.92        Core5: 29.81        
Core6: 28.59        Core7: 28.07        
Core8: 29.12        Core9: 22.17        
Core10: 25.43        Core11: 23.85        
Core12: 25.92        Core13: 24.03        
Core14: 27.81        Core15: 27.76        
Core16: 27.36        Core17: 23.78        
Core18: 22.44        Core19: 22.50        
Core20: 26.44        Core21: 23.74        
Core22: 27.46        Core23: 26.41        
Core24: 27.30        Core25: 27.14        
Core26: 30.93        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 25.43
DDR read Latency(ns)
Socket0: 40816.06
Socket1: 434.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 27.30        
Core2: 26.93        Core3: 27.91        
Core4: 29.55        Core5: 30.00        
Core6: 28.41        Core7: 28.68        
Core8: 32.23        Core9: 22.64        
Core10: 27.66        Core11: 25.08        
Core12: 28.11        Core13: 25.60        
Core14: 28.20        Core15: 27.90        
Core16: 27.66        Core17: 24.77        
Core18: 28.08        Core19: 23.58        
Core20: 29.57        Core21: 25.64        
Core22: 28.96        Core23: 23.81        
Core24: 28.86        Core25: 26.81        
Core26: 30.42        Core27: 25.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 26.01
DDR read Latency(ns)
Socket0: 42026.41
Socket1: 423.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 27.20        
Core2: 27.57        Core3: 28.26        
Core4: 32.77        Core5: 29.93        
Core6: 28.43        Core7: 28.13        
Core8: 30.28        Core9: 22.09        
Core10: 28.02        Core11: 24.97        
Core12: 29.68        Core13: 25.57        
Core14: 27.91        Core15: 25.26        
Core16: 26.30        Core17: 26.16        
Core18: 29.21        Core19: 23.68        
Core20: 28.15        Core21: 25.43        
Core22: 28.61        Core23: 24.21        
Core24: 27.49        Core25: 27.20        
Core26: 29.06        Core27: 25.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 26.00
DDR read Latency(ns)
Socket0: 41748.21
Socket1: 423.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.86        Core1: 27.09        
Core2: 30.54        Core3: 28.71        
Core4: 28.19        Core5: 29.67        
Core6: 28.44        Core7: 28.32        
Core8: 29.35        Core9: 22.45        
Core10: 29.56        Core11: 24.39        
Core12: 28.63        Core13: 24.69        
Core14: 26.31        Core15: 28.03        
Core16: 28.89        Core17: 24.21        
Core18: 29.62        Core19: 23.12        
Core20: 29.00        Core21: 24.35        
Core22: 28.14        Core23: 25.10        
Core24: 27.34        Core25: 26.99        
Core26: 30.53        Core27: 24.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.67
Socket1: 25.71
DDR read Latency(ns)
Socket0: 42152.65
Socket1: 428.50
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 25.83        
Core2: 29.97        Core3: 28.57        
Core4: 29.47        Core5: 26.11        
Core6: 29.30        Core7: 30.20        
Core8: 30.33        Core9: 21.00        
Core10: 28.61        Core11: 29.38        
Core12: 27.02        Core13: 27.14        
Core14: 27.13        Core15: 18.73        
Core16: 27.82        Core17: 29.11        
Core18: 28.34        Core19: 30.08        
Core20: 29.63        Core21: 26.85        
Core22: 28.69        Core23: 28.30        
Core24: 29.74        Core25: 18.57        
Core26: 29.53        Core27: 19.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.21
Socket1: 24.73
DDR read Latency(ns)
Socket0: 42401.62
Socket1: 441.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 27.48        
Core2: 27.09        Core3: 29.11        
Core4: 28.40        Core5: 26.63        
Core6: 29.42        Core7: 31.47        
Core8: 27.87        Core9: 20.33        
Core10: 26.79        Core11: 25.65        
Core12: 27.89        Core13: 27.91        
Core14: 27.33        Core15: 21.96        
Core16: 27.22        Core17: 30.02        
Core18: 28.31        Core19: 24.93        
Core20: 30.62        Core21: 24.00        
Core22: 28.76        Core23: 28.67        
Core24: 27.08        Core25: 23.54        
Core26: 28.82        Core27: 23.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.31
Socket1: 25.67
DDR read Latency(ns)
Socket0: 43142.25
Socket1: 431.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 27.50        
Core2: 27.00        Core3: 29.57        
Core4: 28.60        Core5: 26.81        
Core6: 32.18        Core7: 31.37        
Core8: 32.00        Core9: 20.04        
Core10: 30.21        Core11: 25.05        
Core12: 28.16        Core13: 28.01        
Core14: 28.92        Core15: 21.92        
Core16: 29.80        Core17: 30.54        
Core18: 21.40        Core19: 27.17        
Core20: 24.91        Core21: 23.82        
Core22: 23.31        Core23: 28.51        
Core24: 26.60        Core25: 23.83        
Core26: 21.04        Core27: 22.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 25.78
DDR read Latency(ns)
Socket0: 40147.12
Socket1: 429.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 27.18        
Core2: 26.48        Core3: 30.07        
Core4: 27.67        Core5: 26.39        
Core6: 27.89        Core7: 31.55        
Core8: 29.24        Core9: 21.98        
Core10: 28.45        Core11: 22.83        
Core12: 33.15        Core13: 24.47        
Core14: 27.41        Core15: 24.52        
Core16: 26.97        Core17: 25.30        
Core18: 22.28        Core19: 24.17        
Core20: 21.13        Core21: 24.17        
Core22: 19.56        Core23: 29.37        
Core24: 19.19        Core25: 24.61        
Core26: 21.07        Core27: 22.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.62
Socket1: 25.19
DDR read Latency(ns)
Socket0: 42790.14
Socket1: 438.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.90        Core1: 26.54        
Core2: 25.91        Core3: 28.71        
Core4: 28.53        Core5: 26.72        
Core6: 28.01        Core7: 29.53        
Core8: 30.79        Core9: 22.32        
Core10: 29.16        Core11: 22.93        
Core12: 28.32        Core13: 25.23        
Core14: 25.57        Core15: 21.44        
Core16: 27.29        Core17: 28.93        
Core18: 27.33        Core19: 22.82        
Core20: 29.56        Core21: 27.32        
Core22: 27.72        Core23: 28.20        
Core24: 26.43        Core25: 23.19        
Core26: 25.01        Core27: 20.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.32
Socket1: 24.98
DDR read Latency(ns)
Socket0: 42647.38
Socket1: 443.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.11        Core1: 26.64        
Core2: 26.02        Core3: 28.78        
Core4: 27.36        Core5: 25.96        
Core6: 27.72        Core7: 30.60        
Core8: 28.38        Core9: 21.59        
Core10: 28.23        Core11: 20.67        
Core12: 28.41        Core13: 27.12        
Core14: 28.04        Core15: 19.93        
Core16: 27.11        Core17: 28.93        
Core18: 26.07        Core19: 23.82        
Core20: 26.72        Core21: 27.59        
Core22: 26.33        Core23: 27.92        
Core24: 26.58        Core25: 21.03        
Core26: 27.21        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 24.72
DDR read Latency(ns)
Socket0: 42490.67
Socket1: 443.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 26.04        
Core2: 27.67        Core3: 27.27        
Core4: 28.45        Core5: 25.95        
Core6: 27.44        Core7: 26.26        
Core8: 28.92        Core9: 28.27        
Core10: 28.86        Core11: 19.78        
Core12: 28.57        Core13: 23.52        
Core14: 26.99        Core15: 30.15        
Core16: 29.33        Core17: 20.83        
Core18: 28.85        Core19: 26.43        
Core20: 28.73        Core21: 21.49        
Core22: 31.49        Core23: 30.76        
Core24: 30.26        Core25: 27.94        
Core26: 30.71        Core27: 27.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 24.82
DDR read Latency(ns)
Socket0: 40258.62
Socket1: 442.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.18        Core1: 27.09        
Core2: 30.01        Core3: 27.29        
Core4: 28.38        Core5: 25.23        
Core6: 26.96        Core7: 26.48        
Core8: 26.46        Core9: 26.15        
Core10: 26.79        Core11: 22.18        
Core12: 28.35        Core13: 23.95        
Core14: 27.28        Core15: 29.33        
Core16: 27.83        Core17: 23.58        
Core18: 29.70        Core19: 25.07        
Core20: 29.06        Core21: 22.89        
Core22: 30.21        Core23: 28.58        
Core24: 26.54        Core25: 27.57        
Core26: 28.81        Core27: 27.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 25.48
DDR read Latency(ns)
Socket0: 40555.39
Socket1: 435.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.27        Core1: 26.45        
Core2: 20.80        Core3: 26.95        
Core4: 23.86        Core5: 24.94        
Core6: 22.64        Core7: 26.78        
Core8: 28.01        Core9: 26.00        
Core10: 26.23        Core11: 23.74        
Core12: 28.09        Core13: 27.09        
Core14: 29.67        Core15: 27.51        
Core16: 29.60        Core17: 21.39        
Core18: 28.93        Core19: 24.10        
Core20: 29.61        Core21: 22.18        
Core22: 30.51        Core23: 26.68        
Core24: 28.06        Core25: 29.84        
Core26: 29.39        Core27: 26.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.12
Socket1: 25.31
DDR read Latency(ns)
Socket0: 38836.04
Socket1: 435.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 25.60        
Core2: 29.36        Core3: 26.09        
Core4: 26.60        Core5: 26.54        
Core6: 28.45        Core7: 27.19        
Core8: 28.30        Core9: 25.76        
Core10: 28.73        Core11: 16.97        
Core12: 31.17        Core13: 28.02        
Core14: 29.32        Core15: 28.92        
Core16: 33.16        Core17: 17.12        
Core18: 35.93        Core19: 26.63        
Core20: 30.57        Core21: 20.62        
Core22: 31.10        Core23: 29.65        
Core24: 30.32        Core25: 27.38        
Core26: 32.57        Core27: 30.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.99
Socket1: 24.16
DDR read Latency(ns)
Socket0: 41366.08
Socket1: 458.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.30        Core1: 25.73        
Core2: 26.44        Core3: 26.85        
Core4: 28.86        Core5: 26.85        
Core6: 26.21        Core7: 27.18        
Core8: 26.61        Core9: 24.56        
Core10: 26.19        Core11: 17.69        
Core12: 27.22        Core13: 26.68        
Core14: 28.08        Core15: 29.88        
Core16: 29.26        Core17: 18.09        
Core18: 31.81        Core19: 27.19        
Core20: 29.50        Core21: 20.40        
Core22: 29.72        Core23: 29.73        
Core24: 26.64        Core25: 28.22        
Core26: 30.59        Core27: 30.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.76
Socket1: 24.49
DDR read Latency(ns)
Socket0: 40923.97
Socket1: 449.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 26.27        
Core2: 26.14        Core3: 27.44        
Core4: 30.74        Core5: 25.53        
Core6: 27.69        Core7: 27.92        
Core8: 26.39        Core9: 25.11        
Core10: 26.58        Core11: 19.20        
Core12: 28.10        Core13: 25.09        
Core14: 29.90        Core15: 30.33        
Core16: 27.85        Core17: 18.87        
Core18: 28.36        Core19: 27.71        
Core20: 29.14        Core21: 21.40        
Core22: 27.30        Core23: 31.32        
Core24: 28.51        Core25: 28.05        
Core26: 29.03        Core27: 31.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.37
Socket1: 24.90
DDR read Latency(ns)
Socket0: 40956.08
Socket1: 439.71
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 28.36        
Core2: 30.62        Core3: 28.41        
Core4: 28.25        Core5: 28.19        
Core6: 29.49        Core7: 30.83        
Core8: 29.46        Core9: 22.13        
Core10: 27.83        Core11: 23.42        
Core12: 27.63        Core13: 25.32        
Core14: 27.10        Core15: 23.22        
Core16: 26.41        Core17: 29.48        
Core18: 27.16        Core19: 27.30        
Core20: 29.28        Core21: 24.27        
Core22: 28.29        Core23: 24.14        
Core24: 27.71        Core25: 29.44        
Core26: 29.79        Core27: 24.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.57
Socket1: 25.95
DDR read Latency(ns)
Socket0: 43003.01
Socket1: 427.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.25        Core1: 27.76        
Core2: 27.07        Core3: 28.02        
Core4: 28.30        Core5: 28.02        
Core6: 28.59        Core7: 30.51        
Core8: 28.52        Core9: 21.87        
Core10: 27.96        Core11: 22.59        
Core12: 29.76        Core13: 23.85        
Core14: 27.51        Core15: 25.75        
Core16: 27.98        Core17: 28.54        
Core18: 29.37        Core19: 26.86        
Core20: 27.71        Core21: 23.31        
Core22: 28.79        Core23: 27.23        
Core24: 28.18        Core25: 29.25        
Core26: 29.94        Core27: 23.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.26
Socket1: 25.96
DDR read Latency(ns)
Socket0: 42865.97
Socket1: 427.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 28.23        
Core2: 21.18        Core3: 28.24        
Core4: 21.70        Core5: 28.13        
Core6: 19.96        Core7: 30.57        
Core8: 31.41        Core9: 20.74        
Core10: 32.89        Core11: 23.39        
Core12: 30.01        Core13: 24.39        
Core14: 29.62        Core15: 24.17        
Core16: 27.74        Core17: 31.70        
Core18: 28.66        Core19: 25.65        
Core20: 30.81        Core21: 23.84        
Core22: 29.60        Core23: 25.27        
Core24: 30.64        Core25: 29.96        
Core26: 31.25        Core27: 26.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 26.19
DDR read Latency(ns)
Socket0: 40984.41
Socket1: 421.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.54        
Core2: 28.78        Core3: 28.73        
Core4: 31.70        Core5: 29.66        
Core6: 27.33        Core7: 27.92        
Core8: 28.43        Core9: 21.44        
Core10: 29.33        Core11: 23.65        
Core12: 29.23        Core13: 25.46        
Core14: 30.81        Core15: 23.65        
Core16: 29.85        Core17: 31.42        
Core18: 30.39        Core19: 26.32        
Core20: 28.08        Core21: 24.66        
Core22: 30.27        Core23: 25.02        
Core24: 28.43        Core25: 29.29        
Core26: 31.01        Core27: 30.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.94
Socket1: 26.69
DDR read Latency(ns)
Socket0: 41642.58
Socket1: 418.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 28.96        
Core2: 30.30        Core3: 29.07        
Core4: 27.17        Core5: 29.31        
Core6: 29.74        Core7: 27.34        
Core8: 33.68        Core9: 21.84        
Core10: 30.64        Core11: 24.11        
Core12: 30.75        Core13: 25.93        
Core14: 27.73        Core15: 26.00        
Core16: 30.23        Core17: 31.91        
Core18: 29.70        Core19: 26.47        
Core20: 29.11        Core21: 24.99        
Core22: 30.34        Core23: 25.43        
Core24: 33.46        Core25: 29.41        
Core26: 28.94        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.10
Socket1: 27.06
DDR read Latency(ns)
Socket0: 41526.81
Socket1: 414.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.21        Core1: 28.49        
Core2: 27.58        Core3: 28.39        
Core4: 28.94        Core5: 28.21        
Core6: 28.97        Core7: 29.65        
Core8: 30.79        Core9: 20.83        
Core10: 28.57        Core11: 22.50        
Core12: 31.31        Core13: 24.54        
Core14: 27.80        Core15: 28.59        
Core16: 29.95        Core17: 31.74        
Core18: 29.23        Core19: 26.93        
Core20: 30.95        Core21: 23.60        
Core22: 29.53        Core23: 23.56        
Core24: 30.01        Core25: 29.07        
Core26: 29.61        Core27: 30.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 26.62
DDR read Latency(ns)
Socket0: 40963.38
Socket1: 417.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 29.91        
Core2: 29.12        Core3: 27.47        
Core4: 30.06        Core5: 27.44        
Core6: 27.30        Core7: 27.33        
Core8: 26.84        Core9: 24.35        
Core10: 25.05        Core11: 22.04        
Core12: 25.42        Core13: 28.03        
Core14: 26.30        Core15: 24.13        
Core16: 28.28        Core17: 20.24        
Core18: 28.38        Core19: 22.23        
Core20: 26.90        Core21: 31.30        
Core22: 27.74        Core23: 23.67        
Core24: 27.26        Core25: 25.97        
Core26: 29.12        Core27: 19.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.87
Socket1: 24.46
DDR read Latency(ns)
Socket0: 41940.62
Socket1: 450.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.44        Core1: 29.77        
Core2: 27.35        Core3: 26.31        
Core4: 29.25        Core5: 28.35        
Core6: 29.65        Core7: 28.10        
Core8: 27.06        Core9: 24.73        
Core10: 27.19        Core11: 22.09        
Core12: 27.65        Core13: 28.27        
Core14: 24.89        Core15: 24.33        
Core16: 27.49        Core17: 22.29        
Core18: 30.55        Core19: 23.46        
Core20: 30.66        Core21: 30.84        
Core22: 29.16        Core23: 23.36        
Core24: 28.84        Core25: 26.43        
Core26: 28.31        Core27: 22.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 25.09
DDR read Latency(ns)
Socket0: 42916.10
Socket1: 440.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.55        Core1: 29.91        
Core2: 24.18        Core3: 27.41        
Core4: 22.86        Core5: 28.01        
Core6: 20.61        Core7: 31.34        
Core8: 25.19        Core9: 23.53        
Core10: 24.88        Core11: 22.01        
Core12: 27.16        Core13: 29.01        
Core14: 25.70        Core15: 22.22        
Core16: 27.46        Core17: 24.13        
Core18: 31.37        Core19: 24.10        
Core20: 28.93        Core21: 31.15        
Core22: 27.38        Core23: 24.87        
Core24: 26.59        Core25: 23.12        
Core26: 30.92        Core27: 30.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 25.56
DDR read Latency(ns)
Socket0: 40848.88
Socket1: 431.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.60        Core1: 30.45        
Core2: 26.87        Core3: 26.89        
Core4: 29.69        Core5: 28.18        
Core6: 26.79        Core7: 31.17        
Core8: 26.73        Core9: 24.98        
Core10: 26.43        Core11: 22.35        
Core12: 27.75        Core13: 29.25        
Core14: 24.57        Core15: 22.97        
Core16: 26.53        Core17: 24.40        
Core18: 28.84        Core19: 24.05        
Core20: 29.37        Core21: 31.51        
Core22: 26.76        Core23: 24.19        
Core24: 28.87        Core25: 23.51        
Core26: 30.36        Core27: 30.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 25.74
DDR read Latency(ns)
Socket0: 42195.36
Socket1: 429.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.96        Core1: 29.29        
Core2: 27.03        Core3: 26.49        
Core4: 27.66        Core5: 29.28        
Core6: 26.35        Core7: 31.35        
Core8: 27.84        Core9: 24.51        
Core10: 26.33        Core11: 25.37        
Core12: 28.77        Core13: 20.47        
Core14: 24.11        Core15: 21.63        
Core16: 29.45        Core17: 22.14        
Core18: 27.42        Core19: 30.80        
Core20: 28.52        Core21: 30.50        
Core22: 29.36        Core23: 23.05        
Core24: 29.78        Core25: 27.84        
Core26: 30.16        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 25.68
DDR read Latency(ns)
Socket0: 42731.41
Socket1: 431.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 28.80        
Core2: 28.19        Core3: 26.57        
Core4: 30.56        Core5: 29.98        
Core6: 28.54        Core7: 28.12        
Core8: 27.42        Core9: 24.30        
Core10: 26.98        Core11: 25.58        
Core12: 29.26        Core13: 20.17        
Core14: 26.20        Core15: 21.81        
Core16: 27.06        Core17: 22.10        
Core18: 29.41        Core19: 30.55        
Core20: 28.87        Core21: 29.98        
Core22: 28.48        Core23: 23.34        
Core24: 28.82        Core25: 28.05        
Core26: 30.64        Core27: 26.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 25.38
DDR read Latency(ns)
Socket0: 42227.70
Socket1: 434.00
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 30.90        
Core2: 29.96        Core3: 26.30        
Core4: 26.57        Core5: 27.19        
Core6: 26.18        Core7: 22.93        
Core8: 26.59        Core9: 27.47        
Core10: 25.00        Core11: 29.59        
Core12: 26.42        Core13: 23.45        
Core14: 27.79        Core15: 27.23        
Core16: 26.75        Core17: 21.87        
Core18: 27.65        Core19: 22.78        
Core20: 27.93        Core21: 30.45        
Core22: 27.33        Core23: 30.76        
Core24: 27.70        Core25: 24.71        
Core26: 29.54        Core27: 22.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.82
Socket1: 25.29
DDR read Latency(ns)
Socket0: 45940.73
Socket1: 440.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.20        Core1: 30.34        
Core2: 30.05        Core3: 28.08        
Core4: 29.82        Core5: 28.00        
Core6: 29.34        Core7: 24.31        
Core8: 31.20        Core9: 26.91        
Core10: 29.97        Core11: 28.13        
Core12: 28.84        Core13: 22.98        
Core14: 29.06        Core15: 27.30        
Core16: 28.76        Core17: 23.71        
Core18: 29.27        Core19: 24.08        
Core20: 32.23        Core21: 30.31        
Core22: 27.74        Core23: 29.97        
Core24: 29.04        Core25: 25.85        
Core26: 30.62        Core27: 24.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.93
Socket1: 26.18
DDR read Latency(ns)
Socket0: 45947.75
Socket1: 430.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.51        Core1: 29.98        
Core2: 20.51        Core3: 28.79        
Core4: 26.99        Core5: 27.91        
Core6: 21.15        Core7: 27.09        
Core8: 22.32        Core9: 25.78        
Core10: 25.47        Core11: 25.39        
Core12: 27.48        Core13: 24.69        
Core14: 29.68        Core15: 27.60        
Core16: 27.27        Core17: 24.42        
Core18: 28.84        Core19: 24.22        
Core20: 22.57        Core21: 30.82        
Core22: 27.97        Core23: 30.49        
Core24: 28.05        Core25: 25.77        
Core26: 30.21        Core27: 27.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.37
Socket1: 26.82
DDR read Latency(ns)
Socket0: 44153.53
Socket1: 421.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.11        Core1: 27.80        
Core2: 26.74        Core3: 28.84        
Core4: 28.99        Core5: 27.65        
Core6: 26.36        Core7: 29.80        
Core8: 25.48        Core9: 26.12        
Core10: 26.74        Core11: 25.63        
Core12: 25.77        Core13: 24.85        
Core14: 29.59        Core15: 27.68        
Core16: 27.95        Core17: 24.37        
Core18: 30.60        Core19: 24.77        
Core20: 31.34        Core21: 26.57        
Core22: 29.12        Core23: 31.52        
Core24: 28.01        Core25: 25.47        
Core26: 28.86        Core27: 29.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.34
Socket1: 26.92
DDR read Latency(ns)
Socket0: 46275.02
Socket1: 418.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.17        Core1: 27.86        
Core2: 31.19        Core3: 28.61        
Core4: 33.23        Core5: 28.45        
Core6: 31.19        Core7: 26.22        
Core8: 28.29        Core9: 25.25        
Core10: 27.54        Core11: 25.18        
Core12: 28.90        Core13: 24.93        
Core14: 29.35        Core15: 27.82        
Core16: 28.93        Core17: 27.77        
Core18: 29.92        Core19: 26.08        
Core20: 27.90        Core21: 27.23        
Core22: 28.37        Core23: 30.86        
Core24: 27.25        Core25: 28.40        
Core26: 29.33        Core27: 26.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.66
Socket1: 27.20
DDR read Latency(ns)
Socket0: 45247.75
Socket1: 413.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.47        Core1: 28.01        
Core2: 28.40        Core3: 29.36        
Core4: 28.94        Core5: 27.97        
Core6: 29.50        Core7: 26.65        
Core8: 27.38        Core9: 25.84        
Core10: 27.68        Core11: 26.69        
Core12: 26.92        Core13: 25.87        
Core14: 29.27        Core15: 28.53        
Core16: 27.37        Core17: 25.98        
Core18: 30.39        Core19: 26.18        
Core20: 28.57        Core21: 27.56        
Core22: 28.77        Core23: 31.62        
Core24: 28.69        Core25: 27.16        
Core26: 28.51        Core27: 26.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.36
Socket1: 27.40
DDR read Latency(ns)
Socket0: 43410.32
Socket1: 413.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 29.10        
Core2: 27.61        Core3: 26.33        
Core4: 28.26        Core5: 27.56        
Core6: 27.99        Core7: 20.74        
Core8: 27.33        Core9: 23.08        
Core10: 27.56        Core11: 25.20        
Core12: 28.15        Core13: 26.37        
Core14: 29.13        Core15: 19.34        
Core16: 28.95        Core17: 30.85        
Core18: 27.89        Core19: 22.73        
Core20: 31.04        Core21: 30.65        
Core22: 29.20        Core23: 24.80        
Core24: 27.27        Core25: 25.65        
Core26: 29.12        Core27: 26.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.49
Socket1: 25.03
DDR read Latency(ns)
Socket0: 42150.33
Socket1: 436.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 29.64        
Core2: 28.82        Core3: 26.76        
Core4: 26.75        Core5: 26.78        
Core6: 29.14        Core7: 21.98        
Core8: 29.40        Core9: 22.79        
Core10: 26.82        Core11: 23.74        
Core12: 27.67        Core13: 27.19        
Core14: 27.39        Core15: 20.30        
Core16: 28.61        Core17: 27.10        
Core18: 26.48        Core19: 25.33        
Core20: 28.22        Core21: 30.28        
Core22: 26.60        Core23: 23.75        
Core24: 26.27        Core25: 25.44        
Core26: 28.79        Core27: 26.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.17
Socket1: 25.21
DDR read Latency(ns)
Socket0: 42786.73
Socket1: 436.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.54        Core1: 29.73        
Core2: 24.33        Core3: 25.92        
Core4: 24.34        Core5: 25.91        
Core6: 21.80        Core7: 21.62        
Core8: 27.59        Core9: 22.84        
Core10: 29.03        Core11: 20.67        
Core12: 28.87        Core13: 26.90        
Core14: 33.90        Core15: 21.40        
Core16: 27.51        Core17: 31.04        
Core18: 31.21        Core19: 27.36        
Core20: 27.95        Core21: 29.90        
Core22: 28.37        Core23: 23.55        
Core24: 28.69        Core25: 23.07        
Core26: 29.82        Core27: 28.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 24.78
DDR read Latency(ns)
Socket0: 40981.63
Socket1: 442.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 26.98        
Core2: 26.22        Core3: 27.47        
Core4: 29.37        Core5: 26.56        
Core6: 27.55        Core7: 24.96        
Core8: 30.41        Core9: 23.89        
Core10: 29.93        Core11: 23.70        
Core12: 28.23        Core13: 27.64        
Core14: 28.90        Core15: 23.87        
Core16: 27.07        Core17: 31.27        
Core18: 30.70        Core19: 26.42        
Core20: 27.38        Core21: 23.22        
Core22: 29.98        Core23: 27.08        
Core24: 26.79        Core25: 25.37        
Core26: 28.62        Core27: 28.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.62
Socket1: 25.98
DDR read Latency(ns)
Socket0: 41230.74
Socket1: 425.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.50        Core1: 28.06        
Core2: 27.85        Core3: 28.04        
Core4: 27.93        Core5: 26.61        
Core6: 30.14        Core7: 25.45        
Core8: 34.37        Core9: 24.81        
Core10: 28.61        Core11: 24.46        
Core12: 32.26        Core13: 28.21        
Core14: 29.25        Core15: 26.31        
Core16: 31.93        Core17: 31.61        
Core18: 28.55        Core19: 25.34        
Core20: 30.23        Core21: 30.73        
Core22: 31.53        Core23: 27.89        
Core24: 27.39        Core25: 25.86        
Core26: 29.86        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 27.06
DDR read Latency(ns)
Socket0: 40147.52
Socket1: 413.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 27.83        
Core2: 28.11        Core3: 25.06        
Core4: 25.75        Core5: 27.23        
Core6: 28.06        Core7: 25.51        
Core8: 28.72        Core9: 23.17        
Core10: 26.66        Core11: 24.80        
Core12: 27.90        Core13: 27.21        
Core14: 27.32        Core15: 24.17        
Core16: 26.83        Core17: 31.50        
Core18: 27.23        Core19: 25.14        
Core20: 27.36        Core21: 30.73        
Core22: 26.50        Core23: 29.31        
Core24: 27.99        Core25: 26.82        
Core26: 29.81        Core27: 26.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 26.61
DDR read Latency(ns)
Socket0: 40114.24
Socket1: 418.25
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.97        Core1: 28.14        
Core2: 26.42        Core3: 28.31        
Core4: 23.93        Core5: 25.49        
Core6: 26.26        Core7: 26.44        
Core8: 25.86        Core9: 23.90        
Core10: 25.55        Core11: 24.73        
Core12: 25.83        Core13: 30.03        
Core14: 25.59        Core15: 29.30        
Core16: 25.09        Core17: 25.96        
Core18: 25.64        Core19: 24.51        
Core20: 26.55        Core21: 27.80        
Core22: 28.50        Core23: 26.89        
Core24: 27.48        Core25: 24.80        
Core26: 29.80        Core27: 25.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 26.37
DDR read Latency(ns)
Socket0: 40022.40
Socket1: 421.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.05        Core1: 28.82        
Core2: 29.76        Core3: 28.17        
Core4: 28.55        Core5: 26.76        
Core6: 30.25        Core7: 27.52        
Core8: 24.98        Core9: 23.60        
Core10: 23.76        Core11: 24.27        
Core12: 25.53        Core13: 28.67        
Core14: 25.15        Core15: 27.84        
Core16: 26.64        Core17: 26.37        
Core18: 26.12        Core19: 25.04        
Core20: 29.50        Core21: 29.40        
Core22: 31.53        Core23: 25.39        
Core24: 28.53        Core25: 25.05        
Core26: 30.45        Core27: 27.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 26.67
DDR read Latency(ns)
Socket0: 40892.86
Socket1: 422.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 27.66        
Core2: 28.59        Core3: 30.35        
Core4: 23.99        Core5: 26.55        
Core6: 15.80        Core7: 31.14        
Core8: 24.56        Core9: 23.75        
Core10: 18.88        Core11: 22.81        
Core12: 22.50        Core13: 24.50        
Core14: 25.23        Core15: 24.01        
Core16: 27.47        Core17: 24.75        
Core18: 26.93        Core19: 23.36        
Core20: 27.33        Core21: 29.83        
Core22: 29.62        Core23: 29.42        
Core24: 26.25        Core25: 23.40        
Core26: 29.15        Core27: 29.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 25.84
DDR read Latency(ns)
Socket0: 40236.72
Socket1: 432.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.47        Core1: 27.40        
Core2: 29.59        Core3: 31.16        
Core4: 28.18        Core5: 26.43        
Core6: 30.19        Core7: 30.31        
Core8: 25.97        Core9: 23.58        
Core10: 24.84        Core11: 22.26        
Core12: 24.59        Core13: 25.14        
Core14: 24.66        Core15: 25.08        
Core16: 25.91        Core17: 23.76        
Core18: 26.79        Core19: 22.42        
Core20: 30.53        Core21: 28.94        
Core22: 30.54        Core23: 29.50        
Core24: 27.75        Core25: 23.90        
Core26: 31.48        Core27: 28.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.10
Socket1: 25.72
DDR read Latency(ns)
Socket0: 41172.53
Socket1: 434.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.33        Core1: 27.81        
Core2: 26.59        Core3: 29.74        
Core4: 30.08        Core5: 26.31        
Core6: 30.88        Core7: 28.37        
Core8: 27.27        Core9: 23.89        
Core10: 23.38        Core11: 24.29        
Core12: 24.93        Core13: 25.45        
Core14: 24.72        Core15: 25.51        
Core16: 27.15        Core17: 25.34        
Core18: 26.78        Core19: 23.80        
Core20: 30.71        Core21: 29.73        
Core22: 28.47        Core23: 28.45        
Core24: 27.68        Core25: 23.91        
Core26: 29.76        Core27: 27.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 26.24
DDR read Latency(ns)
Socket0: 40935.55
Socket1: 424.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.59        Core1: 28.06        
Core2: 26.06        Core3: 29.51        
Core4: 30.33        Core5: 26.03        
Core6: 28.36        Core7: 25.27        
Core8: 27.90        Core9: 24.30        
Core10: 24.57        Core11: 27.21        
Core12: 26.36        Core13: 26.66        
Core14: 26.05        Core15: 27.20        
Core16: 25.15        Core17: 25.88        
Core18: 24.29        Core19: 24.49        
Core20: 26.56        Core21: 28.98        
Core22: 29.48        Core23: 29.76        
Core24: 27.39        Core25: 24.26        
Core26: 28.59        Core27: 25.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.57
Socket1: 26.44
DDR read Latency(ns)
Socket0: 40345.44
Socket1: 420.34
