% This table was generated by Xyce:
%   Xyce -doc M 107
%
\index{bsim-cmg finfet v107.0.0!device instance parameters}
\begin{DeviceParamTableGenerated}{BSIM-CMG FINFET v107.0.0 Device Instance Parameters}{M_107_Device_Instance_Params}
ADEJ & Drain junction area (BULKMOD=1) & -- & 0 \\ \hline
ADEO & Drain to substrate overlap area through oxide & -- & 0 \\ \hline
ASEJ & Source junction area (BULKMOD=1) & -- & 0 \\ \hline
ASEO & Source to substrate overlap area through oxide & -- & 0 \\ \hline
CDSP & Constant drain-to-source fringe capacitance (All CGEOMOD) & -- & 0 \\ \hline
CGDP & Constant gate-to-drain fringe capacitance (CGEOMOD=1) & -- & 0 \\ \hline
CGSP & Constant gate-to-source fringe capacitance (CGEOMOD=1) & -- & 0 \\ \hline
COVD & Constant g/d overlap capacitance (CGEOMOD=1) & -- & 0 \\ \hline
COVS & Constant g/s overlap capacitance (CGEOMOD=1) & -- & 0 \\ \hline
D & Diameter of the cylinder (GEOMOD=3) & -- & 4e-08 \\ \hline
FPITCH & Fin pitch & -- & 8e-08 \\ \hline
L & Designed Gate Length & -- & 3e-08 \\ \hline
LRSD & Length of the source/drain & -- & 0 \\ \hline
NFIN & Number of fins per finger (real number enables optimization) & -- & 1 \\ \hline
NGCON & number of gate contact (1 or 2 sided) & -- & 1 \\ \hline
NRD & Number of source diffusion squares & -- & 0 \\ \hline
NRS & Number of source diffusion squares & -- & 0 \\ \hline
PDEJ & Drain to substrate PN junction perimeter (BULKMOD=1) & -- & 0 \\ \hline
PDEO & Perimeter of drain to substrate overlap region through oxide & -- & 0 \\ \hline
PSEJ & Source to substrate PN junction perimeter (BULKMOD=1) & -- & 0 \\ \hline
PSEO & Perimeter of source to substrate overlap region through oxide & -- & 0 \\ \hline
TFIN & Body (Fin) thickness & -- & 1.5e-08 \\ \hline
\end{DeviceParamTableGenerated}
