
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (12 4)  (106 532)  (106 532)  routing T_2_33.lc_trk_g1_1 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0

 (6 8)  (90 536)  (90 536)  routing T_2_33.span12_vert_9 <X> T_2_33.lc_trk_g1_1
 (7 8)  (91 536)  (91 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1


IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 2)  (142 531)  (142 531)  routing T_3_33.span4_vert_34 <X> T_3_33.lc_trk_g0_2
 (5 3)  (143 530)  (143 530)  routing T_3_33.span4_vert_34 <X> T_3_33.lc_trk_g0_2
 (6 3)  (144 530)  (144 530)  routing T_3_33.span4_vert_34 <X> T_3_33.lc_trk_g0_2
 (7 3)  (145 530)  (145 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (12 5)  (160 533)  (160 533)  routing T_3_33.lc_trk_g0_2 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (4 9)  (142 537)  (142 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (5 9)  (143 537)  (143 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (6 9)  (144 537)  (144 537)  routing T_3_33.span4_vert_24 <X> T_3_33.lc_trk_g1_0
 (7 9)  (145 537)  (145 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_0 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (4 7)  (250 534)  (250 534)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (5 7)  (251 534)  (251 534)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (0 9)  (677 537)  (677 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (679 537)  (679 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (16 9)  (658 537)  (658 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (0 8)  (731 536)  (731 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (0 9)  (731 537)  (731 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span4_vert_5 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (836 532)  (836 532)  routing T_16_33.span4_vert_5 <X> T_16_33.lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (13 7)  (851 534)  (851 534)  routing T_16_33.span4_vert_13 <X> T_16_33.span4_horz_r_2
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_vert_13 <X> T_16_33.span4_horz_r_2
 (4 10)  (832 539)  (832 539)  routing T_16_33.span4_vert_42 <X> T_16_33.lc_trk_g1_2
 (5 10)  (833 539)  (833 539)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g1_3
 (7 10)  (835 539)  (835 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
 (8 10)  (836 539)  (836 539)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g1_3
 (11 10)  (849 539)  (849 539)  routing T_16_33.lc_trk_g1_3 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (850 539)  (850 539)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (4 11)  (832 538)  (832 538)  routing T_16_33.span4_vert_42 <X> T_16_33.lc_trk_g1_2
 (5 11)  (833 538)  (833 538)  routing T_16_33.span4_vert_42 <X> T_16_33.lc_trk_g1_2
 (6 11)  (834 538)  (834 538)  routing T_16_33.span4_vert_42 <X> T_16_33.lc_trk_g1_2
 (7 11)  (835 538)  (835 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
 (8 11)  (836 538)  (836 538)  routing T_16_33.span12_vert_3 <X> T_16_33.lc_trk_g1_3
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g1_3 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g1_2 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (907 532)  (907 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (10 5)  (906 533)  (906 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_3 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (5 10)  (891 539)  (891 539)  routing T_17_33.span4_vert_35 <X> T_17_33.lc_trk_g1_3
 (6 10)  (892 539)  (892 539)  routing T_17_33.span4_vert_35 <X> T_17_33.lc_trk_g1_3
 (7 10)  (893 539)  (893 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
 (8 10)  (894 539)  (894 539)  routing T_17_33.span4_vert_35 <X> T_17_33.lc_trk_g1_3
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (14 6)  (1072 535)  (1072 535)  routing T_20_33.span4_horz_l_14 <X> T_20_33.span4_vert_13
 (14 7)  (1072 534)  (1072 534)  routing T_20_33.span4_horz_l_14 <X> T_20_33.span4_horz_r_2
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span12_vert_8 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (10 10)  (1068 539)  (1068 539)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1069 539)  (1069 539)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1054 540)  (1054 540)  routing T_20_33.span4_vert_13 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1056 540)  (1056 540)  routing T_20_33.span4_vert_13 <X> T_20_33.lc_trk_g1_5
 (8 13)  (1056 541)  (1056 541)  routing T_20_33.span4_vert_13 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (13 6)  (1125 535)  (1125 535)  routing T_21_33.span4_horz_r_2 <X> T_21_33.span4_vert_13
 (14 6)  (1126 535)  (1126 535)  routing T_21_33.span4_horz_r_2 <X> T_21_33.span4_vert_13


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (4 2)  (1160 531)  (1160 531)  routing T_22_33.span4_horz_r_10 <X> T_22_33.lc_trk_g0_2
 (5 3)  (1161 530)  (1161 530)  routing T_22_33.span4_horz_r_10 <X> T_22_33.lc_trk_g0_2
 (7 3)  (1163 530)  (1163 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (17 9)  (1149 537)  (1149 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (0 10)  (1167 539)  (1167 539)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (4 11)  (1160 538)  (1160 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (5 11)  (1161 538)  (1161 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (7 11)  (1163 538)  (1163 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (10 11)  (1176 538)  (1176 538)  routing T_22_33.lc_trk_g0_2 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_horz_l_14 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1339 532)  (1339 532)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (10 5)  (1338 533)  (1338 533)  routing T_25_33.lc_trk_g1_6 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 14)  (1323 543)  (1323 543)  routing T_25_33.span4_vert_31 <X> T_25_33.lc_trk_g1_7
 (6 14)  (1324 543)  (1324 543)  routing T_25_33.span4_vert_31 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
 (4 15)  (1322 542)  (1322 542)  routing T_25_33.span4_horz_r_6 <X> T_25_33.lc_trk_g1_6
 (5 15)  (1323 542)  (1323 542)  routing T_25_33.span4_horz_r_6 <X> T_25_33.lc_trk_g1_6
 (7 15)  (1325 542)  (1325 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6
 (8 15)  (1326 542)  (1326 542)  routing T_25_33.span4_vert_31 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (10 4)  (1380 532)  (1380 532)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_1 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (6 6)  (1366 535)  (1366 535)  routing T_26_33.span12_vert_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (11 6)  (1381 535)  (1381 535)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_l_14
 (12 6)  (1382 535)  (1382 535)  routing T_26_33.span4_vert_13 <X> T_26_33.span4_horz_l_14
 (6 8)  (1366 536)  (1366 536)  routing T_26_33.span4_vert_1 <X> T_26_33.lc_trk_g1_1
 (7 8)  (1367 536)  (1367 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1368 536)  (1368 536)  routing T_26_33.span4_vert_1 <X> T_26_33.lc_trk_g1_1
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_horz_l_14 <X> T_28_33.span4_horz_r_2


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (0 9)  (1533 537)  (1533 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (4 2)  (1580 531)  (1580 531)  routing T_30_33.span4_horz_r_10 <X> T_30_33.lc_trk_g0_2
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_horz_r_10 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (6 6)  (1582 535)  (1582 535)  routing T_30_33.span4_vert_7 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span4_vert_7 <X> T_30_33.lc_trk_g0_7
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_16_32

 (8 11)  (824 523)  (824 523)  routing T_16_32.sp4_h_r_7 <X> T_16_32.sp4_v_t_42
 (9 11)  (825 523)  (825 523)  routing T_16_32.sp4_h_r_7 <X> T_16_32.sp4_v_t_42


LogicTile_17_32

 (3 0)  (877 512)  (877 512)  routing T_17_32.sp12_h_r_0 <X> T_17_32.sp12_v_b_0
 (3 1)  (877 513)  (877 513)  routing T_17_32.sp12_h_r_0 <X> T_17_32.sp12_v_b_0
 (2 4)  (876 516)  (876 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_22_32

 (3 12)  (1147 524)  (1147 524)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (5 12)  (1149 524)  (1149 524)  routing T_22_32.sp4_v_b_9 <X> T_22_32.sp4_h_r_9
 (8 12)  (1152 524)  (1152 524)  routing T_22_32.sp4_v_b_4 <X> T_22_32.sp4_h_r_10
 (9 12)  (1153 524)  (1153 524)  routing T_22_32.sp4_v_b_4 <X> T_22_32.sp4_h_r_10
 (10 12)  (1154 524)  (1154 524)  routing T_22_32.sp4_v_b_4 <X> T_22_32.sp4_h_r_10
 (3 13)  (1147 525)  (1147 525)  routing T_22_32.sp12_v_b_1 <X> T_22_32.sp12_h_r_1
 (6 13)  (1150 525)  (1150 525)  routing T_22_32.sp4_v_b_9 <X> T_22_32.sp4_h_r_9


LogicTile_23_32

 (5 0)  (1203 512)  (1203 512)  routing T_23_32.sp4_v_b_6 <X> T_23_32.sp4_h_r_0
 (8 0)  (1206 512)  (1206 512)  routing T_23_32.sp4_v_b_7 <X> T_23_32.sp4_h_r_1
 (9 0)  (1207 512)  (1207 512)  routing T_23_32.sp4_v_b_7 <X> T_23_32.sp4_h_r_1
 (10 0)  (1208 512)  (1208 512)  routing T_23_32.sp4_v_b_7 <X> T_23_32.sp4_h_r_1
 (4 1)  (1202 513)  (1202 513)  routing T_23_32.sp4_v_b_6 <X> T_23_32.sp4_h_r_0
 (6 1)  (1204 513)  (1204 513)  routing T_23_32.sp4_v_b_6 <X> T_23_32.sp4_h_r_0
 (3 3)  (1201 515)  (1201 515)  routing T_23_32.sp12_v_b_0 <X> T_23_32.sp12_h_l_23
 (8 12)  (1206 524)  (1206 524)  routing T_23_32.sp4_v_b_4 <X> T_23_32.sp4_h_r_10
 (9 12)  (1207 524)  (1207 524)  routing T_23_32.sp4_v_b_4 <X> T_23_32.sp4_h_r_10
 (10 12)  (1208 524)  (1208 524)  routing T_23_32.sp4_v_b_4 <X> T_23_32.sp4_h_r_10


LogicTile_24_32

 (5 0)  (1257 512)  (1257 512)  routing T_24_32.sp4_v_b_6 <X> T_24_32.sp4_h_r_0
 (4 1)  (1256 513)  (1256 513)  routing T_24_32.sp4_v_b_6 <X> T_24_32.sp4_h_r_0
 (6 1)  (1258 513)  (1258 513)  routing T_24_32.sp4_v_b_6 <X> T_24_32.sp4_h_r_0


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_0
 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_0
 (28 1)  (1334 513)  (1334 513)  routing T_25_32.lc_trk_g3_7 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (24 2)  (1330 514)  (1330 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (27 3)  (1333 515)  (1333 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (14 4)  (1320 516)  (1320 516)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (21 4)  (1327 516)  (1327 516)  routing T_25_32.sp4_v_b_3 <X> T_25_32.lc_trk_g1_3
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1329 516)  (1329 516)  routing T_25_32.sp4_v_b_3 <X> T_25_32.lc_trk_g1_3
 (26 4)  (1332 516)  (1332 516)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_2
 (0 5)  (1306 517)  (1306 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp4_v_b_0 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (1333 517)  (1333 517)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_5 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (15 6)  (1321 518)  (1321 518)  routing T_25_32.sp4_h_r_13 <X> T_25_32.lc_trk_g1_5
 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp4_h_r_13 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 518)  (1324 518)  routing T_25_32.sp4_h_r_13 <X> T_25_32.lc_trk_g1_5
 (25 6)  (1331 518)  (1331 518)  routing T_25_32.sp12_h_l_5 <X> T_25_32.lc_trk_g1_6
 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input0_3
 (15 7)  (1321 519)  (1321 519)  routing T_25_32.sp4_v_b_20 <X> T_25_32.lc_trk_g1_4
 (16 7)  (1322 519)  (1322 519)  routing T_25_32.sp4_v_b_20 <X> T_25_32.lc_trk_g1_4
 (17 7)  (1323 519)  (1323 519)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (22 7)  (1328 519)  (1328 519)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1330 519)  (1330 519)  routing T_25_32.sp12_h_l_5 <X> T_25_32.lc_trk_g1_6
 (25 7)  (1331 519)  (1331 519)  routing T_25_32.sp12_h_l_5 <X> T_25_32.lc_trk_g1_6
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (14 9)  (1320 521)  (1320 521)  routing T_25_32.sp12_v_b_16 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp12_v_b_16 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (1332 521)  (1332 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_6 input0_4
 (38 9)  (1344 521)  (1344 521)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (14 10)  (1320 522)  (1320 522)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (26 10)  (1332 522)  (1332 522)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_5
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (15 11)  (1321 523)  (1321 523)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (16 11)  (1322 523)  (1322 523)  routing T_25_32.sp4_h_r_36 <X> T_25_32.lc_trk_g2_4
 (17 11)  (1323 523)  (1323 523)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1329 523)  (1329 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp12_v_t_21 <X> T_25_32.lc_trk_g2_6
 (26 11)  (1332 523)  (1332 523)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g1_6 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_6 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_4 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input2_5
 (15 12)  (1321 524)  (1321 524)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (16 12)  (1322 524)  (1322 524)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (17 12)  (1323 524)  (1323 524)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1331 524)  (1331 524)  routing T_25_32.sp4_h_r_34 <X> T_25_32.lc_trk_g3_2
 (14 13)  (1320 525)  (1320 525)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g3_0
 (15 13)  (1321 525)  (1321 525)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g3_0
 (16 13)  (1322 525)  (1322 525)  routing T_25_32.sp4_h_l_13 <X> T_25_32.lc_trk_g3_0
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (18 13)  (1324 525)  (1324 525)  routing T_25_32.sp4_h_r_25 <X> T_25_32.lc_trk_g3_1
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 525)  (1329 525)  routing T_25_32.sp4_h_r_34 <X> T_25_32.lc_trk_g3_2
 (24 13)  (1330 525)  (1330 525)  routing T_25_32.sp4_h_r_34 <X> T_25_32.lc_trk_g3_2
 (28 13)  (1334 525)  (1334 525)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_1 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input2_6
 (34 13)  (1340 525)  (1340 525)  routing T_25_32.lc_trk_g3_1 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 526)  (1320 526)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (21 14)  (1327 526)  (1327 526)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g3_7
 (22 14)  (1328 526)  (1328 526)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 526)  (1329 526)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g3_7
 (24 14)  (1330 526)  (1330 526)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g3_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input2_7
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g2_4 <X> T_25_32.wire_bram/ram/WE
 (14 15)  (1320 527)  (1320 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (15 15)  (1321 527)  (1321 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (16 15)  (1322 527)  (1322 527)  routing T_25_32.sp4_h_r_44 <X> T_25_32.lc_trk_g3_4
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1327 527)  (1327 527)  routing T_25_32.sp4_h_r_47 <X> T_25_32.lc_trk_g3_7
 (26 15)  (1332 527)  (1332 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_7
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_4 input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g1_4 <X> T_25_32.input2_7


LogicTile_26_32

 (19 1)  (1367 513)  (1367 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (10 2)  (1358 514)  (1358 514)  routing T_26_32.sp4_v_b_8 <X> T_26_32.sp4_h_l_36


LogicTile_3_31

 (4 2)  (130 498)  (130 498)  routing T_3_31.sp4_h_r_6 <X> T_3_31.sp4_v_t_37
 (6 2)  (132 498)  (132 498)  routing T_3_31.sp4_h_r_6 <X> T_3_31.sp4_v_t_37
 (5 3)  (131 499)  (131 499)  routing T_3_31.sp4_h_r_6 <X> T_3_31.sp4_v_t_37
 (8 15)  (134 511)  (134 511)  routing T_3_31.sp4_h_r_4 <X> T_3_31.sp4_v_t_47
 (9 15)  (135 511)  (135 511)  routing T_3_31.sp4_h_r_4 <X> T_3_31.sp4_v_t_47
 (10 15)  (136 511)  (136 511)  routing T_3_31.sp4_h_r_4 <X> T_3_31.sp4_v_t_47


LogicTile_4_31

 (1 3)  (181 499)  (181 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 6)  (182 502)  (182 502)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_9_31

 (17 7)  (455 503)  (455 503)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 8)  (459 504)  (459 504)  routing T_9_31.sp4_v_t_14 <X> T_9_31.lc_trk_g2_3
 (22 8)  (460 504)  (460 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 504)  (461 504)  routing T_9_31.sp4_v_t_14 <X> T_9_31.lc_trk_g2_3
 (3 10)  (441 506)  (441 506)  routing T_9_31.sp12_h_r_1 <X> T_9_31.sp12_h_l_22
 (3 11)  (441 507)  (441 507)  routing T_9_31.sp12_h_r_1 <X> T_9_31.sp12_h_l_22
 (22 11)  (460 507)  (460 507)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (461 507)  (461 507)  routing T_9_31.sp12_v_b_14 <X> T_9_31.lc_trk_g2_6
 (22 12)  (460 508)  (460 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (459 509)  (459 509)  routing T_9_31.sp4_r_v_b_43 <X> T_9_31.lc_trk_g3_3
 (27 14)  (465 510)  (465 510)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 510)  (466 510)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 510)  (467 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 510)  (469 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 510)  (470 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 510)  (471 510)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 510)  (473 510)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.input_2_7
 (36 14)  (474 510)  (474 510)  LC_7 Logic Functioning bit
 (37 14)  (475 510)  (475 510)  LC_7 Logic Functioning bit
 (38 14)  (476 510)  (476 510)  LC_7 Logic Functioning bit
 (47 14)  (485 510)  (485 510)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (464 511)  (464 511)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 511)  (466 511)  routing T_9_31.lc_trk_g2_3 <X> T_9_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 511)  (467 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 511)  (468 511)  routing T_9_31.lc_trk_g3_3 <X> T_9_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 511)  (469 511)  routing T_9_31.lc_trk_g2_6 <X> T_9_31.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 511)  (470 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (472 511)  (472 511)  routing T_9_31.lc_trk_g1_4 <X> T_9_31.input_2_7
 (36 15)  (474 511)  (474 511)  LC_7 Logic Functioning bit
 (37 15)  (475 511)  (475 511)  LC_7 Logic Functioning bit
 (38 15)  (476 511)  (476 511)  LC_7 Logic Functioning bit
 (39 15)  (477 511)  (477 511)  LC_7 Logic Functioning bit
 (40 15)  (478 511)  (478 511)  LC_7 Logic Functioning bit


LogicTile_11_31

 (3 11)  (549 507)  (549 507)  routing T_11_31.sp12_v_b_1 <X> T_11_31.sp12_h_l_22


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (5 4)  (767 500)  (767 500)  routing T_15_31.sp4_v_b_9 <X> T_15_31.sp4_h_r_3
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (4 5)  (766 501)  (766 501)  routing T_15_31.sp4_v_b_9 <X> T_15_31.sp4_h_r_3
 (6 5)  (768 501)  (768 501)  routing T_15_31.sp4_v_b_9 <X> T_15_31.sp4_h_r_3


LogicTile_16_31

 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_17_31

 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (5 8)  (879 504)  (879 504)  routing T_17_31.sp4_v_b_6 <X> T_17_31.sp4_h_r_6
 (6 9)  (880 505)  (880 505)  routing T_17_31.sp4_v_b_6 <X> T_17_31.sp4_h_r_6
 (11 14)  (885 510)  (885 510)  routing T_17_31.sp4_h_r_5 <X> T_17_31.sp4_v_t_46
 (13 14)  (887 510)  (887 510)  routing T_17_31.sp4_h_r_5 <X> T_17_31.sp4_v_t_46
 (12 15)  (886 511)  (886 511)  routing T_17_31.sp4_h_r_5 <X> T_17_31.sp4_v_t_46


LogicTile_18_31

 (2 0)  (930 496)  (930 496)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 8)  (940 504)  (940 504)  routing T_18_31.sp4_v_b_8 <X> T_18_31.sp4_h_r_8
 (11 9)  (939 505)  (939 505)  routing T_18_31.sp4_v_b_8 <X> T_18_31.sp4_h_r_8
 (3 13)  (931 509)  (931 509)  routing T_18_31.sp12_h_l_22 <X> T_18_31.sp12_h_r_1


LogicTile_19_31

 (3 4)  (985 500)  (985 500)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (15 4)  (997 500)  (997 500)  routing T_19_31.sp4_v_b_17 <X> T_19_31.lc_trk_g1_1
 (16 4)  (998 500)  (998 500)  routing T_19_31.sp4_v_b_17 <X> T_19_31.lc_trk_g1_1
 (17 4)  (999 500)  (999 500)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1004 500)  (1004 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (28 4)  (1010 500)  (1010 500)  routing T_19_31.lc_trk_g2_1 <X> T_19_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 500)  (1011 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 500)  (1013 500)  routing T_19_31.lc_trk_g3_6 <X> T_19_31.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 500)  (1014 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 500)  (1015 500)  routing T_19_31.lc_trk_g3_6 <X> T_19_31.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 500)  (1016 500)  routing T_19_31.lc_trk_g3_6 <X> T_19_31.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 500)  (1019 500)  LC_2 Logic Functioning bit
 (39 4)  (1021 500)  (1021 500)  LC_2 Logic Functioning bit
 (42 4)  (1024 500)  (1024 500)  LC_2 Logic Functioning bit
 (46 4)  (1028 500)  (1028 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (3 5)  (985 501)  (985 501)  routing T_19_31.sp12_v_b_0 <X> T_19_31.sp12_h_r_0
 (27 5)  (1009 501)  (1009 501)  routing T_19_31.lc_trk_g1_1 <X> T_19_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 501)  (1011 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 501)  (1013 501)  routing T_19_31.lc_trk_g3_6 <X> T_19_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 501)  (1014 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 501)  (1016 501)  routing T_19_31.lc_trk_g1_3 <X> T_19_31.input_2_2
 (35 5)  (1017 501)  (1017 501)  routing T_19_31.lc_trk_g1_3 <X> T_19_31.input_2_2
 (36 5)  (1018 501)  (1018 501)  LC_2 Logic Functioning bit
 (38 5)  (1020 501)  (1020 501)  LC_2 Logic Functioning bit
 (39 5)  (1021 501)  (1021 501)  LC_2 Logic Functioning bit
 (41 5)  (1023 501)  (1023 501)  LC_2 Logic Functioning bit
 (43 5)  (1025 501)  (1025 501)  LC_2 Logic Functioning bit
 (5 8)  (987 504)  (987 504)  routing T_19_31.sp4_h_l_38 <X> T_19_31.sp4_h_r_6
 (15 8)  (997 504)  (997 504)  routing T_19_31.sp4_v_t_28 <X> T_19_31.lc_trk_g2_1
 (16 8)  (998 504)  (998 504)  routing T_19_31.sp4_v_t_28 <X> T_19_31.lc_trk_g2_1
 (17 8)  (999 504)  (999 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (4 9)  (986 505)  (986 505)  routing T_19_31.sp4_h_l_38 <X> T_19_31.sp4_h_r_6
 (22 15)  (1004 511)  (1004 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1005 511)  (1005 511)  routing T_19_31.sp4_h_r_30 <X> T_19_31.lc_trk_g3_6
 (24 15)  (1006 511)  (1006 511)  routing T_19_31.sp4_h_r_30 <X> T_19_31.lc_trk_g3_6
 (25 15)  (1007 511)  (1007 511)  routing T_19_31.sp4_h_r_30 <X> T_19_31.lc_trk_g3_6


LogicTile_20_31

 (16 0)  (1052 496)  (1052 496)  routing T_20_31.sp12_h_r_9 <X> T_20_31.lc_trk_g0_1
 (17 0)  (1053 496)  (1053 496)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 2)  (1057 498)  (1057 498)  routing T_20_31.sp12_h_l_4 <X> T_20_31.lc_trk_g0_7
 (22 2)  (1058 498)  (1058 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1060 498)  (1060 498)  routing T_20_31.sp12_h_l_4 <X> T_20_31.lc_trk_g0_7
 (21 3)  (1057 499)  (1057 499)  routing T_20_31.sp12_h_l_4 <X> T_20_31.lc_trk_g0_7
 (21 4)  (1057 500)  (1057 500)  routing T_20_31.sp4_h_r_19 <X> T_20_31.lc_trk_g1_3
 (22 4)  (1058 500)  (1058 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 500)  (1059 500)  routing T_20_31.sp4_h_r_19 <X> T_20_31.lc_trk_g1_3
 (24 4)  (1060 500)  (1060 500)  routing T_20_31.sp4_h_r_19 <X> T_20_31.lc_trk_g1_3
 (21 5)  (1057 501)  (1057 501)  routing T_20_31.sp4_h_r_19 <X> T_20_31.lc_trk_g1_3
 (25 8)  (1061 504)  (1061 504)  routing T_20_31.sp12_v_t_1 <X> T_20_31.lc_trk_g2_2
 (29 8)  (1065 504)  (1065 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 504)  (1067 504)  routing T_20_31.lc_trk_g0_7 <X> T_20_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 504)  (1068 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 504)  (1072 504)  LC_4 Logic Functioning bit
 (38 8)  (1074 504)  (1074 504)  LC_4 Logic Functioning bit
 (39 8)  (1075 504)  (1075 504)  LC_4 Logic Functioning bit
 (41 8)  (1077 504)  (1077 504)  LC_4 Logic Functioning bit
 (43 8)  (1079 504)  (1079 504)  LC_4 Logic Functioning bit
 (47 8)  (1083 504)  (1083 504)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (1058 505)  (1058 505)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1060 505)  (1060 505)  routing T_20_31.sp12_v_t_1 <X> T_20_31.lc_trk_g2_2
 (25 9)  (1061 505)  (1061 505)  routing T_20_31.sp12_v_t_1 <X> T_20_31.lc_trk_g2_2
 (26 9)  (1062 505)  (1062 505)  routing T_20_31.lc_trk_g1_3 <X> T_20_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 505)  (1063 505)  routing T_20_31.lc_trk_g1_3 <X> T_20_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 505)  (1065 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 505)  (1067 505)  routing T_20_31.lc_trk_g0_7 <X> T_20_31.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 505)  (1068 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1069 505)  (1069 505)  routing T_20_31.lc_trk_g2_2 <X> T_20_31.input_2_4
 (35 9)  (1071 505)  (1071 505)  routing T_20_31.lc_trk_g2_2 <X> T_20_31.input_2_4
 (36 9)  (1072 505)  (1072 505)  LC_4 Logic Functioning bit
 (38 9)  (1074 505)  (1074 505)  LC_4 Logic Functioning bit
 (43 9)  (1079 505)  (1079 505)  LC_4 Logic Functioning bit
 (5 12)  (1041 508)  (1041 508)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9
 (4 13)  (1040 509)  (1040 509)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9
 (6 13)  (1042 509)  (1042 509)  routing T_20_31.sp4_v_b_3 <X> T_20_31.sp4_h_r_9


LogicTile_21_31

 (3 4)  (1093 500)  (1093 500)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (3 5)  (1093 501)  (1093 501)  routing T_21_31.sp12_v_b_0 <X> T_21_31.sp12_h_r_0
 (3 11)  (1093 507)  (1093 507)  routing T_21_31.sp12_v_b_1 <X> T_21_31.sp12_h_l_22


LogicTile_22_31

 (5 0)  (1149 496)  (1149 496)  routing T_22_31.sp4_h_l_44 <X> T_22_31.sp4_h_r_0
 (4 1)  (1148 497)  (1148 497)  routing T_22_31.sp4_h_l_44 <X> T_22_31.sp4_h_r_0
 (3 4)  (1147 500)  (1147 500)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (8 4)  (1152 500)  (1152 500)  routing T_22_31.sp4_h_l_45 <X> T_22_31.sp4_h_r_4
 (10 4)  (1154 500)  (1154 500)  routing T_22_31.sp4_h_l_45 <X> T_22_31.sp4_h_r_4
 (19 4)  (1163 500)  (1163 500)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 5)  (1147 501)  (1147 501)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (19 9)  (1163 505)  (1163 505)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_23_31

 (16 1)  (1214 497)  (1214 497)  routing T_23_31.sp12_h_r_8 <X> T_23_31.lc_trk_g0_0
 (17 1)  (1215 497)  (1215 497)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (26 2)  (1224 498)  (1224 498)  routing T_23_31.lc_trk_g2_7 <X> T_23_31.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 498)  (1227 498)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 498)  (1229 498)  routing T_23_31.lc_trk_g0_6 <X> T_23_31.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 498)  (1230 498)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 498)  (1233 498)  routing T_23_31.lc_trk_g3_4 <X> T_23_31.input_2_1
 (36 2)  (1234 498)  (1234 498)  LC_1 Logic Functioning bit
 (38 2)  (1236 498)  (1236 498)  LC_1 Logic Functioning bit
 (41 2)  (1239 498)  (1239 498)  LC_1 Logic Functioning bit
 (43 2)  (1241 498)  (1241 498)  LC_1 Logic Functioning bit
 (46 2)  (1244 498)  (1244 498)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (1220 499)  (1220 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1221 499)  (1221 499)  routing T_23_31.sp4_h_r_6 <X> T_23_31.lc_trk_g0_6
 (24 3)  (1222 499)  (1222 499)  routing T_23_31.sp4_h_r_6 <X> T_23_31.lc_trk_g0_6
 (25 3)  (1223 499)  (1223 499)  routing T_23_31.sp4_h_r_6 <X> T_23_31.lc_trk_g0_6
 (26 3)  (1224 499)  (1224 499)  routing T_23_31.lc_trk_g2_7 <X> T_23_31.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 499)  (1226 499)  routing T_23_31.lc_trk_g2_7 <X> T_23_31.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 499)  (1227 499)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 499)  (1229 499)  routing T_23_31.lc_trk_g0_6 <X> T_23_31.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 499)  (1230 499)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1231 499)  (1231 499)  routing T_23_31.lc_trk_g3_4 <X> T_23_31.input_2_1
 (34 3)  (1232 499)  (1232 499)  routing T_23_31.lc_trk_g3_4 <X> T_23_31.input_2_1
 (36 3)  (1234 499)  (1234 499)  LC_1 Logic Functioning bit
 (38 3)  (1236 499)  (1236 499)  LC_1 Logic Functioning bit
 (40 3)  (1238 499)  (1238 499)  LC_1 Logic Functioning bit
 (43 3)  (1241 499)  (1241 499)  LC_1 Logic Functioning bit
 (5 4)  (1203 500)  (1203 500)  routing T_23_31.sp4_v_b_3 <X> T_23_31.sp4_h_r_3
 (19 4)  (1217 500)  (1217 500)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (6 5)  (1204 501)  (1204 501)  routing T_23_31.sp4_v_b_3 <X> T_23_31.sp4_h_r_3
 (19 6)  (1217 502)  (1217 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 7)  (1217 503)  (1217 503)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (6 9)  (1204 505)  (1204 505)  routing T_23_31.sp4_h_l_43 <X> T_23_31.sp4_h_r_6
 (22 10)  (1220 506)  (1220 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 506)  (1221 506)  routing T_23_31.sp4_v_b_47 <X> T_23_31.lc_trk_g2_7
 (24 10)  (1222 506)  (1222 506)  routing T_23_31.sp4_v_b_47 <X> T_23_31.lc_trk_g2_7
 (14 14)  (1212 510)  (1212 510)  routing T_23_31.sp4_h_r_44 <X> T_23_31.lc_trk_g3_4
 (14 15)  (1212 511)  (1212 511)  routing T_23_31.sp4_h_r_44 <X> T_23_31.lc_trk_g3_4
 (15 15)  (1213 511)  (1213 511)  routing T_23_31.sp4_h_r_44 <X> T_23_31.lc_trk_g3_4
 (16 15)  (1214 511)  (1214 511)  routing T_23_31.sp4_h_r_44 <X> T_23_31.lc_trk_g3_4
 (17 15)  (1215 511)  (1215 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_24_31

 (15 0)  (1267 496)  (1267 496)  routing T_24_31.sp4_h_r_9 <X> T_24_31.lc_trk_g0_1
 (16 0)  (1268 496)  (1268 496)  routing T_24_31.sp4_h_r_9 <X> T_24_31.lc_trk_g0_1
 (17 0)  (1269 496)  (1269 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1270 496)  (1270 496)  routing T_24_31.sp4_h_r_9 <X> T_24_31.lc_trk_g0_1
 (21 4)  (1273 500)  (1273 500)  routing T_24_31.sp4_h_r_19 <X> T_24_31.lc_trk_g1_3
 (22 4)  (1274 500)  (1274 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1275 500)  (1275 500)  routing T_24_31.sp4_h_r_19 <X> T_24_31.lc_trk_g1_3
 (24 4)  (1276 500)  (1276 500)  routing T_24_31.sp4_h_r_19 <X> T_24_31.lc_trk_g1_3
 (21 5)  (1273 501)  (1273 501)  routing T_24_31.sp4_h_r_19 <X> T_24_31.lc_trk_g1_3
 (14 6)  (1266 502)  (1266 502)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (19 6)  (1271 502)  (1271 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 7)  (1266 503)  (1266 503)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (15 7)  (1267 503)  (1267 503)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (17 7)  (1269 503)  (1269 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (29 8)  (1281 504)  (1281 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 504)  (1283 504)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 504)  (1284 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 504)  (1286 504)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 504)  (1287 504)  routing T_24_31.lc_trk_g3_5 <X> T_24_31.input_2_4
 (36 8)  (1288 504)  (1288 504)  LC_4 Logic Functioning bit
 (37 8)  (1289 504)  (1289 504)  LC_4 Logic Functioning bit
 (38 8)  (1290 504)  (1290 504)  LC_4 Logic Functioning bit
 (42 8)  (1294 504)  (1294 504)  LC_4 Logic Functioning bit
 (26 9)  (1278 505)  (1278 505)  routing T_24_31.lc_trk_g1_3 <X> T_24_31.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 505)  (1279 505)  routing T_24_31.lc_trk_g1_3 <X> T_24_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 505)  (1281 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 505)  (1284 505)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1285 505)  (1285 505)  routing T_24_31.lc_trk_g3_5 <X> T_24_31.input_2_4
 (34 9)  (1286 505)  (1286 505)  routing T_24_31.lc_trk_g3_5 <X> T_24_31.input_2_4
 (36 9)  (1288 505)  (1288 505)  LC_4 Logic Functioning bit
 (37 9)  (1289 505)  (1289 505)  LC_4 Logic Functioning bit
 (38 9)  (1290 505)  (1290 505)  LC_4 Logic Functioning bit
 (39 9)  (1291 505)  (1291 505)  LC_4 Logic Functioning bit
 (15 12)  (1267 508)  (1267 508)  routing T_24_31.sp12_v_b_1 <X> T_24_31.lc_trk_g3_1
 (17 12)  (1269 508)  (1269 508)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_b_1 lc_trk_g3_1
 (18 12)  (1270 508)  (1270 508)  routing T_24_31.sp12_v_b_1 <X> T_24_31.lc_trk_g3_1
 (6 13)  (1258 509)  (1258 509)  routing T_24_31.sp4_h_l_44 <X> T_24_31.sp4_h_r_9
 (18 13)  (1270 509)  (1270 509)  routing T_24_31.sp12_v_b_1 <X> T_24_31.lc_trk_g3_1
 (22 13)  (1274 509)  (1274 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1277 509)  (1277 509)  routing T_24_31.sp4_r_v_b_42 <X> T_24_31.lc_trk_g3_2
 (17 14)  (1269 510)  (1269 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1279 510)  (1279 510)  routing T_24_31.lc_trk_g1_3 <X> T_24_31.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 510)  (1281 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 510)  (1284 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 510)  (1285 510)  routing T_24_31.lc_trk_g3_1 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 510)  (1286 510)  routing T_24_31.lc_trk_g3_1 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 510)  (1288 510)  LC_7 Logic Functioning bit
 (37 14)  (1289 510)  (1289 510)  LC_7 Logic Functioning bit
 (38 14)  (1290 510)  (1290 510)  LC_7 Logic Functioning bit
 (26 15)  (1278 511)  (1278 511)  routing T_24_31.lc_trk_g3_2 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 511)  (1279 511)  routing T_24_31.lc_trk_g3_2 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 511)  (1280 511)  routing T_24_31.lc_trk_g3_2 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 511)  (1281 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 511)  (1282 511)  routing T_24_31.lc_trk_g1_3 <X> T_24_31.wire_logic_cluster/lc_7/in_1
 (32 15)  (1284 511)  (1284 511)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1288 511)  (1288 511)  LC_7 Logic Functioning bit
 (37 15)  (1289 511)  (1289 511)  LC_7 Logic Functioning bit
 (38 15)  (1290 511)  (1290 511)  LC_7 Logic Functioning bit
 (39 15)  (1291 511)  (1291 511)  LC_7 Logic Functioning bit
 (40 15)  (1292 511)  (1292 511)  LC_7 Logic Functioning bit


RAM_Tile_25_31

 (15 0)  (1321 496)  (1321 496)  routing T_25_31.sp4_h_r_9 <X> T_25_31.lc_trk_g0_1
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_h_r_9 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1324 496)  (1324 496)  routing T_25_31.sp4_h_r_9 <X> T_25_31.lc_trk_g0_1
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (24 2)  (1330 498)  (1330 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (14 3)  (1320 499)  (1320 499)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g0_4
 (16 3)  (1322 499)  (1322 499)  routing T_25_31.sp12_h_r_20 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp12_h_r_14 <X> T_25_31.lc_trk_g0_6
 (26 3)  (1332 499)  (1332 499)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_1
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp12_h_r_11 <X> T_25_31.lc_trk_g1_3
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (26 5)  (1332 501)  (1332 501)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (14 6)  (1320 502)  (1320 502)  routing T_25_31.lft_op_4 <X> T_25_31.lc_trk_g1_4
 (21 6)  (1327 502)  (1327 502)  routing T_25_31.lft_op_7 <X> T_25_31.lc_trk_g1_7
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1330 502)  (1330 502)  routing T_25_31.lft_op_7 <X> T_25_31.lc_trk_g1_7
 (15 7)  (1321 503)  (1321 503)  routing T_25_31.lft_op_4 <X> T_25_31.lc_trk_g1_4
 (17 7)  (1323 503)  (1323 503)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (15 8)  (1321 504)  (1321 504)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g2_1
 (16 8)  (1322 504)  (1322 504)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 504)  (1324 504)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g2_1
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.input0_4
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 504)  (1336 504)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (18 9)  (1324 505)  (1324 505)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g2_1
 (22 9)  (1328 505)  (1328 505)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 505)  (1329 505)  routing T_25_31.sp4_h_l_15 <X> T_25_31.lc_trk_g2_2
 (24 9)  (1330 505)  (1330 505)  routing T_25_31.sp4_h_l_15 <X> T_25_31.lc_trk_g2_2
 (25 9)  (1331 505)  (1331 505)  routing T_25_31.sp4_h_l_15 <X> T_25_31.lc_trk_g2_2
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.wire_bram/ram/WDATA_11
 (41 9)  (1347 505)  (1347 505)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (15 10)  (1321 506)  (1321 506)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g2_5
 (16 10)  (1322 506)  (1322 506)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g2_5
 (17 10)  (1323 506)  (1323 506)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_37 lc_trk_g2_5
 (18 10)  (1324 506)  (1324 506)  routing T_25_31.sp4_h_r_37 <X> T_25_31.lc_trk_g2_5
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (9 11)  (1315 507)  (1315 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (10 11)  (1316 507)  (1316 507)  routing T_25_31.sp4_v_b_11 <X> T_25_31.sp4_v_t_42
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_4 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_4 <X> T_25_31.input2_5
 (25 12)  (1331 508)  (1331 508)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g3_2
 (14 13)  (1320 509)  (1320 509)  routing T_25_31.sp12_v_b_16 <X> T_25_31.lc_trk_g3_0
 (16 13)  (1322 509)  (1322 509)  routing T_25_31.sp12_v_b_16 <X> T_25_31.lc_trk_g3_0
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1328 509)  (1328 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 509)  (1329 509)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g3_2
 (24 13)  (1330 509)  (1330 509)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g3_2
 (25 13)  (1331 509)  (1331 509)  routing T_25_31.sp4_h_r_42 <X> T_25_31.lc_trk_g3_2
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_2 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g2_2 <X> T_25_31.input2_6
 (0 14)  (1306 510)  (1306 510)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (3 14)  (1309 510)  (1309 510)  routing T_25_31.sp12_v_b_1 <X> T_25_31.sp12_v_t_22
 (17 14)  (1323 510)  (1323 510)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g3_5 <X> T_25_31.wire_bram/ram/RE
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g2_5 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_5 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.input2_7


LogicTile_26_31

 (22 0)  (1370 496)  (1370 496)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1371 496)  (1371 496)  routing T_26_31.sp12_h_r_11 <X> T_26_31.lc_trk_g0_3
 (3 3)  (1351 499)  (1351 499)  routing T_26_31.sp12_v_b_0 <X> T_26_31.sp12_h_l_23
 (26 4)  (1374 500)  (1374 500)  routing T_26_31.lc_trk_g2_6 <X> T_26_31.wire_logic_cluster/lc_2/in_0
 (28 4)  (1376 500)  (1376 500)  routing T_26_31.lc_trk_g2_3 <X> T_26_31.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 500)  (1377 500)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 500)  (1380 500)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 500)  (1384 500)  LC_2 Logic Functioning bit
 (37 4)  (1385 500)  (1385 500)  LC_2 Logic Functioning bit
 (38 4)  (1386 500)  (1386 500)  LC_2 Logic Functioning bit
 (46 4)  (1394 500)  (1394 500)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (1374 501)  (1374 501)  routing T_26_31.lc_trk_g2_6 <X> T_26_31.wire_logic_cluster/lc_2/in_0
 (28 5)  (1376 501)  (1376 501)  routing T_26_31.lc_trk_g2_6 <X> T_26_31.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 501)  (1377 501)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 501)  (1378 501)  routing T_26_31.lc_trk_g2_3 <X> T_26_31.wire_logic_cluster/lc_2/in_1
 (31 5)  (1379 501)  (1379 501)  routing T_26_31.lc_trk_g0_3 <X> T_26_31.wire_logic_cluster/lc_2/in_3
 (32 5)  (1380 501)  (1380 501)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1381 501)  (1381 501)  routing T_26_31.lc_trk_g3_1 <X> T_26_31.input_2_2
 (34 5)  (1382 501)  (1382 501)  routing T_26_31.lc_trk_g3_1 <X> T_26_31.input_2_2
 (36 5)  (1384 501)  (1384 501)  LC_2 Logic Functioning bit
 (37 5)  (1385 501)  (1385 501)  LC_2 Logic Functioning bit
 (38 5)  (1386 501)  (1386 501)  LC_2 Logic Functioning bit
 (39 5)  (1387 501)  (1387 501)  LC_2 Logic Functioning bit
 (40 5)  (1388 501)  (1388 501)  LC_2 Logic Functioning bit
 (21 8)  (1369 504)  (1369 504)  routing T_26_31.sp4_h_r_43 <X> T_26_31.lc_trk_g2_3
 (22 8)  (1370 504)  (1370 504)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1371 504)  (1371 504)  routing T_26_31.sp4_h_r_43 <X> T_26_31.lc_trk_g2_3
 (24 8)  (1372 504)  (1372 504)  routing T_26_31.sp4_h_r_43 <X> T_26_31.lc_trk_g2_3
 (21 9)  (1369 505)  (1369 505)  routing T_26_31.sp4_h_r_43 <X> T_26_31.lc_trk_g2_3
 (25 10)  (1373 506)  (1373 506)  routing T_26_31.sp4_h_r_38 <X> T_26_31.lc_trk_g2_6
 (22 11)  (1370 507)  (1370 507)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1371 507)  (1371 507)  routing T_26_31.sp4_h_r_38 <X> T_26_31.lc_trk_g2_6
 (24 11)  (1372 507)  (1372 507)  routing T_26_31.sp4_h_r_38 <X> T_26_31.lc_trk_g2_6
 (15 12)  (1363 508)  (1363 508)  routing T_26_31.sp4_h_r_33 <X> T_26_31.lc_trk_g3_1
 (16 12)  (1364 508)  (1364 508)  routing T_26_31.sp4_h_r_33 <X> T_26_31.lc_trk_g3_1
 (17 12)  (1365 508)  (1365 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1366 508)  (1366 508)  routing T_26_31.sp4_h_r_33 <X> T_26_31.lc_trk_g3_1


LogicTile_27_31

 (13 3)  (1415 499)  (1415 499)  routing T_27_31.sp4_v_b_9 <X> T_27_31.sp4_h_l_39


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g1_7 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (6 14)  (11 494)  (11 494)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g1_7
 (7 14)  (10 494)  (10 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
 (8 14)  (9 494)  (9 494)  routing T_0_30.span4_horz_7 <X> T_0_30.lc_trk_g1_7


LogicTile_4_30

 (9 10)  (189 490)  (189 490)  routing T_4_30.sp4_v_b_7 <X> T_4_30.sp4_h_l_42


LogicTile_6_30

 (1 3)  (289 483)  (289 483)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_7_30

 (11 8)  (353 488)  (353 488)  routing T_7_30.sp4_h_r_3 <X> T_7_30.sp4_v_b_8
 (5 12)  (347 492)  (347 492)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_h_r_9
 (4 13)  (346 493)  (346 493)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_h_r_9
 (6 13)  (348 493)  (348 493)  routing T_7_30.sp4_v_b_3 <X> T_7_30.sp4_h_r_9


RAM_Tile_8_30

 (16 0)  (412 480)  (412 480)  routing T_8_30.sp12_h_r_17 <X> T_8_30.lc_trk_g0_1
 (17 0)  (413 480)  (413 480)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (26 0)  (422 480)  (422 480)  routing T_8_30.lc_trk_g1_7 <X> T_8_30.input0_0
 (18 1)  (414 481)  (414 481)  routing T_8_30.sp12_h_r_17 <X> T_8_30.lc_trk_g0_1
 (26 1)  (422 481)  (422 481)  routing T_8_30.lc_trk_g1_7 <X> T_8_30.input0_0
 (27 1)  (423 481)  (423 481)  routing T_8_30.lc_trk_g1_7 <X> T_8_30.input0_0
 (29 1)  (425 481)  (425 481)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (396 482)  (396 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (1 2)  (397 482)  (397 482)  routing T_8_30.glb_netwk_6 <X> T_8_30.wire_bram/ram/WCLK
 (2 2)  (398 482)  (398 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 482)  (410 482)  routing T_8_30.sp4_h_r_20 <X> T_8_30.lc_trk_g0_4
 (15 2)  (411 482)  (411 482)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g0_5
 (16 2)  (412 482)  (412 482)  routing T_8_30.sp4_v_t_8 <X> T_8_30.lc_trk_g0_5
 (17 2)  (413 482)  (413 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_t_8 lc_trk_g0_5
 (25 2)  (421 482)  (421 482)  routing T_8_30.sp12_h_l_5 <X> T_8_30.lc_trk_g0_6
 (14 3)  (410 483)  (410 483)  routing T_8_30.sp4_h_r_20 <X> T_8_30.lc_trk_g0_4
 (15 3)  (411 483)  (411 483)  routing T_8_30.sp4_h_r_20 <X> T_8_30.lc_trk_g0_4
 (16 3)  (412 483)  (412 483)  routing T_8_30.sp4_h_r_20 <X> T_8_30.lc_trk_g0_4
 (17 3)  (413 483)  (413 483)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_20 lc_trk_g0_4
 (22 3)  (418 483)  (418 483)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (420 483)  (420 483)  routing T_8_30.sp12_h_l_5 <X> T_8_30.lc_trk_g0_6
 (25 3)  (421 483)  (421 483)  routing T_8_30.sp12_h_l_5 <X> T_8_30.lc_trk_g0_6
 (26 3)  (422 483)  (422 483)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.input0_1
 (27 3)  (423 483)  (423 483)  routing T_8_30.lc_trk_g1_2 <X> T_8_30.input0_1
 (29 3)  (425 483)  (425 483)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_2 input0_1
 (1 4)  (397 484)  (397 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (417 484)  (417 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (22 4)  (418 484)  (418 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 484)  (419 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (24 4)  (420 484)  (420 484)  routing T_8_30.sp4_h_r_11 <X> T_8_30.lc_trk_g1_3
 (0 5)  (396 485)  (396 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (1 5)  (397 485)  (397 485)  routing T_8_30.lc_trk_g1_3 <X> T_8_30.wire_bram/ram/WCLKE
 (17 5)  (413 485)  (413 485)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (418 485)  (418 485)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 485)  (419 485)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g1_2
 (24 5)  (420 485)  (420 485)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g1_2
 (25 5)  (421 485)  (421 485)  routing T_8_30.sp4_h_r_2 <X> T_8_30.lc_trk_g1_2
 (26 5)  (422 485)  (422 485)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_2
 (27 5)  (423 485)  (423 485)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_2
 (28 5)  (424 485)  (424 485)  routing T_8_30.lc_trk_g3_3 <X> T_8_30.input0_2
 (29 5)  (425 485)  (425 485)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_3 input0_2
 (17 6)  (413 486)  (413 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (418 486)  (418 486)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 486)  (419 486)  routing T_8_30.sp4_h_r_7 <X> T_8_30.lc_trk_g1_7
 (24 6)  (420 486)  (420 486)  routing T_8_30.sp4_h_r_7 <X> T_8_30.lc_trk_g1_7
 (21 7)  (417 487)  (417 487)  routing T_8_30.sp4_h_r_7 <X> T_8_30.lc_trk_g1_7
 (22 7)  (418 487)  (418 487)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (419 487)  (419 487)  routing T_8_30.sp12_h_l_21 <X> T_8_30.lc_trk_g1_6
 (25 7)  (421 487)  (421 487)  routing T_8_30.sp12_h_l_21 <X> T_8_30.lc_trk_g1_6
 (27 7)  (423 487)  (423 487)  routing T_8_30.lc_trk_g1_0 <X> T_8_30.input0_3
 (29 7)  (425 487)  (425 487)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_0 input0_3
 (29 8)  (425 488)  (425 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (435 488)  (435 488)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (27 9)  (423 489)  (423 489)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.input0_4
 (28 9)  (424 489)  (424 489)  routing T_8_30.lc_trk_g3_1 <X> T_8_30.input0_4
 (29 9)  (425 489)  (425 489)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (39 9)  (435 489)  (435 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (26 10)  (422 490)  (422 490)  routing T_8_30.lc_trk_g0_5 <X> T_8_30.input0_5
 (29 10)  (425 490)  (425 490)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_6 wire_bram/ram/WDATA_2
 (30 10)  (426 490)  (426 490)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.wire_bram/ram/WDATA_2
 (39 10)  (435 490)  (435 490)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_2 sp4_v_t_31
 (29 11)  (425 491)  (425 491)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (30 11)  (426 491)  (426 491)  routing T_8_30.lc_trk_g0_6 <X> T_8_30.wire_bram/ram/WDATA_2
 (39 11)  (435 491)  (435 491)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (15 12)  (411 492)  (411 492)  routing T_8_30.sp4_h_l_28 <X> T_8_30.lc_trk_g3_1
 (16 12)  (412 492)  (412 492)  routing T_8_30.sp4_h_l_28 <X> T_8_30.lc_trk_g3_1
 (17 12)  (413 492)  (413 492)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (414 492)  (414 492)  routing T_8_30.sp4_h_l_28 <X> T_8_30.lc_trk_g3_1
 (21 12)  (417 492)  (417 492)  routing T_8_30.sp12_v_t_0 <X> T_8_30.lc_trk_g3_3
 (22 12)  (418 492)  (418 492)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (420 492)  (420 492)  routing T_8_30.sp12_v_t_0 <X> T_8_30.lc_trk_g3_3
 (26 12)  (422 492)  (422 492)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.input0_6
 (27 12)  (423 492)  (423 492)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_1
 (29 12)  (425 492)  (425 492)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_6 wire_bram/ram/WDATA_1
 (30 12)  (426 492)  (426 492)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_1
 (41 12)  (437 492)  (437 492)  Enable bit of Mux _out_links/OutMuxb_6 => wire_bram/ram/RDATA_1 sp4_r_v_b_45
 (18 13)  (414 493)  (414 493)  routing T_8_30.sp4_h_l_28 <X> T_8_30.lc_trk_g3_1
 (21 13)  (417 493)  (417 493)  routing T_8_30.sp12_v_t_0 <X> T_8_30.lc_trk_g3_3
 (22 13)  (418 493)  (418 493)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (423 493)  (423 493)  routing T_8_30.lc_trk_g1_5 <X> T_8_30.input0_6
 (29 13)  (425 493)  (425 493)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_5 input0_6
 (30 13)  (426 493)  (426 493)  routing T_8_30.lc_trk_g1_6 <X> T_8_30.wire_bram/ram/WDATA_1
 (38 13)  (434 493)  (434 493)  Enable bit of Mux _out_links/OutMux5_6 => wire_bram/ram/RDATA_1 sp12_h_r_20
 (0 14)  (396 494)  (396 494)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 14)  (397 494)  (397 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 494)  (412 494)  routing T_8_30.sp4_v_b_37 <X> T_8_30.lc_trk_g3_5
 (17 14)  (413 494)  (413 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 494)  (414 494)  routing T_8_30.sp4_v_b_37 <X> T_8_30.lc_trk_g3_5
 (29 14)  (425 494)  (425 494)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_0
 (30 14)  (426 494)  (426 494)  routing T_8_30.lc_trk_g0_4 <X> T_8_30.wire_bram/ram/WDATA_0
 (41 14)  (437 494)  (437 494)  Enable bit of Mux _out_links/OutMuxb_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_47
 (0 15)  (396 495)  (396 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (1 15)  (397 495)  (397 495)  routing T_8_30.lc_trk_g3_5 <X> T_8_30.wire_bram/ram/WE
 (18 15)  (414 495)  (414 495)  routing T_8_30.sp4_v_b_37 <X> T_8_30.lc_trk_g3_5
 (26 15)  (422 495)  (422 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_7
 (27 15)  (423 495)  (423 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_7
 (28 15)  (424 495)  (424 495)  routing T_8_30.lc_trk_g3_2 <X> T_8_30.input0_7
 (29 15)  (425 495)  (425 495)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (36 15)  (432 495)  (432 495)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_0 sp4_h_l_3


LogicTile_9_30

 (3 10)  (441 490)  (441 490)  routing T_9_30.sp12_h_r_1 <X> T_9_30.sp12_h_l_22
 (3 11)  (441 491)  (441 491)  routing T_9_30.sp12_h_r_1 <X> T_9_30.sp12_h_l_22


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0
 (4 10)  (496 490)  (496 490)  routing T_10_30.sp4_h_r_0 <X> T_10_30.sp4_v_t_43
 (6 10)  (498 490)  (498 490)  routing T_10_30.sp4_h_r_0 <X> T_10_30.sp4_v_t_43
 (5 11)  (497 491)  (497 491)  routing T_10_30.sp4_h_r_0 <X> T_10_30.sp4_v_t_43


LogicTile_12_30

 (13 3)  (613 483)  (613 483)  routing T_12_30.sp4_v_b_9 <X> T_12_30.sp4_h_l_39
 (10 10)  (610 490)  (610 490)  routing T_12_30.sp4_v_b_2 <X> T_12_30.sp4_h_l_42
 (3 11)  (603 491)  (603 491)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_l_22
 (13 15)  (613 495)  (613 495)  routing T_12_30.sp4_v_b_6 <X> T_12_30.sp4_h_l_46


LogicTile_13_30

 (8 5)  (662 485)  (662 485)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_4
 (10 5)  (664 485)  (664 485)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_4
 (3 11)  (657 491)  (657 491)  routing T_13_30.sp12_v_b_1 <X> T_13_30.sp12_h_l_22


LogicTile_14_30

 (6 0)  (714 480)  (714 480)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_0
 (5 1)  (713 481)  (713 481)  routing T_14_30.sp4_v_t_44 <X> T_14_30.sp4_v_b_0
 (5 2)  (713 482)  (713 482)  routing T_14_30.sp4_h_r_9 <X> T_14_30.sp4_h_l_37
 (4 3)  (712 483)  (712 483)  routing T_14_30.sp4_h_r_9 <X> T_14_30.sp4_h_l_37
 (5 13)  (713 493)  (713 493)  routing T_14_30.sp4_h_r_9 <X> T_14_30.sp4_v_b_9


LogicTile_15_30

 (0 2)  (762 482)  (762 482)  routing T_15_30.glb_netwk_6 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (1 2)  (763 482)  (763 482)  routing T_15_30.glb_netwk_6 <X> T_15_30.wire_logic_cluster/lc_7/clk
 (2 2)  (764 482)  (764 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (793 484)  (793 484)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 484)  (794 484)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 484)  (795 484)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 484)  (796 484)  routing T_15_30.lc_trk_g3_4 <X> T_15_30.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 484)  (798 484)  LC_2 Logic Functioning bit
 (37 4)  (799 484)  (799 484)  LC_2 Logic Functioning bit
 (38 4)  (800 484)  (800 484)  LC_2 Logic Functioning bit
 (39 4)  (801 484)  (801 484)  LC_2 Logic Functioning bit
 (45 4)  (807 484)  (807 484)  LC_2 Logic Functioning bit
 (46 4)  (808 484)  (808 484)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (814 484)  (814 484)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (36 5)  (798 485)  (798 485)  LC_2 Logic Functioning bit
 (37 5)  (799 485)  (799 485)  LC_2 Logic Functioning bit
 (38 5)  (800 485)  (800 485)  LC_2 Logic Functioning bit
 (39 5)  (801 485)  (801 485)  LC_2 Logic Functioning bit
 (46 5)  (808 485)  (808 485)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (810 485)  (810 485)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 14)  (762 494)  (762 494)  routing T_15_30.glb_netwk_4 <X> T_15_30.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 494)  (763 494)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (779 495)  (779 495)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_16_30

 (4 2)  (820 482)  (820 482)  routing T_16_30.sp4_v_b_4 <X> T_16_30.sp4_v_t_37
 (6 2)  (822 482)  (822 482)  routing T_16_30.sp4_v_b_4 <X> T_16_30.sp4_v_t_37
 (3 4)  (819 484)  (819 484)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0
 (3 5)  (819 485)  (819 485)  routing T_16_30.sp12_v_b_0 <X> T_16_30.sp12_h_r_0


LogicTile_17_30

 (3 11)  (877 491)  (877 491)  routing T_17_30.sp12_v_b_1 <X> T_17_30.sp12_h_l_22


LogicTile_19_30

 (8 7)  (990 487)  (990 487)  routing T_19_30.sp4_h_l_41 <X> T_19_30.sp4_v_t_41
 (8 12)  (990 492)  (990 492)  routing T_19_30.sp4_v_b_4 <X> T_19_30.sp4_h_r_10
 (9 12)  (991 492)  (991 492)  routing T_19_30.sp4_v_b_4 <X> T_19_30.sp4_h_r_10
 (10 12)  (992 492)  (992 492)  routing T_19_30.sp4_v_b_4 <X> T_19_30.sp4_h_r_10


LogicTile_20_30

 (19 3)  (1055 483)  (1055 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_21_30

 (6 4)  (1096 484)  (1096 484)  routing T_21_30.sp4_v_t_37 <X> T_21_30.sp4_v_b_3
 (5 5)  (1095 485)  (1095 485)  routing T_21_30.sp4_v_t_37 <X> T_21_30.sp4_v_b_3
 (3 11)  (1093 491)  (1093 491)  routing T_21_30.sp12_v_b_1 <X> T_21_30.sp12_h_l_22


LogicTile_22_30

 (2 4)  (1146 484)  (1146 484)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_23_30

 (19 3)  (1217 483)  (1217 483)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (8 15)  (1206 495)  (1206 495)  routing T_23_30.sp4_h_l_47 <X> T_23_30.sp4_v_t_47


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 486)  (1323 486)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 487)  (1324 487)  routing T_25_30.sp4_r_v_b_29 <X> T_25_30.lc_trk_g1_5
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_3
 (30 9)  (1336 489)  (1336 489)  routing T_25_30.lc_trk_g2_7 <X> T_25_30.wire_bram/ram/WDATA_3
 (39 9)  (1345 489)  (1345 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (22 10)  (1328 490)  (1328 490)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 11)  (1314 491)  (1314 491)  routing T_25_30.sp4_h_l_42 <X> T_25_30.sp4_v_t_42
 (21 12)  (1327 492)  (1327 492)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g3_3
 (22 12)  (1328 492)  (1328 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 492)  (1329 492)  routing T_25_30.sp4_v_t_14 <X> T_25_30.lc_trk_g3_3
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g1_5 <X> T_25_30.wire_bram/ram/WE


LogicTile_26_30

 (6 2)  (1354 482)  (1354 482)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37
 (5 3)  (1353 483)  (1353 483)  routing T_26_30.sp4_v_b_9 <X> T_26_30.sp4_v_t_37


LogicTile_27_30

 (19 9)  (1421 489)  (1421 489)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_7_29

 (19 3)  (361 467)  (361 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


RAM_Tile_8_29

 (14 0)  (410 464)  (410 464)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g0_0
 (21 0)  (417 464)  (417 464)  routing T_8_29.sp4_h_r_11 <X> T_8_29.lc_trk_g0_3
 (22 0)  (418 464)  (418 464)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (419 464)  (419 464)  routing T_8_29.sp4_h_r_11 <X> T_8_29.lc_trk_g0_3
 (24 0)  (420 464)  (420 464)  routing T_8_29.sp4_h_r_11 <X> T_8_29.lc_trk_g0_3
 (7 1)  (403 465)  (403 465)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (405 465)  (405 465)  routing T_8_29.sp4_v_t_40 <X> T_8_29.sp4_v_b_1
 (10 1)  (406 465)  (406 465)  routing T_8_29.sp4_v_t_40 <X> T_8_29.sp4_v_b_1
 (14 1)  (410 465)  (410 465)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g0_0
 (15 1)  (411 465)  (411 465)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g0_0
 (16 1)  (412 465)  (412 465)  routing T_8_29.sp4_h_r_16 <X> T_8_29.lc_trk_g0_0
 (17 1)  (413 465)  (413 465)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_16 lc_trk_g0_0
 (26 1)  (422 465)  (422 465)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_0
 (27 1)  (423 465)  (423 465)  routing T_8_29.lc_trk_g1_3 <X> T_8_29.input0_0
 (29 1)  (425 465)  (425 465)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (396 466)  (396 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (1 2)  (397 466)  (397 466)  routing T_8_29.glb_netwk_6 <X> T_8_29.wire_bram/ram/RCLK
 (2 2)  (398 466)  (398 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (400 466)  (400 466)  routing T_8_29.sp4_v_b_0 <X> T_8_29.sp4_v_t_37
 (14 2)  (410 466)  (410 466)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g0_4
 (17 2)  (413 466)  (413 466)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (414 466)  (414 466)  routing T_8_29.bnr_op_5 <X> T_8_29.lc_trk_g0_5
 (19 2)  (415 466)  (415 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (16 3)  (412 467)  (412 467)  routing T_8_29.sp4_v_b_4 <X> T_8_29.lc_trk_g0_4
 (17 3)  (413 467)  (413 467)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (18 3)  (414 467)  (414 467)  routing T_8_29.bnr_op_5 <X> T_8_29.lc_trk_g0_5
 (26 3)  (422 467)  (422 467)  routing T_8_29.lc_trk_g0_3 <X> T_8_29.input0_1
 (29 3)  (425 467)  (425 467)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (4 4)  (400 468)  (400 468)  routing T_8_29.sp4_v_t_42 <X> T_8_29.sp4_v_b_3
 (6 4)  (402 468)  (402 468)  routing T_8_29.sp4_v_t_42 <X> T_8_29.sp4_v_b_3
 (17 4)  (413 468)  (413 468)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (418 468)  (418 468)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (22 5)  (418 469)  (418 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (423 469)  (423 469)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.input0_2
 (28 5)  (424 469)  (424 469)  routing T_8_29.lc_trk_g3_1 <X> T_8_29.input0_2
 (29 5)  (425 469)  (425 469)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (27 7)  (423 471)  (423 471)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.input0_3
 (28 7)  (424 471)  (424 471)  routing T_8_29.lc_trk_g3_0 <X> T_8_29.input0_3
 (29 7)  (425 471)  (425 471)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (29 9)  (425 473)  (425 473)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_0 input0_4
 (26 10)  (422 474)  (422 474)  routing T_8_29.lc_trk_g0_5 <X> T_8_29.input0_5
 (29 11)  (425 475)  (425 475)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (14 12)  (410 476)  (410 476)  routing T_8_29.rgt_op_0 <X> T_8_29.lc_trk_g3_0
 (15 12)  (411 476)  (411 476)  routing T_8_29.sp4_h_l_28 <X> T_8_29.lc_trk_g3_1
 (16 12)  (412 476)  (412 476)  routing T_8_29.sp4_h_l_28 <X> T_8_29.lc_trk_g3_1
 (17 12)  (413 476)  (413 476)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (414 476)  (414 476)  routing T_8_29.sp4_h_l_28 <X> T_8_29.lc_trk_g3_1
 (15 13)  (411 477)  (411 477)  routing T_8_29.rgt_op_0 <X> T_8_29.lc_trk_g3_0
 (17 13)  (413 477)  (413 477)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (414 477)  (414 477)  routing T_8_29.sp4_h_l_28 <X> T_8_29.lc_trk_g3_1
 (27 13)  (423 477)  (423 477)  routing T_8_29.lc_trk_g1_1 <X> T_8_29.input0_6
 (29 13)  (425 477)  (425 477)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (1 14)  (397 478)  (397 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (397 479)  (397 479)  routing T_8_29.lc_trk_g0_4 <X> T_8_29.wire_bram/ram/RE
 (26 15)  (422 479)  (422 479)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.input0_7
 (27 15)  (423 479)  (423 479)  routing T_8_29.lc_trk_g1_2 <X> T_8_29.input0_7
 (29 15)  (425 479)  (425 479)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7


LogicTile_9_29

 (27 0)  (465 464)  (465 464)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 464)  (467 464)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 464)  (468 464)  routing T_9_29.lc_trk_g1_4 <X> T_9_29.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 464)  (470 464)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 464)  (471 464)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (41 0)  (479 464)  (479 464)  LC_0 Logic Functioning bit
 (43 0)  (481 464)  (481 464)  LC_0 Logic Functioning bit
 (31 1)  (469 465)  (469 465)  routing T_9_29.lc_trk_g2_3 <X> T_9_29.wire_logic_cluster/lc_0/in_3
 (41 1)  (479 465)  (479 465)  LC_0 Logic Functioning bit
 (43 1)  (481 465)  (481 465)  LC_0 Logic Functioning bit
 (6 6)  (444 470)  (444 470)  routing T_9_29.sp4_v_b_0 <X> T_9_29.sp4_v_t_38
 (10 6)  (448 470)  (448 470)  routing T_9_29.sp4_v_b_11 <X> T_9_29.sp4_h_l_41
 (14 6)  (452 470)  (452 470)  routing T_9_29.sp4_h_l_9 <X> T_9_29.lc_trk_g1_4
 (5 7)  (443 471)  (443 471)  routing T_9_29.sp4_v_b_0 <X> T_9_29.sp4_v_t_38
 (14 7)  (452 471)  (452 471)  routing T_9_29.sp4_h_l_9 <X> T_9_29.lc_trk_g1_4
 (15 7)  (453 471)  (453 471)  routing T_9_29.sp4_h_l_9 <X> T_9_29.lc_trk_g1_4
 (16 7)  (454 471)  (454 471)  routing T_9_29.sp4_h_l_9 <X> T_9_29.lc_trk_g1_4
 (17 7)  (455 471)  (455 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (13 8)  (451 472)  (451 472)  routing T_9_29.sp4_v_t_45 <X> T_9_29.sp4_v_b_8
 (22 8)  (460 472)  (460 472)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (461 472)  (461 472)  routing T_9_29.sp12_v_b_11 <X> T_9_29.lc_trk_g2_3
 (9 13)  (447 477)  (447 477)  routing T_9_29.sp4_v_t_47 <X> T_9_29.sp4_v_b_10


LogicTile_11_29

 (12 6)  (558 470)  (558 470)  routing T_11_29.sp4_v_b_5 <X> T_11_29.sp4_h_l_40


LogicTile_12_29

 (19 2)  (619 466)  (619 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 14)  (605 478)  (605 478)  routing T_12_29.sp4_v_b_9 <X> T_12_29.sp4_h_l_44
 (13 15)  (613 479)  (613 479)  routing T_12_29.sp4_v_b_6 <X> T_12_29.sp4_h_l_46


LogicTile_13_29

 (9 5)  (663 469)  (663 469)  routing T_13_29.sp4_v_t_41 <X> T_13_29.sp4_v_b_4


LogicTile_14_29

 (9 5)  (717 469)  (717 469)  routing T_14_29.sp4_v_t_41 <X> T_14_29.sp4_v_b_4


LogicTile_16_29

 (19 4)  (835 468)  (835 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (11 6)  (827 470)  (827 470)  routing T_16_29.sp4_v_b_9 <X> T_16_29.sp4_v_t_40
 (13 6)  (829 470)  (829 470)  routing T_16_29.sp4_v_b_9 <X> T_16_29.sp4_v_t_40


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 5)  (1328 469)  (1328 469)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 473)  (1336 473)  routing T_25_29.lc_trk_g1_2 <X> T_25_29.wire_bram/ram/WDATA_11
 (41 9)  (1347 473)  (1347 473)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (1310 478)  (1310 478)  routing T_25_29.sp4_v_b_9 <X> T_25_29.sp4_v_t_44
 (17 14)  (1323 478)  (1323 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 479)  (1306 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (9 15)  (1315 479)  (1315 479)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_47
 (10 15)  (1316 479)  (1316 479)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_47
 (18 15)  (1324 479)  (1324 479)  routing T_25_29.sp4_r_v_b_45 <X> T_25_29.lc_trk_g3_5


LogicTile_29_29

 (4 0)  (1514 464)  (1514 464)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_0
 (6 0)  (1516 464)  (1516 464)  routing T_29_29.sp4_v_t_41 <X> T_29_29.sp4_v_b_0


LogicTile_30_29

 (9 11)  (1573 475)  (1573 475)  routing T_30_29.sp4_v_b_7 <X> T_30_29.sp4_v_t_42


RAM_Tile_8_28

 (7 0)  (403 448)  (403 448)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (412 448)  (412 448)  routing T_8_28.sp4_v_b_9 <X> T_8_28.lc_trk_g0_1
 (17 0)  (413 448)  (413 448)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (414 448)  (414 448)  routing T_8_28.sp4_v_b_9 <X> T_8_28.lc_trk_g0_1
 (21 0)  (417 448)  (417 448)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (22 0)  (418 448)  (418 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (419 448)  (419 448)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (18 1)  (414 449)  (414 449)  routing T_8_28.sp4_v_b_9 <X> T_8_28.lc_trk_g0_1
 (21 1)  (417 449)  (417 449)  routing T_8_28.sp4_v_b_11 <X> T_8_28.lc_trk_g0_3
 (22 1)  (418 449)  (418 449)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (422 449)  (422 449)  routing T_8_28.lc_trk_g0_2 <X> T_8_28.input0_0
 (29 1)  (425 449)  (425 449)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_2 input0_0
 (0 2)  (396 450)  (396 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (1 2)  (397 450)  (397 450)  routing T_8_28.glb_netwk_6 <X> T_8_28.wire_bram/ram/WCLK
 (2 2)  (398 450)  (398 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 450)  (403 450)  Ram config bit: MEMT_bram_cbit_3

 (26 2)  (422 450)  (422 450)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input0_1
 (15 3)  (411 451)  (411 451)  routing T_8_28.sp4_v_b_20 <X> T_8_28.lc_trk_g0_4
 (16 3)  (412 451)  (412 451)  routing T_8_28.sp4_v_b_20 <X> T_8_28.lc_trk_g0_4
 (17 3)  (413 451)  (413 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (28 3)  (424 451)  (424 451)  routing T_8_28.lc_trk_g2_5 <X> T_8_28.input0_1
 (29 3)  (425 451)  (425 451)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_5 input0_1
 (1 4)  (397 452)  (397 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 452)  (403 452)  Cascade buffer Enable bit: MEMT_LC01_inmux00_bram_cbit_5

 (22 4)  (418 452)  (418 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 452)  (419 452)  routing T_8_28.sp4_h_r_3 <X> T_8_28.lc_trk_g1_3
 (24 4)  (420 452)  (420 452)  routing T_8_28.sp4_h_r_3 <X> T_8_28.lc_trk_g1_3
 (26 4)  (422 452)  (422 452)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input0_2
 (28 4)  (424 452)  (424 452)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_5
 (29 4)  (425 452)  (425 452)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_7 wire_bram/ram/WDATA_5
 (30 4)  (426 452)  (426 452)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_5
 (0 5)  (396 453)  (396 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (1 5)  (397 453)  (397 453)  routing T_8_28.lc_trk_g1_3 <X> T_8_28.wire_bram/ram/WCLKE
 (15 5)  (411 453)  (411 453)  routing T_8_28.sp4_v_b_16 <X> T_8_28.lc_trk_g1_0
 (16 5)  (412 453)  (412 453)  routing T_8_28.sp4_v_b_16 <X> T_8_28.lc_trk_g1_0
 (17 5)  (413 453)  (413 453)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (21 5)  (417 453)  (417 453)  routing T_8_28.sp4_h_r_3 <X> T_8_28.lc_trk_g1_3
 (26 5)  (422 453)  (422 453)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input0_2
 (28 5)  (424 453)  (424 453)  routing T_8_28.lc_trk_g2_6 <X> T_8_28.input0_2
 (29 5)  (425 453)  (425 453)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_6 input0_2
 (30 5)  (426 453)  (426 453)  routing T_8_28.lc_trk_g2_7 <X> T_8_28.wire_bram/ram/WDATA_5
 (41 5)  (437 453)  (437 453)  Enable bit of Mux _out_links/OutMux9_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_5
 (7 6)  (403 454)  (403 454)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (16 6)  (412 454)  (412 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.lc_trk_g1_5
 (17 6)  (413 454)  (413 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 454)  (414 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.lc_trk_g1_5
 (21 6)  (417 454)  (417 454)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g1_7
 (22 6)  (418 454)  (418 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (419 454)  (419 454)  routing T_8_28.sp4_v_b_7 <X> T_8_28.lc_trk_g1_7
 (27 7)  (423 455)  (423 455)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.input0_3
 (28 7)  (424 455)  (424 455)  routing T_8_28.lc_trk_g3_0 <X> T_8_28.input0_3
 (29 7)  (425 455)  (425 455)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_0 input0_3
 (26 8)  (422 456)  (422 456)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.input0_4
 (27 9)  (423 457)  (423 457)  routing T_8_28.lc_trk_g1_5 <X> T_8_28.input0_4
 (29 9)  (425 457)  (425 457)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (17 10)  (413 458)  (413 458)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (417 458)  (417 458)  routing T_8_28.sp4_v_t_18 <X> T_8_28.lc_trk_g2_7
 (22 10)  (418 458)  (418 458)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (419 458)  (419 458)  routing T_8_28.sp4_v_t_18 <X> T_8_28.lc_trk_g2_7
 (14 11)  (410 459)  (410 459)  routing T_8_28.sp4_r_v_b_36 <X> T_8_28.lc_trk_g2_4
 (17 11)  (413 459)  (413 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (414 459)  (414 459)  routing T_8_28.sp4_r_v_b_37 <X> T_8_28.lc_trk_g2_5
 (22 11)  (418 459)  (418 459)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 459)  (421 459)  routing T_8_28.sp4_r_v_b_38 <X> T_8_28.lc_trk_g2_6
 (29 11)  (425 459)  (425 459)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (26 12)  (422 460)  (422 460)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_6
 (27 12)  (423 460)  (423 460)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_1
 (28 12)  (424 460)  (424 460)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_1
 (29 12)  (425 460)  (425 460)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_4 wire_bram/ram/WDATA_1
 (30 12)  (426 460)  (426 460)  routing T_8_28.lc_trk_g3_4 <X> T_8_28.wire_bram/ram/WDATA_1
 (35 12)  (431 460)  (431 460)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input2_6
 (37 12)  (433 460)  (433 460)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (14 13)  (410 461)  (410 461)  routing T_8_28.sp4_r_v_b_40 <X> T_8_28.lc_trk_g3_0
 (17 13)  (413 461)  (413 461)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (422 461)  (422 461)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_6
 (27 13)  (423 461)  (423 461)  routing T_8_28.lc_trk_g1_7 <X> T_8_28.input0_6
 (29 13)  (425 461)  (425 461)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (428 461)  (428 461)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_4 input2_6
 (33 13)  (429 461)  (429 461)  routing T_8_28.lc_trk_g2_4 <X> T_8_28.input2_6
 (1 14)  (397 462)  (397 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (14 14)  (410 462)  (410 462)  routing T_8_28.sp4_h_r_44 <X> T_8_28.lc_trk_g3_4
 (1 15)  (397 463)  (397 463)  routing T_8_28.lc_trk_g0_4 <X> T_8_28.wire_bram/ram/WE
 (14 15)  (410 463)  (410 463)  routing T_8_28.sp4_h_r_44 <X> T_8_28.lc_trk_g3_4
 (15 15)  (411 463)  (411 463)  routing T_8_28.sp4_h_r_44 <X> T_8_28.lc_trk_g3_4
 (16 15)  (412 463)  (412 463)  routing T_8_28.sp4_h_r_44 <X> T_8_28.lc_trk_g3_4
 (17 15)  (413 463)  (413 463)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (422 463)  (422 463)  routing T_8_28.lc_trk_g0_3 <X> T_8_28.input0_7
 (29 15)  (425 463)  (425 463)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_3 input0_7
 (32 15)  (428 463)  (428 463)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 463)  (430 463)  routing T_8_28.lc_trk_g1_0 <X> T_8_28.input2_7


LogicTile_9_28

 (14 2)  (452 450)  (452 450)  routing T_9_28.sp4_h_l_9 <X> T_9_28.lc_trk_g0_4
 (14 3)  (452 451)  (452 451)  routing T_9_28.sp4_h_l_9 <X> T_9_28.lc_trk_g0_4
 (15 3)  (453 451)  (453 451)  routing T_9_28.sp4_h_l_9 <X> T_9_28.lc_trk_g0_4
 (16 3)  (454 451)  (454 451)  routing T_9_28.sp4_h_l_9 <X> T_9_28.lc_trk_g0_4
 (17 3)  (455 451)  (455 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 4)  (459 452)  (459 452)  routing T_9_28.sp4_v_b_3 <X> T_9_28.lc_trk_g1_3
 (22 4)  (460 452)  (460 452)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 452)  (461 452)  routing T_9_28.sp4_v_b_3 <X> T_9_28.lc_trk_g1_3
 (26 4)  (464 452)  (464 452)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 452)  (469 452)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 452)  (470 452)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 452)  (472 452)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 452)  (474 452)  LC_2 Logic Functioning bit
 (38 4)  (476 452)  (476 452)  LC_2 Logic Functioning bit
 (19 5)  (457 453)  (457 453)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (27 5)  (465 453)  (465 453)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 453)  (466 453)  routing T_9_28.lc_trk_g3_5 <X> T_9_28.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 453)  (467 453)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 453)  (469 453)  routing T_9_28.lc_trk_g1_6 <X> T_9_28.wire_logic_cluster/lc_2/in_3
 (37 5)  (475 453)  (475 453)  LC_2 Logic Functioning bit
 (39 5)  (477 453)  (477 453)  LC_2 Logic Functioning bit
 (29 6)  (467 454)  (467 454)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 454)  (468 454)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 454)  (469 454)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 454)  (470 454)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 454)  (471 454)  routing T_9_28.lc_trk_g2_4 <X> T_9_28.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 454)  (479 454)  LC_3 Logic Functioning bit
 (43 6)  (481 454)  (481 454)  LC_3 Logic Functioning bit
 (22 7)  (460 455)  (460 455)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 455)  (463 455)  routing T_9_28.sp4_r_v_b_30 <X> T_9_28.lc_trk_g1_6
 (41 7)  (479 455)  (479 455)  LC_3 Logic Functioning bit
 (43 7)  (481 455)  (481 455)  LC_3 Logic Functioning bit
 (48 7)  (486 455)  (486 455)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (29 10)  (467 458)  (467 458)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 458)  (468 458)  routing T_9_28.lc_trk_g0_4 <X> T_9_28.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 458)  (470 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 458)  (472 458)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (41 10)  (479 458)  (479 458)  LC_5 Logic Functioning bit
 (43 10)  (481 458)  (481 458)  LC_5 Logic Functioning bit
 (14 11)  (452 459)  (452 459)  routing T_9_28.sp4_h_l_17 <X> T_9_28.lc_trk_g2_4
 (15 11)  (453 459)  (453 459)  routing T_9_28.sp4_h_l_17 <X> T_9_28.lc_trk_g2_4
 (16 11)  (454 459)  (454 459)  routing T_9_28.sp4_h_l_17 <X> T_9_28.lc_trk_g2_4
 (17 11)  (455 459)  (455 459)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (31 11)  (469 459)  (469 459)  routing T_9_28.lc_trk_g1_3 <X> T_9_28.wire_logic_cluster/lc_5/in_3
 (41 11)  (479 459)  (479 459)  LC_5 Logic Functioning bit
 (43 11)  (481 459)  (481 459)  LC_5 Logic Functioning bit
 (5 14)  (443 462)  (443 462)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_h_l_44
 (15 14)  (453 462)  (453 462)  routing T_9_28.sp4_v_t_32 <X> T_9_28.lc_trk_g3_5
 (16 14)  (454 462)  (454 462)  routing T_9_28.sp4_v_t_32 <X> T_9_28.lc_trk_g3_5
 (17 14)  (455 462)  (455 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (4 15)  (442 463)  (442 463)  routing T_9_28.sp4_h_r_6 <X> T_9_28.sp4_h_l_44


LogicTile_11_28

 (10 6)  (556 454)  (556 454)  routing T_11_28.sp4_v_b_11 <X> T_11_28.sp4_h_l_41
 (3 12)  (549 460)  (549 460)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1
 (3 13)  (549 461)  (549 461)  routing T_11_28.sp12_v_b_1 <X> T_11_28.sp12_h_r_1


LogicTile_12_28

 (4 7)  (604 455)  (604 455)  routing T_12_28.sp4_v_b_10 <X> T_12_28.sp4_h_l_38
 (4 15)  (604 463)  (604 463)  routing T_12_28.sp4_v_b_4 <X> T_12_28.sp4_h_l_44


LogicTile_13_28

 (5 10)  (659 458)  (659 458)  routing T_13_28.sp4_v_b_6 <X> T_13_28.sp4_h_l_43


LogicTile_14_28

 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_28

 (3 0)  (765 448)  (765 448)  routing T_15_28.sp12_v_t_23 <X> T_15_28.sp12_v_b_0


LogicTile_16_28

 (1 3)  (817 451)  (817 451)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_17_28

 (5 0)  (879 448)  (879 448)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_h_r_0
 (4 1)  (878 449)  (878 449)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_h_r_0


LogicTile_19_28

 (8 7)  (990 455)  (990 455)  routing T_19_28.sp4_h_l_41 <X> T_19_28.sp4_v_t_41


LogicTile_21_28

 (11 9)  (1101 457)  (1101 457)  routing T_21_28.sp4_h_l_37 <X> T_21_28.sp4_h_r_8
 (13 9)  (1103 457)  (1103 457)  routing T_21_28.sp4_h_l_37 <X> T_21_28.sp4_h_r_8


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 450)  (1310 450)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_37
 (6 2)  (1312 450)  (1312 450)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_37
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (3 6)  (1309 454)  (1309 454)  routing T_25_28.sp12_v_b_0 <X> T_25_28.sp12_v_t_23
 (6 6)  (1312 454)  (1312 454)  routing T_25_28.sp4_v_b_0 <X> T_25_28.sp4_v_t_38
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (14 6)  (1320 454)  (1320 454)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g1_4
 (17 6)  (1323 454)  (1323 454)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (5 7)  (1311 455)  (1311 455)  routing T_25_28.sp4_v_b_0 <X> T_25_28.sp4_v_t_38
 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (16 7)  (1322 455)  (1322 455)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g1_4
 (17 7)  (1323 455)  (1323 455)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 8)  (1333 456)  (1333 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g1_4 <X> T_25_28.wire_bram/ram/WDATA_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_t_31 <X> T_25_28.lc_trk_g2_2
 (24 9)  (1330 457)  (1330 457)  routing T_25_28.sp4_v_t_31 <X> T_25_28.lc_trk_g2_2
 (40 9)  (1346 457)  (1346 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (12 11)  (1318 459)  (1318 459)  routing T_25_28.sp4_h_l_45 <X> T_25_28.sp4_v_t_45
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g1_5 <X> T_25_28.wire_bram/ram/WE
 (9 15)  (1315 463)  (1315 463)  routing T_25_28.sp4_v_b_2 <X> T_25_28.sp4_v_t_47
 (10 15)  (1316 463)  (1316 463)  routing T_25_28.sp4_v_b_2 <X> T_25_28.sp4_v_t_47


LogicTile_26_28

 (3 4)  (1351 452)  (1351 452)  routing T_26_28.sp12_v_b_0 <X> T_26_28.sp12_h_r_0
 (3 5)  (1351 453)  (1351 453)  routing T_26_28.sp12_v_b_0 <X> T_26_28.sp12_h_r_0
 (3 6)  (1351 454)  (1351 454)  routing T_26_28.sp12_v_b_0 <X> T_26_28.sp12_v_t_23
 (13 6)  (1361 454)  (1361 454)  routing T_26_28.sp4_v_b_5 <X> T_26_28.sp4_v_t_40
 (12 8)  (1360 456)  (1360 456)  routing T_26_28.sp4_v_b_2 <X> T_26_28.sp4_h_r_8
 (11 9)  (1359 457)  (1359 457)  routing T_26_28.sp4_v_b_2 <X> T_26_28.sp4_h_r_8
 (13 9)  (1361 457)  (1361 457)  routing T_26_28.sp4_v_b_2 <X> T_26_28.sp4_h_r_8
 (13 10)  (1361 458)  (1361 458)  routing T_26_28.sp4_v_b_8 <X> T_26_28.sp4_v_t_45


LogicTile_30_28

 (11 9)  (1575 457)  (1575 457)  routing T_30_28.sp4_h_l_45 <X> T_30_28.sp4_h_r_8


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (4 0)  (1730 448)  (1730 448)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (5 1)  (1731 449)  (1731 449)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (6 1)  (1732 449)  (1732 449)  routing T_33_28.span4_horz_32 <X> T_33_28.lc_trk_g0_0
 (7 1)  (1733 449)  (1733 449)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g1_4 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 452)  (1737 452)  routing T_33_28.lc_trk_g1_4 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0

 (6 13)  (1732 461)  (1732 461)  routing T_33_28.span12_horz_12 <X> T_33_28.lc_trk_g1_4
 (7 13)  (1733 461)  (1733 461)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g1_3 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 442)  (12 442)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3
 (7 10)  (10 442)  (10 442)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
 (8 10)  (9 442)  (9 442)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3
 (8 11)  (9 443)  (9 443)  routing T_0_27.span12_horz_3 <X> T_0_27.lc_trk_g1_3


LogicTile_5_27

 (26 2)  (260 434)  (260 434)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (37 2)  (271 434)  (271 434)  LC_1 Logic Functioning bit
 (39 2)  (273 434)  (273 434)  LC_1 Logic Functioning bit
 (40 2)  (274 434)  (274 434)  LC_1 Logic Functioning bit
 (42 2)  (276 434)  (276 434)  LC_1 Logic Functioning bit
 (52 2)  (286 434)  (286 434)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (260 435)  (260 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 435)  (261 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 435)  (262 435)  routing T_5_27.lc_trk_g3_6 <X> T_5_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 435)  (263 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (270 435)  (270 435)  LC_1 Logic Functioning bit
 (38 3)  (272 435)  (272 435)  LC_1 Logic Functioning bit
 (41 3)  (275 435)  (275 435)  LC_1 Logic Functioning bit
 (43 3)  (277 435)  (277 435)  LC_1 Logic Functioning bit
 (22 15)  (256 447)  (256 447)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


RAM_Tile_8_27

 (21 0)  (417 432)  (417 432)  routing T_8_27.sp4_v_b_3 <X> T_8_27.lc_trk_g0_3
 (22 0)  (418 432)  (418 432)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (419 432)  (419 432)  routing T_8_27.sp4_v_b_3 <X> T_8_27.lc_trk_g0_3
 (26 0)  (422 432)  (422 432)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input0_0
 (7 1)  (403 433)  (403 433)  Ram config bit: MEMB_Power_Up_Control

 (27 1)  (423 433)  (423 433)  routing T_8_27.lc_trk_g1_5 <X> T_8_27.input0_0
 (29 1)  (425 433)  (425 433)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (396 434)  (396 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (1 2)  (397 434)  (397 434)  routing T_8_27.glb_netwk_6 <X> T_8_27.wire_bram/ram/RCLK
 (2 2)  (398 434)  (398 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (25 2)  (421 434)  (421 434)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (22 3)  (418 435)  (418 435)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (419 435)  (419 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (24 3)  (420 435)  (420 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (25 3)  (421 435)  (421 435)  routing T_8_27.sp4_h_l_11 <X> T_8_27.lc_trk_g0_6
 (27 3)  (423 435)  (423 435)  routing T_8_27.lc_trk_g1_0 <X> T_8_27.input0_1
 (29 3)  (425 435)  (425 435)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_0 input0_1
 (14 4)  (410 436)  (410 436)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (16 4)  (412 436)  (412 436)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g1_1
 (17 4)  (413 436)  (413 436)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (414 436)  (414 436)  routing T_8_27.sp4_v_b_1 <X> T_8_27.lc_trk_g1_1
 (26 4)  (422 436)  (422 436)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (28 4)  (424 436)  (424 436)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_bram/ram/WDATA_13
 (29 4)  (425 436)  (425 436)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_13
 (15 5)  (411 437)  (411 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (16 5)  (412 437)  (412 437)  routing T_8_27.sp4_h_r_8 <X> T_8_27.lc_trk_g1_0
 (17 5)  (413 437)  (413 437)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (422 437)  (422 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (27 5)  (423 437)  (423 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (28 5)  (424 437)  (424 437)  routing T_8_27.lc_trk_g3_7 <X> T_8_27.input0_2
 (29 5)  (425 437)  (425 437)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (30 5)  (426 437)  (426 437)  routing T_8_27.lc_trk_g2_3 <X> T_8_27.wire_bram/ram/WDATA_13
 (40 5)  (436 437)  (436 437)  Enable bit of Mux _out_links/OutMux4_2 => wire_bram/ram/RDATA_13 sp12_v_b_20
 (17 6)  (413 438)  (413 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (421 438)  (421 438)  routing T_8_27.sp12_h_l_5 <X> T_8_27.lc_trk_g1_6
 (18 7)  (414 439)  (414 439)  routing T_8_27.sp4_r_v_b_29 <X> T_8_27.lc_trk_g1_5
 (22 7)  (418 439)  (418 439)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (420 439)  (420 439)  routing T_8_27.sp12_h_l_5 <X> T_8_27.lc_trk_g1_6
 (25 7)  (421 439)  (421 439)  routing T_8_27.sp12_h_l_5 <X> T_8_27.lc_trk_g1_6
 (26 7)  (422 439)  (422 439)  routing T_8_27.lc_trk_g0_3 <X> T_8_27.input0_3
 (29 7)  (425 439)  (425 439)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (22 8)  (418 440)  (418 440)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (419 440)  (419 440)  routing T_8_27.sp4_h_l_14 <X> T_8_27.lc_trk_g2_3
 (24 8)  (420 440)  (420 440)  routing T_8_27.sp4_h_l_14 <X> T_8_27.lc_trk_g2_3
 (21 9)  (417 441)  (417 441)  routing T_8_27.sp4_h_l_14 <X> T_8_27.lc_trk_g2_3
 (27 9)  (423 441)  (423 441)  routing T_8_27.lc_trk_g1_1 <X> T_8_27.input0_4
 (29 9)  (425 441)  (425 441)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_1 input0_4
 (11 10)  (407 442)  (407 442)  routing T_8_27.sp4_v_b_5 <X> T_8_27.sp4_v_t_45
 (14 10)  (410 442)  (410 442)  routing T_8_27.sp4_v_b_28 <X> T_8_27.lc_trk_g2_4
 (12 11)  (408 443)  (408 443)  routing T_8_27.sp4_v_b_5 <X> T_8_27.sp4_v_t_45
 (16 11)  (412 443)  (412 443)  routing T_8_27.sp4_v_b_28 <X> T_8_27.lc_trk_g2_4
 (17 11)  (413 443)  (413 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (27 11)  (423 443)  (423 443)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input0_5
 (28 11)  (424 443)  (424 443)  routing T_8_27.lc_trk_g3_0 <X> T_8_27.input0_5
 (29 11)  (425 443)  (425 443)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (22 12)  (418 444)  (418 444)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (423 444)  (423 444)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (28 12)  (424 444)  (424 444)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (29 12)  (425 444)  (425 444)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g3_2 wire_bram/ram/WDATA_9
 (35 12)  (431 444)  (431 444)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.input2_6
 (16 13)  (412 445)  (412 445)  routing T_8_27.sp12_v_t_7 <X> T_8_27.lc_trk_g3_0
 (17 13)  (413 445)  (413 445)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_t_7 lc_trk_g3_0
 (21 13)  (417 445)  (417 445)  routing T_8_27.sp4_r_v_b_43 <X> T_8_27.lc_trk_g3_3
 (22 13)  (418 445)  (418 445)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (420 445)  (420 445)  routing T_8_27.tnr_op_2 <X> T_8_27.lc_trk_g3_2
 (26 13)  (422 445)  (422 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (27 13)  (423 445)  (423 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (28 13)  (424 445)  (424 445)  routing T_8_27.lc_trk_g3_3 <X> T_8_27.input0_6
 (29 13)  (425 445)  (425 445)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_3 input0_6
 (30 13)  (426 445)  (426 445)  routing T_8_27.lc_trk_g3_2 <X> T_8_27.wire_bram/ram/WDATA_9
 (32 13)  (428 445)  (428 445)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_6 input2_6
 (35 13)  (431 445)  (431 445)  routing T_8_27.lc_trk_g0_6 <X> T_8_27.input2_6
 (40 13)  (436 445)  (436 445)  Enable bit of Mux _out_links/OutMux3_6 => wire_bram/ram/RDATA_9 sp12_v_t_11
 (0 14)  (396 446)  (396 446)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (1 14)  (397 446)  (397 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (14 14)  (410 446)  (410 446)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g3_4
 (21 14)  (417 446)  (417 446)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7
 (22 14)  (418 446)  (418 446)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (419 446)  (419 446)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7
 (26 14)  (422 446)  (422 446)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (35 14)  (431 446)  (431 446)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input2_7
 (1 15)  (397 447)  (397 447)  routing T_8_27.lc_trk_g2_4 <X> T_8_27.wire_bram/ram/RE
 (15 15)  (411 447)  (411 447)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g3_4
 (16 15)  (412 447)  (412 447)  routing T_8_27.sp4_h_r_36 <X> T_8_27.lc_trk_g3_4
 (17 15)  (413 447)  (413 447)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (417 447)  (417 447)  routing T_8_27.sp4_v_t_26 <X> T_8_27.lc_trk_g3_7
 (27 15)  (423 447)  (423 447)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (28 15)  (424 447)  (424 447)  routing T_8_27.lc_trk_g3_4 <X> T_8_27.input0_7
 (29 15)  (425 447)  (425 447)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 447)  (428 447)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_6 input2_7
 (34 15)  (430 447)  (430 447)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input2_7
 (35 15)  (431 447)  (431 447)  routing T_8_27.lc_trk_g1_6 <X> T_8_27.input2_7


LogicTile_9_27

 (6 2)  (444 434)  (444 434)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_37
 (9 2)  (447 434)  (447 434)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_h_l_36
 (10 2)  (448 434)  (448 434)  routing T_9_27.sp4_h_r_10 <X> T_9_27.sp4_h_l_36
 (15 2)  (453 434)  (453 434)  routing T_9_27.bot_op_5 <X> T_9_27.lc_trk_g0_5
 (17 2)  (455 434)  (455 434)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (5 3)  (443 435)  (443 435)  routing T_9_27.sp4_v_b_9 <X> T_9_27.sp4_v_t_37
 (8 3)  (446 435)  (446 435)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_36
 (10 3)  (448 435)  (448 435)  routing T_9_27.sp4_v_b_10 <X> T_9_27.sp4_v_t_36
 (4 6)  (442 438)  (442 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_v_t_38
 (6 6)  (444 438)  (444 438)  routing T_9_27.sp4_v_b_7 <X> T_9_27.sp4_v_t_38
 (13 6)  (451 438)  (451 438)  routing T_9_27.sp4_v_b_5 <X> T_9_27.sp4_v_t_40
 (11 10)  (449 442)  (449 442)  routing T_9_27.sp4_h_r_2 <X> T_9_27.sp4_v_t_45
 (13 10)  (451 442)  (451 442)  routing T_9_27.sp4_h_r_2 <X> T_9_27.sp4_v_t_45
 (8 11)  (446 443)  (446 443)  routing T_9_27.sp4_v_b_4 <X> T_9_27.sp4_v_t_42
 (10 11)  (448 443)  (448 443)  routing T_9_27.sp4_v_b_4 <X> T_9_27.sp4_v_t_42
 (12 11)  (450 443)  (450 443)  routing T_9_27.sp4_h_r_2 <X> T_9_27.sp4_v_t_45
 (17 11)  (455 443)  (455 443)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (464 444)  (464 444)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (31 12)  (469 444)  (469 444)  routing T_9_27.lc_trk_g0_5 <X> T_9_27.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 444)  (470 444)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 444)  (474 444)  LC_6 Logic Functioning bit
 (38 12)  (476 444)  (476 444)  LC_6 Logic Functioning bit
 (48 12)  (486 444)  (486 444)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (28 13)  (466 445)  (466 445)  routing T_9_27.lc_trk_g2_4 <X> T_9_27.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 445)  (467 445)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 445)  (475 445)  LC_6 Logic Functioning bit
 (39 13)  (477 445)  (477 445)  LC_6 Logic Functioning bit


LogicTile_10_27

 (3 0)  (495 432)  (495 432)  routing T_10_27.sp12_h_r_0 <X> T_10_27.sp12_v_b_0
 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_r_0 <X> T_10_27.sp12_v_b_0
 (5 6)  (497 438)  (497 438)  routing T_10_27.sp4_v_b_3 <X> T_10_27.sp4_h_l_38
 (9 7)  (501 439)  (501 439)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_v_t_41
 (10 7)  (502 439)  (502 439)  routing T_10_27.sp4_v_b_8 <X> T_10_27.sp4_v_t_41


LogicTile_11_27

 (13 15)  (559 447)  (559 447)  routing T_11_27.sp4_v_b_6 <X> T_11_27.sp4_h_l_46


LogicTile_12_27

 (19 2)  (619 434)  (619 434)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (626 434)  (626 434)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 434)  (632 434)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 434)  (634 434)  routing T_12_27.lc_trk_g1_1 <X> T_12_27.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 434)  (636 434)  LC_1 Logic Functioning bit
 (38 2)  (638 434)  (638 434)  LC_1 Logic Functioning bit
 (53 2)  (653 434)  (653 434)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (627 435)  (627 435)  routing T_12_27.lc_trk_g1_4 <X> T_12_27.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 435)  (629 435)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 435)  (637 435)  LC_1 Logic Functioning bit
 (39 3)  (639 435)  (639 435)  LC_1 Logic Functioning bit
 (16 4)  (616 436)  (616 436)  routing T_12_27.sp12_h_r_9 <X> T_12_27.lc_trk_g1_1
 (17 4)  (617 436)  (617 436)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (622 436)  (622 436)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 436)  (623 436)  routing T_12_27.sp4_v_b_19 <X> T_12_27.lc_trk_g1_3
 (24 4)  (624 436)  (624 436)  routing T_12_27.sp4_v_b_19 <X> T_12_27.lc_trk_g1_3
 (8 5)  (608 437)  (608 437)  routing T_12_27.sp4_h_r_4 <X> T_12_27.sp4_v_b_4
 (14 6)  (614 438)  (614 438)  routing T_12_27.sp12_h_l_3 <X> T_12_27.lc_trk_g1_4
 (32 6)  (632 438)  (632 438)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 438)  (634 438)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 438)  (640 438)  LC_3 Logic Functioning bit
 (41 6)  (641 438)  (641 438)  LC_3 Logic Functioning bit
 (42 6)  (642 438)  (642 438)  LC_3 Logic Functioning bit
 (43 6)  (643 438)  (643 438)  LC_3 Logic Functioning bit
 (47 6)  (647 438)  (647 438)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (14 7)  (614 439)  (614 439)  routing T_12_27.sp12_h_l_3 <X> T_12_27.lc_trk_g1_4
 (15 7)  (615 439)  (615 439)  routing T_12_27.sp12_h_l_3 <X> T_12_27.lc_trk_g1_4
 (17 7)  (617 439)  (617 439)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (31 7)  (631 439)  (631 439)  routing T_12_27.lc_trk_g1_3 <X> T_12_27.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 439)  (640 439)  LC_3 Logic Functioning bit
 (41 7)  (641 439)  (641 439)  LC_3 Logic Functioning bit
 (42 7)  (642 439)  (642 439)  LC_3 Logic Functioning bit
 (43 7)  (643 439)  (643 439)  LC_3 Logic Functioning bit
 (11 11)  (611 443)  (611 443)  routing T_12_27.sp4_h_r_8 <X> T_12_27.sp4_h_l_45


LogicTile_13_27

 (12 2)  (666 434)  (666 434)  routing T_13_27.sp4_v_b_2 <X> T_13_27.sp4_h_l_39
 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (10 14)  (664 446)  (664 446)  routing T_13_27.sp4_v_b_5 <X> T_13_27.sp4_h_l_47


LogicTile_14_27

 (3 0)  (711 432)  (711 432)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_v_b_0
 (3 4)  (711 436)  (711 436)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_h_r_0


LogicTile_15_27

 (11 4)  (773 436)  (773 436)  routing T_15_27.sp4_v_t_44 <X> T_15_27.sp4_v_b_5
 (13 4)  (775 436)  (775 436)  routing T_15_27.sp4_v_t_44 <X> T_15_27.sp4_v_b_5


LogicTile_16_27

 (9 6)  (825 438)  (825 438)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_41
 (10 6)  (826 438)  (826 438)  routing T_16_27.sp4_h_r_1 <X> T_16_27.sp4_h_l_41
 (13 11)  (829 443)  (829 443)  routing T_16_27.sp4_v_b_3 <X> T_16_27.sp4_h_l_45
 (4 14)  (820 446)  (820 446)  routing T_16_27.sp4_h_r_3 <X> T_16_27.sp4_v_t_44
 (6 14)  (822 446)  (822 446)  routing T_16_27.sp4_h_r_3 <X> T_16_27.sp4_v_t_44
 (5 15)  (821 447)  (821 447)  routing T_16_27.sp4_h_r_3 <X> T_16_27.sp4_v_t_44


LogicTile_17_27

 (6 10)  (880 442)  (880 442)  routing T_17_27.sp4_v_b_3 <X> T_17_27.sp4_v_t_43
 (5 11)  (879 443)  (879 443)  routing T_17_27.sp4_v_b_3 <X> T_17_27.sp4_v_t_43
 (19 13)  (893 445)  (893 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_27

 (11 10)  (939 442)  (939 442)  routing T_18_27.sp4_v_b_0 <X> T_18_27.sp4_v_t_45
 (13 10)  (941 442)  (941 442)  routing T_18_27.sp4_v_b_0 <X> T_18_27.sp4_v_t_45


LogicTile_20_27

 (19 1)  (1055 433)  (1055 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (2 4)  (1038 436)  (1038 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 6)  (1041 438)  (1041 438)  routing T_20_27.sp4_v_t_38 <X> T_20_27.sp4_h_l_38
 (6 7)  (1042 439)  (1042 439)  routing T_20_27.sp4_v_t_38 <X> T_20_27.sp4_h_l_38
 (3 11)  (1039 443)  (1039 443)  routing T_20_27.sp12_v_b_1 <X> T_20_27.sp12_h_l_22


LogicTile_21_27

 (19 6)  (1109 438)  (1109 438)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (6 8)  (1096 440)  (1096 440)  routing T_21_27.sp4_h_r_1 <X> T_21_27.sp4_v_b_6


LogicTile_22_27

 (3 0)  (1147 432)  (1147 432)  routing T_22_27.sp12_v_t_23 <X> T_22_27.sp12_v_b_0
 (3 2)  (1147 434)  (1147 434)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (3 3)  (1147 435)  (1147 435)  routing T_22_27.sp12_h_r_0 <X> T_22_27.sp12_h_l_23
 (2 8)  (1146 440)  (1146 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (1163 445)  (1163 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (3 14)  (1147 446)  (1147 446)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_v_t_22


LogicTile_23_27

 (8 1)  (1206 433)  (1206 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (9 1)  (1207 433)  (1207 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (10 1)  (1208 433)  (1208 433)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_1
 (11 8)  (1209 440)  (1209 440)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_8
 (8 9)  (1206 441)  (1206 441)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_7
 (9 9)  (1207 441)  (1207 441)  routing T_23_27.sp4_h_l_42 <X> T_23_27.sp4_v_b_7


LogicTile_24_27

 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (21 2)  (1327 434)  (1327 434)  routing T_25_27.sp4_v_t_2 <X> T_25_27.lc_trk_g0_7
 (22 2)  (1328 434)  (1328 434)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_2 lc_trk_g0_7
 (23 2)  (1329 434)  (1329 434)  routing T_25_27.sp4_v_t_2 <X> T_25_27.lc_trk_g0_7
 (21 3)  (1327 435)  (1327 435)  routing T_25_27.sp4_v_t_2 <X> T_25_27.lc_trk_g0_7
 (3 7)  (1309 439)  (1309 439)  routing T_25_27.sp12_h_l_23 <X> T_25_27.sp12_v_t_23
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 440)  (1336 440)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.wire_bram/ram/WDATA_11
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g0_7 <X> T_25_27.wire_bram/ram/WDATA_11
 (40 9)  (1346 441)  (1346 441)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (9 11)  (1315 443)  (1315 443)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_42
 (10 11)  (1316 443)  (1316 443)  routing T_25_27.sp4_v_b_11 <X> T_25_27.sp4_v_t_42
 (4 12)  (1310 444)  (1310 444)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_9
 (5 13)  (1311 445)  (1311 445)  routing T_25_27.sp4_h_l_44 <X> T_25_27.sp4_v_b_9
 (0 14)  (1306 446)  (1306 446)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 446)  (1317 446)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46
 (17 14)  (1323 446)  (1323 446)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g3_5 <X> T_25_27.wire_bram/ram/RE
 (12 15)  (1318 447)  (1318 447)  routing T_25_27.sp4_v_b_8 <X> T_25_27.sp4_v_t_46


LogicTile_26_27

 (3 0)  (1351 432)  (1351 432)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (3 1)  (1351 433)  (1351 433)  routing T_26_27.sp12_h_r_0 <X> T_26_27.sp12_v_b_0
 (11 2)  (1359 434)  (1359 434)  routing T_26_27.sp4_v_b_11 <X> T_26_27.sp4_v_t_39
 (12 3)  (1360 435)  (1360 435)  routing T_26_27.sp4_v_b_11 <X> T_26_27.sp4_v_t_39
 (11 4)  (1359 436)  (1359 436)  routing T_26_27.sp4_v_t_44 <X> T_26_27.sp4_v_b_5
 (13 4)  (1361 436)  (1361 436)  routing T_26_27.sp4_v_t_44 <X> T_26_27.sp4_v_b_5


LogicTile_29_27

 (3 0)  (1513 432)  (1513 432)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_v_b_0
 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (1743 441)  (1743 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_4_26

 (8 11)  (188 427)  (188 427)  routing T_4_26.sp4_h_r_1 <X> T_4_26.sp4_v_t_42
 (9 11)  (189 427)  (189 427)  routing T_4_26.sp4_h_r_1 <X> T_4_26.sp4_v_t_42
 (10 11)  (190 427)  (190 427)  routing T_4_26.sp4_h_r_1 <X> T_4_26.sp4_v_t_42


LogicTile_7_26

 (22 1)  (364 417)  (364 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (365 417)  (365 417)  routing T_7_26.sp4_h_r_2 <X> T_7_26.lc_trk_g0_2
 (24 1)  (366 417)  (366 417)  routing T_7_26.sp4_h_r_2 <X> T_7_26.lc_trk_g0_2
 (25 1)  (367 417)  (367 417)  routing T_7_26.sp4_h_r_2 <X> T_7_26.lc_trk_g0_2
 (31 4)  (373 420)  (373 420)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 420)  (374 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 420)  (376 420)  routing T_7_26.lc_trk_g1_4 <X> T_7_26.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 420)  (378 420)  LC_2 Logic Functioning bit
 (38 4)  (380 420)  (380 420)  LC_2 Logic Functioning bit
 (26 5)  (368 421)  (368 421)  routing T_7_26.lc_trk_g0_2 <X> T_7_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 421)  (371 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (379 421)  (379 421)  LC_2 Logic Functioning bit
 (39 5)  (381 421)  (381 421)  LC_2 Logic Functioning bit
 (47 5)  (389 421)  (389 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 7)  (357 423)  (357 423)  routing T_7_26.sp4_v_t_9 <X> T_7_26.lc_trk_g1_4
 (16 7)  (358 423)  (358 423)  routing T_7_26.sp4_v_t_9 <X> T_7_26.lc_trk_g1_4
 (17 7)  (359 423)  (359 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (12 8)  (354 424)  (354 424)  routing T_7_26.sp4_v_t_45 <X> T_7_26.sp4_h_r_8
 (10 9)  (352 425)  (352 425)  routing T_7_26.sp4_h_r_2 <X> T_7_26.sp4_v_b_7


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (0 2)  (396 418)  (396 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_6 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 418)  (411 418)  routing T_8_26.sp4_h_r_13 <X> T_8_26.lc_trk_g0_5
 (16 2)  (412 418)  (412 418)  routing T_8_26.sp4_h_r_13 <X> T_8_26.lc_trk_g0_5
 (17 2)  (413 418)  (413 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (414 418)  (414 418)  routing T_8_26.sp4_h_r_13 <X> T_8_26.lc_trk_g0_5
 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (27 4)  (423 420)  (423 420)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_5
 (28 4)  (424 420)  (424 420)  routing T_8_26.lc_trk_g3_0 <X> T_8_26.wire_bram/ram/WDATA_5
 (29 4)  (425 420)  (425 420)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (41 4)  (437 420)  (437 420)  Enable bit of Mux _out_links/OutMuxb_2 => wire_bram/ram/RDATA_5 sp4_r_v_b_37
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (7 5)  (403 421)  (403 421)  Cascade bit: MEMT_LC01_inmux00_bram_cbit_4

 (7 7)  (403 423)  (403 423)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (12 8)  (408 424)  (408 424)  routing T_8_26.sp4_v_t_45 <X> T_8_26.sp4_h_r_8
 (8 11)  (404 427)  (404 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (9 11)  (405 427)  (405 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (10 11)  (406 427)  (406 427)  routing T_8_26.sp4_h_r_1 <X> T_8_26.sp4_v_t_42
 (9 12)  (405 428)  (405 428)  routing T_8_26.sp4_v_t_47 <X> T_8_26.sp4_h_r_10
 (22 12)  (418 428)  (418 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (419 428)  (419 428)  routing T_8_26.sp4_h_r_27 <X> T_8_26.lc_trk_g3_3
 (24 12)  (420 428)  (420 428)  routing T_8_26.sp4_h_r_27 <X> T_8_26.lc_trk_g3_3
 (29 12)  (425 428)  (425 428)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_5 wire_bram/ram/WDATA_1
 (30 12)  (426 428)  (426 428)  routing T_8_26.lc_trk_g0_5 <X> T_8_26.wire_bram/ram/WDATA_1
 (37 12)  (433 428)  (433 428)  Enable bit of Mux _out_links/OutMux4_6 => wire_bram/ram/RDATA_1 sp12_h_l_3
 (14 13)  (410 429)  (410 429)  routing T_8_26.sp4_h_l_13 <X> T_8_26.lc_trk_g3_0
 (15 13)  (411 429)  (411 429)  routing T_8_26.sp4_h_l_13 <X> T_8_26.lc_trk_g3_0
 (16 13)  (412 429)  (412 429)  routing T_8_26.sp4_h_l_13 <X> T_8_26.lc_trk_g3_0
 (17 13)  (413 429)  (413 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (21 13)  (417 429)  (417 429)  routing T_8_26.sp4_h_r_27 <X> T_8_26.lc_trk_g3_3
 (0 14)  (396 430)  (396 430)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (16 14)  (412 430)  (412 430)  routing T_8_26.sp4_v_b_37 <X> T_8_26.lc_trk_g3_5
 (17 14)  (413 430)  (413 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (414 430)  (414 430)  routing T_8_26.sp4_v_b_37 <X> T_8_26.lc_trk_g3_5
 (0 15)  (396 431)  (396 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g3_5 <X> T_8_26.wire_bram/ram/WE
 (18 15)  (414 431)  (414 431)  routing T_8_26.sp4_v_b_37 <X> T_8_26.lc_trk_g3_5


LogicTile_9_26

 (6 0)  (444 416)  (444 416)  routing T_9_26.sp4_h_r_7 <X> T_9_26.sp4_v_b_0
 (0 2)  (438 418)  (438 418)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (1 2)  (439 418)  (439 418)  routing T_9_26.glb_netwk_6 <X> T_9_26.wire_logic_cluster/lc_7/clk
 (2 2)  (440 418)  (440 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (442 418)  (442 418)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37
 (11 2)  (449 418)  (449 418)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_v_t_39
 (13 2)  (451 418)  (451 418)  routing T_9_26.sp4_v_b_6 <X> T_9_26.sp4_v_t_39
 (17 2)  (455 418)  (455 418)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 418)  (456 418)  routing T_9_26.wire_logic_cluster/lc_5/out <X> T_9_26.lc_trk_g0_5
 (22 2)  (460 418)  (460 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (461 418)  (461 418)  routing T_9_26.sp4_h_r_7 <X> T_9_26.lc_trk_g0_7
 (24 2)  (462 418)  (462 418)  routing T_9_26.sp4_h_r_7 <X> T_9_26.lc_trk_g0_7
 (5 3)  (443 419)  (443 419)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_37
 (21 3)  (459 419)  (459 419)  routing T_9_26.sp4_h_r_7 <X> T_9_26.lc_trk_g0_7
 (17 4)  (455 420)  (455 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (464 420)  (464 420)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 420)  (466 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 420)  (467 420)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 420)  (468 420)  routing T_9_26.lc_trk_g2_5 <X> T_9_26.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 420)  (469 420)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 420)  (470 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 420)  (471 420)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 420)  (473 420)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.input_2_2
 (37 4)  (475 420)  (475 420)  LC_2 Logic Functioning bit
 (39 4)  (477 420)  (477 420)  LC_2 Logic Functioning bit
 (40 4)  (478 420)  (478 420)  LC_2 Logic Functioning bit
 (41 4)  (479 420)  (479 420)  LC_2 Logic Functioning bit
 (42 4)  (480 420)  (480 420)  LC_2 Logic Functioning bit
 (26 5)  (464 421)  (464 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 421)  (465 421)  routing T_9_26.lc_trk_g1_7 <X> T_9_26.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 421)  (467 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 421)  (469 421)  routing T_9_26.lc_trk_g2_7 <X> T_9_26.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 421)  (470 421)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (472 421)  (472 421)  routing T_9_26.lc_trk_g1_5 <X> T_9_26.input_2_2
 (38 5)  (476 421)  (476 421)  LC_2 Logic Functioning bit
 (41 5)  (479 421)  (479 421)  LC_2 Logic Functioning bit
 (42 5)  (480 421)  (480 421)  LC_2 Logic Functioning bit
 (52 5)  (490 421)  (490 421)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (13 6)  (451 422)  (451 422)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_t_40
 (15 6)  (453 422)  (453 422)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g1_5
 (16 6)  (454 422)  (454 422)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g1_5
 (17 6)  (455 422)  (455 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (456 422)  (456 422)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g1_5
 (21 6)  (459 422)  (459 422)  routing T_9_26.sp4_h_l_10 <X> T_9_26.lc_trk_g1_7
 (22 6)  (460 422)  (460 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 422)  (461 422)  routing T_9_26.sp4_h_l_10 <X> T_9_26.lc_trk_g1_7
 (24 6)  (462 422)  (462 422)  routing T_9_26.sp4_h_l_10 <X> T_9_26.lc_trk_g1_7
 (12 7)  (450 423)  (450 423)  routing T_9_26.sp4_h_r_5 <X> T_9_26.sp4_v_t_40
 (18 7)  (456 423)  (456 423)  routing T_9_26.sp4_h_r_21 <X> T_9_26.lc_trk_g1_5
 (21 7)  (459 423)  (459 423)  routing T_9_26.sp4_h_l_10 <X> T_9_26.lc_trk_g1_7
 (4 10)  (442 426)  (442 426)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43
 (6 10)  (444 426)  (444 426)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43
 (15 10)  (453 426)  (453 426)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g2_5
 (16 10)  (454 426)  (454 426)  routing T_9_26.sp4_v_t_32 <X> T_9_26.lc_trk_g2_5
 (17 10)  (455 426)  (455 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (460 426)  (460 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (461 426)  (461 426)  routing T_9_26.sp4_v_b_47 <X> T_9_26.lc_trk_g2_7
 (24 10)  (462 426)  (462 426)  routing T_9_26.sp4_v_b_47 <X> T_9_26.lc_trk_g2_7
 (26 10)  (464 426)  (464 426)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 426)  (465 426)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 426)  (466 426)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 426)  (467 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 426)  (470 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 426)  (472 426)  routing T_9_26.lc_trk_g1_1 <X> T_9_26.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 426)  (473 426)  routing T_9_26.lc_trk_g0_5 <X> T_9_26.input_2_5
 (42 10)  (480 426)  (480 426)  LC_5 Logic Functioning bit
 (43 10)  (481 426)  (481 426)  LC_5 Logic Functioning bit
 (45 10)  (483 426)  (483 426)  LC_5 Logic Functioning bit
 (46 10)  (484 426)  (484 426)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (490 426)  (490 426)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (5 11)  (443 427)  (443 427)  routing T_9_26.sp4_h_r_0 <X> T_9_26.sp4_v_t_43
 (26 11)  (464 427)  (464 427)  routing T_9_26.lc_trk_g0_7 <X> T_9_26.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 427)  (467 427)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 427)  (470 427)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 427)  (474 427)  LC_5 Logic Functioning bit
 (38 11)  (476 427)  (476 427)  LC_5 Logic Functioning bit
 (42 11)  (480 427)  (480 427)  LC_5 Logic Functioning bit
 (43 11)  (481 427)  (481 427)  LC_5 Logic Functioning bit
 (15 12)  (453 428)  (453 428)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (16 12)  (454 428)  (454 428)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (456 429)  (456 429)  routing T_9_26.sp4_h_r_25 <X> T_9_26.lc_trk_g3_1
 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_v_b_1 <X> T_9_26.sp12_v_t_22


LogicTile_10_26

 (27 0)  (519 416)  (519 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 416)  (520 416)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 416)  (521 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 416)  (523 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 416)  (524 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 416)  (525 416)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_0/in_3
 (39 0)  (531 416)  (531 416)  LC_0 Logic Functioning bit
 (40 0)  (532 416)  (532 416)  LC_0 Logic Functioning bit
 (41 0)  (533 416)  (533 416)  LC_0 Logic Functioning bit
 (48 0)  (540 416)  (540 416)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (518 417)  (518 417)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 417)  (520 417)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 417)  (521 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 417)  (524 417)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (525 417)  (525 417)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.input_2_0
 (36 1)  (528 417)  (528 417)  LC_0 Logic Functioning bit
 (37 1)  (529 417)  (529 417)  LC_0 Logic Functioning bit
 (38 1)  (530 417)  (530 417)  LC_0 Logic Functioning bit
 (40 1)  (532 417)  (532 417)  LC_0 Logic Functioning bit
 (42 1)  (534 417)  (534 417)  LC_0 Logic Functioning bit
 (6 3)  (498 419)  (498 419)  routing T_10_26.sp4_h_r_0 <X> T_10_26.sp4_h_l_37
 (5 6)  (497 422)  (497 422)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_h_l_38
 (26 6)  (518 422)  (518 422)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 422)  (520 422)  routing T_10_26.lc_trk_g2_0 <X> T_10_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 422)  (521 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 422)  (524 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 422)  (525 422)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (39 6)  (531 422)  (531 422)  LC_3 Logic Functioning bit
 (40 6)  (532 422)  (532 422)  LC_3 Logic Functioning bit
 (41 6)  (533 422)  (533 422)  LC_3 Logic Functioning bit
 (43 6)  (535 422)  (535 422)  LC_3 Logic Functioning bit
 (48 6)  (540 422)  (540 422)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (520 423)  (520 423)  routing T_10_26.lc_trk_g2_5 <X> T_10_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 423)  (521 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 423)  (523 423)  routing T_10_26.lc_trk_g2_2 <X> T_10_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 423)  (524 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (525 423)  (525 423)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.input_2_3
 (34 7)  (526 423)  (526 423)  routing T_10_26.lc_trk_g3_0 <X> T_10_26.input_2_3
 (39 7)  (531 423)  (531 423)  LC_3 Logic Functioning bit
 (40 7)  (532 423)  (532 423)  LC_3 Logic Functioning bit
 (41 7)  (533 423)  (533 423)  LC_3 Logic Functioning bit
 (42 7)  (534 423)  (534 423)  LC_3 Logic Functioning bit
 (43 7)  (535 423)  (535 423)  LC_3 Logic Functioning bit
 (14 8)  (506 424)  (506 424)  routing T_10_26.sp4_h_l_21 <X> T_10_26.lc_trk_g2_0
 (25 8)  (517 424)  (517 424)  routing T_10_26.sp4_h_r_34 <X> T_10_26.lc_trk_g2_2
 (15 9)  (507 425)  (507 425)  routing T_10_26.sp4_h_l_21 <X> T_10_26.lc_trk_g2_0
 (16 9)  (508 425)  (508 425)  routing T_10_26.sp4_h_l_21 <X> T_10_26.lc_trk_g2_0
 (17 9)  (509 425)  (509 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (514 425)  (514 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 425)  (515 425)  routing T_10_26.sp4_h_r_34 <X> T_10_26.lc_trk_g2_2
 (24 9)  (516 425)  (516 425)  routing T_10_26.sp4_h_r_34 <X> T_10_26.lc_trk_g2_2
 (6 10)  (498 426)  (498 426)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_v_t_43
 (15 10)  (507 426)  (507 426)  routing T_10_26.sp4_h_r_45 <X> T_10_26.lc_trk_g2_5
 (16 10)  (508 426)  (508 426)  routing T_10_26.sp4_h_r_45 <X> T_10_26.lc_trk_g2_5
 (17 10)  (509 426)  (509 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (510 426)  (510 426)  routing T_10_26.sp4_h_r_45 <X> T_10_26.lc_trk_g2_5
 (5 11)  (497 427)  (497 427)  routing T_10_26.sp4_v_b_3 <X> T_10_26.sp4_v_t_43
 (18 11)  (510 427)  (510 427)  routing T_10_26.sp4_h_r_45 <X> T_10_26.lc_trk_g2_5
 (16 13)  (508 429)  (508 429)  routing T_10_26.sp12_v_b_8 <X> T_10_26.lc_trk_g3_0
 (17 13)  (509 429)  (509 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_11_26

 (8 1)  (554 417)  (554 417)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_v_b_1
 (22 1)  (568 417)  (568 417)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 417)  (570 417)  routing T_11_26.bot_op_2 <X> T_11_26.lc_trk_g0_2
 (5 2)  (551 418)  (551 418)  routing T_11_26.sp4_v_b_0 <X> T_11_26.sp4_h_l_37
 (8 2)  (554 418)  (554 418)  routing T_11_26.sp4_h_r_1 <X> T_11_26.sp4_h_l_36
 (14 2)  (560 418)  (560 418)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (21 2)  (567 418)  (567 418)  routing T_11_26.sp4_h_l_2 <X> T_11_26.lc_trk_g0_7
 (22 2)  (568 418)  (568 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 418)  (569 418)  routing T_11_26.sp4_h_l_2 <X> T_11_26.lc_trk_g0_7
 (24 2)  (570 418)  (570 418)  routing T_11_26.sp4_h_l_2 <X> T_11_26.lc_trk_g0_7
 (14 3)  (560 419)  (560 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (16 3)  (562 419)  (562 419)  routing T_11_26.sp4_v_t_1 <X> T_11_26.lc_trk_g0_4
 (17 3)  (563 419)  (563 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (572 420)  (572 420)  routing T_11_26.lc_trk_g0_4 <X> T_11_26.wire_logic_cluster/lc_2/in_0
 (31 4)  (577 420)  (577 420)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 420)  (578 420)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 420)  (582 420)  LC_2 Logic Functioning bit
 (38 4)  (584 420)  (584 420)  LC_2 Logic Functioning bit
 (29 5)  (575 421)  (575 421)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 421)  (577 421)  routing T_11_26.lc_trk_g0_7 <X> T_11_26.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 421)  (583 421)  LC_2 Logic Functioning bit
 (39 5)  (585 421)  (585 421)  LC_2 Logic Functioning bit
 (47 5)  (593 421)  (593 421)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (13 8)  (559 424)  (559 424)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_v_b_8
 (16 8)  (562 424)  (562 424)  routing T_11_26.sp12_v_t_6 <X> T_11_26.lc_trk_g2_1
 (17 8)  (563 424)  (563 424)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (26 8)  (572 424)  (572 424)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 424)  (573 424)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 424)  (574 424)  routing T_11_26.lc_trk_g3_0 <X> T_11_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 424)  (575 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 424)  (578 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 424)  (579 424)  routing T_11_26.lc_trk_g2_1 <X> T_11_26.wire_logic_cluster/lc_4/in_3
 (41 8)  (587 424)  (587 424)  LC_4 Logic Functioning bit
 (43 8)  (589 424)  (589 424)  LC_4 Logic Functioning bit
 (51 8)  (597 424)  (597 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (558 425)  (558 425)  routing T_11_26.sp4_h_l_45 <X> T_11_26.sp4_v_b_8
 (26 9)  (572 425)  (572 425)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 425)  (574 425)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 425)  (575 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 425)  (583 425)  LC_4 Logic Functioning bit
 (39 9)  (585 425)  (585 425)  LC_4 Logic Functioning bit
 (25 10)  (571 426)  (571 426)  routing T_11_26.rgt_op_6 <X> T_11_26.lc_trk_g2_6
 (29 10)  (575 426)  (575 426)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 426)  (577 426)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 426)  (578 426)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 426)  (579 426)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 426)  (583 426)  LC_5 Logic Functioning bit
 (39 10)  (585 426)  (585 426)  LC_5 Logic Functioning bit
 (22 11)  (568 427)  (568 427)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 427)  (570 427)  routing T_11_26.rgt_op_6 <X> T_11_26.lc_trk_g2_6
 (30 11)  (576 427)  (576 427)  routing T_11_26.lc_trk_g0_2 <X> T_11_26.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 427)  (577 427)  routing T_11_26.lc_trk_g2_6 <X> T_11_26.wire_logic_cluster/lc_5/in_3
 (37 11)  (583 427)  (583 427)  LC_5 Logic Functioning bit
 (39 11)  (585 427)  (585 427)  LC_5 Logic Functioning bit
 (53 11)  (599 427)  (599 427)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (560 428)  (560 428)  routing T_11_26.sp4_v_b_24 <X> T_11_26.lc_trk_g3_0
 (16 13)  (562 429)  (562 429)  routing T_11_26.sp4_v_b_24 <X> T_11_26.lc_trk_g3_0
 (17 13)  (563 429)  (563 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_12_26

 (21 6)  (621 422)  (621 422)  routing T_12_26.sp4_v_b_7 <X> T_12_26.lc_trk_g1_7
 (22 6)  (622 422)  (622 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (623 422)  (623 422)  routing T_12_26.sp4_v_b_7 <X> T_12_26.lc_trk_g1_7
 (21 8)  (621 424)  (621 424)  routing T_12_26.sp12_v_t_0 <X> T_12_26.lc_trk_g2_3
 (22 8)  (622 424)  (622 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 424)  (624 424)  routing T_12_26.sp12_v_t_0 <X> T_12_26.lc_trk_g2_3
 (16 9)  (616 425)  (616 425)  routing T_12_26.sp12_v_b_8 <X> T_12_26.lc_trk_g2_0
 (17 9)  (617 425)  (617 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (621 425)  (621 425)  routing T_12_26.sp12_v_t_0 <X> T_12_26.lc_trk_g2_3
 (4 10)  (604 426)  (604 426)  routing T_12_26.sp4_v_b_6 <X> T_12_26.sp4_v_t_43
 (15 10)  (615 426)  (615 426)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g2_5
 (17 10)  (617 426)  (617 426)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (618 426)  (618 426)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g2_5
 (18 11)  (618 427)  (618 427)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g2_5
 (28 12)  (628 428)  (628 428)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 428)  (629 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 428)  (630 428)  routing T_12_26.lc_trk_g2_5 <X> T_12_26.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 428)  (632 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 428)  (633 428)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 428)  (635 428)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.input_2_6
 (37 12)  (637 428)  (637 428)  LC_6 Logic Functioning bit
 (51 12)  (651 428)  (651 428)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (628 429)  (628 429)  routing T_12_26.lc_trk_g2_0 <X> T_12_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 429)  (629 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 429)  (631 429)  routing T_12_26.lc_trk_g2_3 <X> T_12_26.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 429)  (632 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 429)  (634 429)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.input_2_6
 (35 13)  (635 429)  (635 429)  routing T_12_26.lc_trk_g1_7 <X> T_12_26.input_2_6
 (36 13)  (636 429)  (636 429)  LC_6 Logic Functioning bit
 (43 13)  (643 429)  (643 429)  LC_6 Logic Functioning bit
 (46 13)  (646 429)  (646 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (651 429)  (651 429)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (4 14)  (604 430)  (604 430)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_v_t_44
 (6 14)  (606 430)  (606 430)  routing T_12_26.sp4_v_b_1 <X> T_12_26.sp4_v_t_44


LogicTile_13_26

 (5 2)  (659 418)  (659 418)  routing T_13_26.sp4_v_b_0 <X> T_13_26.sp4_h_l_37
 (9 5)  (663 421)  (663 421)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_4
 (19 5)  (673 421)  (673 421)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (12 6)  (666 422)  (666 422)  routing T_13_26.sp4_v_b_5 <X> T_13_26.sp4_h_l_40
 (10 10)  (664 426)  (664 426)  routing T_13_26.sp4_v_b_2 <X> T_13_26.sp4_h_l_42


LogicTile_14_26

 (4 3)  (712 419)  (712 419)  routing T_14_26.sp4_v_b_7 <X> T_14_26.sp4_h_l_37
 (13 3)  (721 419)  (721 419)  routing T_14_26.sp4_v_b_9 <X> T_14_26.sp4_h_l_39
 (6 4)  (714 420)  (714 420)  routing T_14_26.sp4_v_t_37 <X> T_14_26.sp4_v_b_3
 (11 4)  (719 420)  (719 420)  routing T_14_26.sp4_v_t_44 <X> T_14_26.sp4_v_b_5
 (13 4)  (721 420)  (721 420)  routing T_14_26.sp4_v_t_44 <X> T_14_26.sp4_v_b_5
 (5 5)  (713 421)  (713 421)  routing T_14_26.sp4_v_t_37 <X> T_14_26.sp4_v_b_3


LogicTile_15_26

 (8 1)  (770 417)  (770 417)  routing T_15_26.sp4_h_l_36 <X> T_15_26.sp4_v_b_1
 (9 1)  (771 417)  (771 417)  routing T_15_26.sp4_h_l_36 <X> T_15_26.sp4_v_b_1
 (3 12)  (765 428)  (765 428)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1
 (3 13)  (765 429)  (765 429)  routing T_15_26.sp12_v_b_1 <X> T_15_26.sp12_h_r_1


LogicTile_16_26

 (2 12)  (818 428)  (818 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_26

 (21 0)  (949 416)  (949 416)  routing T_18_26.bnr_op_3 <X> T_18_26.lc_trk_g0_3
 (22 0)  (950 416)  (950 416)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (949 417)  (949 417)  routing T_18_26.bnr_op_3 <X> T_18_26.lc_trk_g0_3
 (16 2)  (944 418)  (944 418)  routing T_18_26.sp4_v_b_5 <X> T_18_26.lc_trk_g0_5
 (17 2)  (945 418)  (945 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (946 418)  (946 418)  routing T_18_26.sp4_v_b_5 <X> T_18_26.lc_trk_g0_5
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 422)  (959 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 422)  (962 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 422)  (963 422)  routing T_18_26.lc_trk_g0_5 <X> T_18_26.input_2_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (39 6)  (967 422)  (967 422)  LC_3 Logic Functioning bit
 (41 6)  (969 422)  (969 422)  LC_3 Logic Functioning bit
 (43 6)  (971 422)  (971 422)  LC_3 Logic Functioning bit
 (53 6)  (981 422)  (981 422)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (954 423)  (954 423)  routing T_18_26.lc_trk_g0_3 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (41 7)  (969 423)  (969 423)  LC_3 Logic Functioning bit
 (42 7)  (970 423)  (970 423)  LC_3 Logic Functioning bit
 (43 7)  (971 423)  (971 423)  LC_3 Logic Functioning bit
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 425)  (951 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (24 9)  (952 425)  (952 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (25 9)  (953 425)  (953 425)  routing T_18_26.sp4_h_l_15 <X> T_18_26.lc_trk_g2_2
 (22 14)  (950 430)  (950 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 431)  (949 431)  routing T_18_26.sp4_r_v_b_47 <X> T_18_26.lc_trk_g3_7


LogicTile_19_26

 (10 7)  (992 423)  (992 423)  routing T_19_26.sp4_h_l_46 <X> T_19_26.sp4_v_t_41


LogicTile_20_26

 (12 2)  (1048 418)  (1048 418)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_l_39


LogicTile_21_26

 (6 8)  (1096 424)  (1096 424)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_6
 (5 9)  (1095 425)  (1095 425)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_6
 (11 12)  (1101 428)  (1101 428)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_11
 (13 12)  (1103 428)  (1103 428)  routing T_21_26.sp4_v_t_38 <X> T_21_26.sp4_v_b_11


LogicTile_23_26

 (3 6)  (1201 422)  (1201 422)  routing T_23_26.sp12_v_b_0 <X> T_23_26.sp12_v_t_23


LogicTile_24_26

 (3 6)  (1255 422)  (1255 422)  routing T_24_26.sp12_v_b_0 <X> T_24_26.sp12_v_t_23
 (8 8)  (1260 424)  (1260 424)  routing T_24_26.sp4_v_b_7 <X> T_24_26.sp4_h_r_7
 (9 8)  (1261 424)  (1261 424)  routing T_24_26.sp4_v_b_7 <X> T_24_26.sp4_h_r_7


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (24 1)  (1330 417)  (1330 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (9 5)  (1315 421)  (1315 421)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_4
 (10 5)  (1316 421)  (1316 421)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_4
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 423)  (1324 423)  routing T_25_26.sp4_r_v_b_29 <X> T_25_26.lc_trk_g1_5
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 424)  (1336 424)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g3_6 <X> T_25_26.wire_bram/ram/WDATA_3
 (39 9)  (1345 425)  (1345 425)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 431)  (1306 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.wire_bram/ram/WE
 (22 15)  (1328 431)  (1328 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_26_26

 (4 14)  (1352 430)  (1352 430)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_44
 (6 14)  (1354 430)  (1354 430)  routing T_26_26.sp4_v_b_1 <X> T_26_26.sp4_v_t_44


LogicTile_27_26

 (19 10)  (1421 426)  (1421 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 15)  (1405 431)  (1405 431)  routing T_27_26.sp12_h_l_22 <X> T_27_26.sp12_v_t_22


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 410)  (11 410)  routing T_0_25.span12_horz_19 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (8 11)  (9 411)  (9 411)  routing T_0_25.span12_horz_19 <X> T_0_25.lc_trk_g1_3


LogicTile_1_25



LogicTile_2_25

 (3 14)  (75 414)  (75 414)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22
 (3 15)  (75 415)  (75 415)  routing T_2_25.sp12_h_r_1 <X> T_2_25.sp12_v_t_22


LogicTile_3_25

 (3 2)  (129 402)  (129 402)  routing T_3_25.sp12_h_r_0 <X> T_3_25.sp12_h_l_23
 (3 3)  (129 403)  (129 403)  routing T_3_25.sp12_h_r_0 <X> T_3_25.sp12_h_l_23


LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25

 (31 0)  (373 400)  (373 400)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 400)  (374 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (378 400)  (378 400)  LC_0 Logic Functioning bit
 (38 0)  (380 400)  (380 400)  LC_0 Logic Functioning bit
 (47 0)  (389 400)  (389 400)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (364 401)  (364 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 401)  (365 401)  routing T_7_25.sp4_v_b_18 <X> T_7_25.lc_trk_g0_2
 (24 1)  (366 401)  (366 401)  routing T_7_25.sp4_v_b_18 <X> T_7_25.lc_trk_g0_2
 (26 1)  (368 401)  (368 401)  routing T_7_25.lc_trk_g0_2 <X> T_7_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 401)  (371 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 401)  (373 401)  routing T_7_25.lc_trk_g0_7 <X> T_7_25.wire_logic_cluster/lc_0/in_3
 (37 1)  (379 401)  (379 401)  LC_0 Logic Functioning bit
 (39 1)  (381 401)  (381 401)  LC_0 Logic Functioning bit
 (22 2)  (364 402)  (364 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (365 402)  (365 402)  routing T_7_25.sp4_h_r_7 <X> T_7_25.lc_trk_g0_7
 (24 2)  (366 402)  (366 402)  routing T_7_25.sp4_h_r_7 <X> T_7_25.lc_trk_g0_7
 (21 3)  (363 403)  (363 403)  routing T_7_25.sp4_h_r_7 <X> T_7_25.lc_trk_g0_7


RAM_Tile_8_25

 (9 0)  (405 400)  (405 400)  routing T_8_25.sp4_v_t_36 <X> T_8_25.sp4_h_r_1
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 402)  (396 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_6 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (400 402)  (400 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_37
 (6 2)  (402 402)  (402 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_37
 (14 2)  (410 402)  (410 402)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (16 3)  (412 403)  (412 403)  routing T_8_25.sp4_v_b_4 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (3 4)  (399 404)  (399 404)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_h_r_0
 (27 4)  (423 404)  (423 404)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (28 4)  (424 404)  (424 404)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (29 4)  (425 404)  (425 404)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_2 wire_bram/ram/WDATA_13
 (30 5)  (426 405)  (426 405)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.wire_bram/ram/WDATA_13
 (39 5)  (435 405)  (435 405)  Enable bit of Mux _out_links/OutMux1_2 => wire_bram/ram/RDATA_13 sp4_v_b_20
 (13 6)  (409 406)  (409 406)  routing T_8_25.sp4_h_r_5 <X> T_8_25.sp4_v_t_40
 (9 7)  (405 407)  (405 407)  routing T_8_25.sp4_v_b_4 <X> T_8_25.sp4_v_t_41
 (12 7)  (408 407)  (408 407)  routing T_8_25.sp4_h_r_5 <X> T_8_25.sp4_v_t_40
 (17 8)  (413 408)  (413 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (13 9)  (409 409)  (409 409)  routing T_8_25.sp4_v_t_38 <X> T_8_25.sp4_h_r_8
 (28 12)  (424 412)  (424 412)  routing T_8_25.lc_trk_g2_1 <X> T_8_25.wire_bram/ram/WDATA_9
 (29 12)  (425 412)  (425 412)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_9
 (38 12)  (434 412)  (434 412)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (421 413)  (421 413)  routing T_8_25.sp4_r_v_b_42 <X> T_8_25.lc_trk_g3_2
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 414)  (400 414)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_44
 (6 14)  (402 414)  (402 414)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_44
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.wire_bram/ram/RE
 (7 15)  (403 415)  (403 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_25

 (3 0)  (441 400)  (441 400)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_b_0
 (14 0)  (452 400)  (452 400)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (17 0)  (455 400)  (455 400)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 400)  (456 400)  routing T_9_25.wire_logic_cluster/lc_1/out <X> T_9_25.lc_trk_g0_1
 (27 0)  (465 400)  (465 400)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 400)  (466 400)  routing T_9_25.lc_trk_g3_0 <X> T_9_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 400)  (467 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 400)  (470 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 400)  (475 400)  LC_0 Logic Functioning bit
 (39 0)  (477 400)  (477 400)  LC_0 Logic Functioning bit
 (44 0)  (482 400)  (482 400)  LC_0 Logic Functioning bit
 (45 0)  (483 400)  (483 400)  LC_0 Logic Functioning bit
 (46 0)  (484 400)  (484 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (441 401)  (441 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.sp12_v_b_0
 (14 1)  (452 401)  (452 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (15 1)  (453 401)  (453 401)  routing T_9_25.sp12_h_r_0 <X> T_9_25.lc_trk_g0_0
 (17 1)  (455 401)  (455 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (29 1)  (467 401)  (467 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 401)  (479 401)  LC_0 Logic Functioning bit
 (43 1)  (481 401)  (481 401)  LC_0 Logic Functioning bit
 (49 1)  (487 401)  (487 401)  Carry_In_Mux bit 

 (0 2)  (438 402)  (438 402)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (1 2)  (439 402)  (439 402)  routing T_9_25.glb_netwk_6 <X> T_9_25.wire_logic_cluster/lc_7/clk
 (2 2)  (440 402)  (440 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (449 402)  (449 402)  routing T_9_25.sp4_v_b_6 <X> T_9_25.sp4_v_t_39
 (13 2)  (451 402)  (451 402)  routing T_9_25.sp4_v_b_6 <X> T_9_25.sp4_v_t_39
 (29 2)  (467 402)  (467 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 402)  (470 402)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 402)  (475 402)  LC_1 Logic Functioning bit
 (39 2)  (477 402)  (477 402)  LC_1 Logic Functioning bit
 (45 2)  (483 402)  (483 402)  LC_1 Logic Functioning bit
 (9 3)  (447 403)  (447 403)  routing T_9_25.sp4_v_b_5 <X> T_9_25.sp4_v_t_36
 (10 3)  (448 403)  (448 403)  routing T_9_25.sp4_v_b_5 <X> T_9_25.sp4_v_t_36
 (29 3)  (467 403)  (467 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (478 403)  (478 403)  LC_1 Logic Functioning bit
 (42 3)  (480 403)  (480 403)  LC_1 Logic Functioning bit
 (51 3)  (489 403)  (489 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (4 6)  (442 406)  (442 406)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_v_t_38
 (5 7)  (443 407)  (443 407)  routing T_9_25.sp4_h_r_3 <X> T_9_25.sp4_v_t_38
 (14 12)  (452 412)  (452 412)  routing T_9_25.wire_logic_cluster/lc_0/out <X> T_9_25.lc_trk_g3_0
 (7 13)  (445 413)  (445 413)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (455 413)  (455 413)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (438 414)  (438 414)  routing T_9_25.glb_netwk_4 <X> T_9_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 414)  (439 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (445 415)  (445 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_25

 (0 2)  (492 402)  (492 402)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (1 2)  (493 402)  (493 402)  routing T_10_25.glb_netwk_6 <X> T_10_25.wire_logic_cluster/lc_7/clk
 (2 2)  (494 402)  (494 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 402)  (506 402)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (27 2)  (519 402)  (519 402)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 402)  (520 402)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 402)  (521 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 402)  (523 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 402)  (524 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 402)  (525 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 402)  (526 402)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_1/in_3
 (39 2)  (531 402)  (531 402)  LC_1 Logic Functioning bit
 (40 2)  (532 402)  (532 402)  LC_1 Logic Functioning bit
 (14 3)  (506 403)  (506 403)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (16 3)  (508 403)  (508 403)  routing T_10_25.sp4_v_t_1 <X> T_10_25.lc_trk_g0_4
 (17 3)  (509 403)  (509 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (27 3)  (519 403)  (519 403)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 403)  (520 403)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 403)  (521 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 403)  (522 403)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 403)  (524 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 403)  (525 403)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.input_2_1
 (36 3)  (528 403)  (528 403)  LC_1 Logic Functioning bit
 (38 3)  (530 403)  (530 403)  LC_1 Logic Functioning bit
 (39 3)  (531 403)  (531 403)  LC_1 Logic Functioning bit
 (41 3)  (533 403)  (533 403)  LC_1 Logic Functioning bit
 (42 3)  (534 403)  (534 403)  LC_1 Logic Functioning bit
 (26 4)  (518 404)  (518 404)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 404)  (519 404)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 404)  (520 404)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 404)  (521 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 404)  (522 404)  routing T_10_25.lc_trk_g3_4 <X> T_10_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 404)  (524 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 404)  (525 404)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 404)  (526 404)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 404)  (529 404)  LC_2 Logic Functioning bit
 (39 4)  (531 404)  (531 404)  LC_2 Logic Functioning bit
 (45 4)  (537 404)  (537 404)  LC_2 Logic Functioning bit
 (50 4)  (542 404)  (542 404)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (521 405)  (521 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 405)  (523 405)  routing T_10_25.lc_trk_g3_2 <X> T_10_25.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 405)  (528 405)  LC_2 Logic Functioning bit
 (38 5)  (530 405)  (530 405)  LC_2 Logic Functioning bit
 (39 5)  (531 405)  (531 405)  LC_2 Logic Functioning bit
 (40 5)  (532 405)  (532 405)  LC_2 Logic Functioning bit
 (51 5)  (543 405)  (543 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (517 406)  (517 406)  routing T_10_25.sp4_v_t_3 <X> T_10_25.lc_trk_g1_6
 (14 7)  (506 407)  (506 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (15 7)  (507 407)  (507 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (16 7)  (508 407)  (508 407)  routing T_10_25.sp4_h_r_4 <X> T_10_25.lc_trk_g1_4
 (17 7)  (509 407)  (509 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (514 407)  (514 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 407)  (515 407)  routing T_10_25.sp4_v_t_3 <X> T_10_25.lc_trk_g1_6
 (25 7)  (517 407)  (517 407)  routing T_10_25.sp4_v_t_3 <X> T_10_25.lc_trk_g1_6
 (6 8)  (498 408)  (498 408)  routing T_10_25.sp4_h_r_1 <X> T_10_25.sp4_v_b_6
 (15 8)  (507 408)  (507 408)  routing T_10_25.sp4_h_r_25 <X> T_10_25.lc_trk_g2_1
 (16 8)  (508 408)  (508 408)  routing T_10_25.sp4_h_r_25 <X> T_10_25.lc_trk_g2_1
 (17 8)  (509 408)  (509 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (518 408)  (518 408)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 408)  (520 408)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 408)  (521 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 408)  (524 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 408)  (525 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 408)  (526 408)  routing T_10_25.lc_trk_g3_0 <X> T_10_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 408)  (530 408)  LC_4 Logic Functioning bit
 (39 8)  (531 408)  (531 408)  LC_4 Logic Functioning bit
 (40 8)  (532 408)  (532 408)  LC_4 Logic Functioning bit
 (42 8)  (534 408)  (534 408)  LC_4 Logic Functioning bit
 (18 9)  (510 409)  (510 409)  routing T_10_25.sp4_h_r_25 <X> T_10_25.lc_trk_g2_1
 (27 9)  (519 409)  (519 409)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 409)  (520 409)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 409)  (521 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 409)  (524 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 409)  (525 409)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.input_2_4
 (34 9)  (526 409)  (526 409)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.input_2_4
 (35 9)  (527 409)  (527 409)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.input_2_4
 (36 9)  (528 409)  (528 409)  LC_4 Logic Functioning bit
 (39 9)  (531 409)  (531 409)  LC_4 Logic Functioning bit
 (40 9)  (532 409)  (532 409)  LC_4 Logic Functioning bit
 (41 9)  (533 409)  (533 409)  LC_4 Logic Functioning bit
 (17 10)  (509 410)  (509 410)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 410)  (510 410)  routing T_10_25.wire_logic_cluster/lc_5/out <X> T_10_25.lc_trk_g2_5
 (26 10)  (518 410)  (518 410)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 410)  (520 410)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 410)  (521 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 410)  (522 410)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 410)  (523 410)  routing T_10_25.lc_trk_g0_4 <X> T_10_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 410)  (524 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (531 410)  (531 410)  LC_5 Logic Functioning bit
 (41 10)  (533 410)  (533 410)  LC_5 Logic Functioning bit
 (43 10)  (535 410)  (535 410)  LC_5 Logic Functioning bit
 (45 10)  (537 410)  (537 410)  LC_5 Logic Functioning bit
 (50 10)  (542 410)  (542 410)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 411)  (514 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (520 411)  (520 411)  routing T_10_25.lc_trk_g2_5 <X> T_10_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 411)  (521 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 411)  (522 411)  routing T_10_25.lc_trk_g2_6 <X> T_10_25.wire_logic_cluster/lc_5/in_1
 (39 11)  (531 411)  (531 411)  LC_5 Logic Functioning bit
 (40 11)  (532 411)  (532 411)  LC_5 Logic Functioning bit
 (42 11)  (534 411)  (534 411)  LC_5 Logic Functioning bit
 (47 11)  (539 411)  (539 411)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (506 412)  (506 412)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (22 12)  (514 412)  (514 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (515 412)  (515 412)  routing T_10_25.sp12_v_b_11 <X> T_10_25.lc_trk_g3_3
 (25 12)  (517 412)  (517 412)  routing T_10_25.wire_logic_cluster/lc_2/out <X> T_10_25.lc_trk_g3_2
 (27 12)  (519 412)  (519 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 412)  (521 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 412)  (522 412)  routing T_10_25.lc_trk_g1_4 <X> T_10_25.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 412)  (523 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 412)  (524 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 412)  (526 412)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 412)  (528 412)  LC_6 Logic Functioning bit
 (38 12)  (530 412)  (530 412)  LC_6 Logic Functioning bit
 (15 13)  (507 413)  (507 413)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (16 13)  (508 413)  (508 413)  routing T_10_25.sp4_h_l_21 <X> T_10_25.lc_trk_g3_0
 (17 13)  (509 413)  (509 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (514 413)  (514 413)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (523 413)  (523 413)  routing T_10_25.lc_trk_g1_6 <X> T_10_25.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 413)  (528 413)  LC_6 Logic Functioning bit
 (38 13)  (530 413)  (530 413)  LC_6 Logic Functioning bit
 (52 13)  (544 413)  (544 413)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (509 414)  (509 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (519 414)  (519 414)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 414)  (520 414)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 414)  (521 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 414)  (523 414)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 414)  (524 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 414)  (525 414)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 414)  (526 414)  routing T_10_25.lc_trk_g3_5 <X> T_10_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 414)  (529 414)  LC_7 Logic Functioning bit
 (39 14)  (531 414)  (531 414)  LC_7 Logic Functioning bit
 (7 15)  (499 415)  (499 415)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (509 415)  (509 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (28 15)  (520 415)  (520 415)  routing T_10_25.lc_trk_g2_1 <X> T_10_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 415)  (521 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 415)  (522 415)  routing T_10_25.lc_trk_g3_3 <X> T_10_25.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 415)  (528 415)  LC_7 Logic Functioning bit
 (38 15)  (530 415)  (530 415)  LC_7 Logic Functioning bit
 (40 15)  (532 415)  (532 415)  LC_7 Logic Functioning bit
 (42 15)  (534 415)  (534 415)  LC_7 Logic Functioning bit
 (52 15)  (544 415)  (544 415)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_11_25

 (15 3)  (561 403)  (561 403)  routing T_11_25.bot_op_4 <X> T_11_25.lc_trk_g0_4
 (17 3)  (563 403)  (563 403)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 4)  (572 404)  (572 404)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 404)  (573 404)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 404)  (575 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 404)  (578 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 404)  (579 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 404)  (580 404)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 404)  (582 404)  LC_2 Logic Functioning bit
 (37 4)  (583 404)  (583 404)  LC_2 Logic Functioning bit
 (39 4)  (585 404)  (585 404)  LC_2 Logic Functioning bit
 (40 4)  (586 404)  (586 404)  LC_2 Logic Functioning bit
 (42 4)  (588 404)  (588 404)  LC_2 Logic Functioning bit
 (43 4)  (589 404)  (589 404)  LC_2 Logic Functioning bit
 (22 5)  (568 405)  (568 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (573 405)  (573 405)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 405)  (575 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 405)  (576 405)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 405)  (577 405)  routing T_11_25.lc_trk_g3_2 <X> T_11_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 405)  (578 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 405)  (579 405)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.input_2_2
 (34 5)  (580 405)  (580 405)  routing T_11_25.lc_trk_g3_1 <X> T_11_25.input_2_2
 (36 5)  (582 405)  (582 405)  LC_2 Logic Functioning bit
 (38 5)  (584 405)  (584 405)  LC_2 Logic Functioning bit
 (40 5)  (586 405)  (586 405)  LC_2 Logic Functioning bit
 (41 5)  (587 405)  (587 405)  LC_2 Logic Functioning bit
 (43 5)  (589 405)  (589 405)  LC_2 Logic Functioning bit
 (17 6)  (563 406)  (563 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 10)  (568 410)  (568 410)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (575 410)  (575 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 410)  (576 410)  routing T_11_25.lc_trk_g0_4 <X> T_11_25.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 410)  (577 410)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 410)  (578 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 410)  (580 410)  routing T_11_25.lc_trk_g1_5 <X> T_11_25.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 410)  (581 410)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.input_2_5
 (36 10)  (582 410)  (582 410)  LC_5 Logic Functioning bit
 (37 10)  (583 410)  (583 410)  LC_5 Logic Functioning bit
 (38 10)  (584 410)  (584 410)  LC_5 Logic Functioning bit
 (39 10)  (585 410)  (585 410)  LC_5 Logic Functioning bit
 (40 10)  (586 410)  (586 410)  LC_5 Logic Functioning bit
 (41 10)  (587 410)  (587 410)  LC_5 Logic Functioning bit
 (42 10)  (588 410)  (588 410)  LC_5 Logic Functioning bit
 (48 10)  (594 410)  (594 410)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (21 11)  (567 411)  (567 411)  routing T_11_25.sp4_r_v_b_39 <X> T_11_25.lc_trk_g2_7
 (22 11)  (568 411)  (568 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 411)  (571 411)  routing T_11_25.sp4_r_v_b_38 <X> T_11_25.lc_trk_g2_6
 (26 11)  (572 411)  (572 411)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 411)  (573 411)  routing T_11_25.lc_trk_g1_2 <X> T_11_25.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 411)  (575 411)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 411)  (578 411)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (579 411)  (579 411)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.input_2_5
 (35 11)  (581 411)  (581 411)  routing T_11_25.lc_trk_g2_7 <X> T_11_25.input_2_5
 (36 11)  (582 411)  (582 411)  LC_5 Logic Functioning bit
 (37 11)  (583 411)  (583 411)  LC_5 Logic Functioning bit
 (38 11)  (584 411)  (584 411)  LC_5 Logic Functioning bit
 (39 11)  (585 411)  (585 411)  LC_5 Logic Functioning bit
 (40 11)  (586 411)  (586 411)  LC_5 Logic Functioning bit
 (41 11)  (587 411)  (587 411)  LC_5 Logic Functioning bit
 (42 11)  (588 411)  (588 411)  LC_5 Logic Functioning bit
 (43 11)  (589 411)  (589 411)  LC_5 Logic Functioning bit
 (17 12)  (563 412)  (563 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 412)  (568 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 413)  (567 413)  routing T_11_25.sp4_r_v_b_43 <X> T_11_25.lc_trk_g3_3
 (22 13)  (568 413)  (568 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 413)  (571 413)  routing T_11_25.sp4_r_v_b_42 <X> T_11_25.lc_trk_g3_2
 (28 14)  (574 414)  (574 414)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 414)  (575 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 414)  (576 414)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 414)  (578 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 414)  (579 414)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 414)  (580 414)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 414)  (583 414)  LC_7 Logic Functioning bit
 (39 14)  (585 414)  (585 414)  LC_7 Logic Functioning bit
 (41 14)  (587 414)  (587 414)  LC_7 Logic Functioning bit
 (43 14)  (589 414)  (589 414)  LC_7 Logic Functioning bit
 (30 15)  (576 415)  (576 415)  routing T_11_25.lc_trk_g2_6 <X> T_11_25.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 415)  (577 415)  routing T_11_25.lc_trk_g3_3 <X> T_11_25.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 415)  (583 415)  LC_7 Logic Functioning bit
 (39 15)  (585 415)  (585 415)  LC_7 Logic Functioning bit
 (41 15)  (587 415)  (587 415)  LC_7 Logic Functioning bit
 (43 15)  (589 415)  (589 415)  LC_7 Logic Functioning bit
 (51 15)  (597 415)  (597 415)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_25

 (19 4)  (619 404)  (619 404)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_13_25

 (9 5)  (663 405)  (663 405)  routing T_13_25.sp4_v_t_41 <X> T_13_25.sp4_v_b_4
 (5 6)  (659 406)  (659 406)  routing T_13_25.sp4_h_r_0 <X> T_13_25.sp4_h_l_38
 (4 7)  (658 407)  (658 407)  routing T_13_25.sp4_h_r_0 <X> T_13_25.sp4_h_l_38
 (4 13)  (658 413)  (658 413)  routing T_13_25.sp4_v_t_41 <X> T_13_25.sp4_h_r_9


LogicTile_14_25

 (8 2)  (716 402)  (716 402)  routing T_14_25.sp4_h_r_5 <X> T_14_25.sp4_h_l_36
 (10 2)  (718 402)  (718 402)  routing T_14_25.sp4_h_r_5 <X> T_14_25.sp4_h_l_36
 (26 2)  (734 402)  (734 402)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 402)  (739 402)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 402)  (740 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 402)  (744 402)  LC_1 Logic Functioning bit
 (38 2)  (746 402)  (746 402)  LC_1 Logic Functioning bit
 (15 3)  (723 403)  (723 403)  routing T_14_25.sp4_v_t_9 <X> T_14_25.lc_trk_g0_4
 (16 3)  (724 403)  (724 403)  routing T_14_25.sp4_v_t_9 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (735 403)  (735 403)  routing T_14_25.lc_trk_g1_4 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (48 3)  (756 403)  (756 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 6)  (716 406)  (716 406)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_h_l_41
 (9 6)  (717 406)  (717 406)  routing T_14_25.sp4_v_t_41 <X> T_14_25.sp4_h_l_41
 (14 6)  (722 406)  (722 406)  routing T_14_25.sp4_h_l_9 <X> T_14_25.lc_trk_g1_4
 (14 7)  (722 407)  (722 407)  routing T_14_25.sp4_h_l_9 <X> T_14_25.lc_trk_g1_4
 (15 7)  (723 407)  (723 407)  routing T_14_25.sp4_h_l_9 <X> T_14_25.lc_trk_g1_4
 (16 7)  (724 407)  (724 407)  routing T_14_25.sp4_h_l_9 <X> T_14_25.lc_trk_g1_4
 (17 7)  (725 407)  (725 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4


LogicTile_15_25

 (3 0)  (765 400)  (765 400)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (3 1)  (765 401)  (765 401)  routing T_15_25.sp12_h_r_0 <X> T_15_25.sp12_v_b_0
 (7 13)  (769 413)  (769 413)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 415)  (769 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_25

 (6 14)  (822 414)  (822 414)  routing T_16_25.sp4_v_b_6 <X> T_16_25.sp4_v_t_44
 (5 15)  (821 415)  (821 415)  routing T_16_25.sp4_v_b_6 <X> T_16_25.sp4_v_t_44


LogicTile_17_25

 (5 2)  (879 402)  (879 402)  routing T_17_25.sp4_v_b_0 <X> T_17_25.sp4_h_l_37


LogicTile_18_25

 (2 0)  (930 400)  (930 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 1)  (943 401)  (943 401)  routing T_18_25.bot_op_0 <X> T_18_25.lc_trk_g0_0
 (17 1)  (945 401)  (945 401)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (25 4)  (953 404)  (953 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (10 5)  (938 405)  (938 405)  routing T_18_25.sp4_h_r_11 <X> T_18_25.sp4_v_b_4
 (22 5)  (950 405)  (950 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 405)  (951 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (25 5)  (953 405)  (953 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (946 406)  (946 406)  routing T_18_25.bnr_op_5 <X> T_18_25.lc_trk_g1_5
 (26 6)  (954 406)  (954 406)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 406)  (957 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 406)  (959 406)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 406)  (960 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 406)  (962 406)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 406)  (966 406)  LC_3 Logic Functioning bit
 (39 6)  (967 406)  (967 406)  LC_3 Logic Functioning bit
 (40 6)  (968 406)  (968 406)  LC_3 Logic Functioning bit
 (41 6)  (969 406)  (969 406)  LC_3 Logic Functioning bit
 (11 7)  (939 407)  (939 407)  routing T_18_25.sp4_h_r_5 <X> T_18_25.sp4_h_l_40
 (18 7)  (946 407)  (946 407)  routing T_18_25.bnr_op_5 <X> T_18_25.lc_trk_g1_5
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 407)  (951 407)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g1_6
 (24 7)  (952 407)  (952 407)  routing T_18_25.sp4_v_b_22 <X> T_18_25.lc_trk_g1_6
 (26 7)  (954 407)  (954 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 407)  (955 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 407)  (956 407)  routing T_18_25.lc_trk_g3_6 <X> T_18_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 407)  (957 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 407)  (960 407)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 407)  (961 407)  routing T_18_25.lc_trk_g2_1 <X> T_18_25.input_2_3
 (36 7)  (964 407)  (964 407)  LC_3 Logic Functioning bit
 (37 7)  (965 407)  (965 407)  LC_3 Logic Functioning bit
 (38 7)  (966 407)  (966 407)  LC_3 Logic Functioning bit
 (39 7)  (967 407)  (967 407)  LC_3 Logic Functioning bit
 (17 8)  (945 408)  (945 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (26 8)  (954 408)  (954 408)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 408)  (955 408)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 408)  (958 408)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 408)  (962 408)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 408)  (966 408)  LC_4 Logic Functioning bit
 (39 8)  (967 408)  (967 408)  LC_4 Logic Functioning bit
 (42 8)  (970 408)  (970 408)  LC_4 Logic Functioning bit
 (43 8)  (971 408)  (971 408)  LC_4 Logic Functioning bit
 (50 8)  (978 408)  (978 408)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 409)  (946 409)  routing T_18_25.sp4_r_v_b_33 <X> T_18_25.lc_trk_g2_1
 (26 9)  (954 409)  (954 409)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 409)  (956 409)  routing T_18_25.lc_trk_g3_7 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 409)  (958 409)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 409)  (959 409)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (37 9)  (965 409)  (965 409)  LC_4 Logic Functioning bit
 (40 9)  (968 409)  (968 409)  LC_4 Logic Functioning bit
 (41 9)  (969 409)  (969 409)  LC_4 Logic Functioning bit
 (12 13)  (940 413)  (940 413)  routing T_18_25.sp4_h_r_11 <X> T_18_25.sp4_v_b_11
 (21 14)  (949 414)  (949 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (22 14)  (950 414)  (950 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 414)  (951 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (24 14)  (952 414)  (952 414)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (21 15)  (949 415)  (949 415)  routing T_18_25.sp4_h_l_34 <X> T_18_25.lc_trk_g3_7
 (22 15)  (950 415)  (950 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_25

 (2 0)  (984 400)  (984 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 0)  (994 400)  (994 400)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_h_r_2
 (11 1)  (993 401)  (993 401)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_h_r_2
 (13 1)  (995 401)  (995 401)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_h_r_2
 (22 1)  (1004 401)  (1004 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1005 401)  (1005 401)  routing T_19_25.sp4_h_r_2 <X> T_19_25.lc_trk_g0_2
 (24 1)  (1006 401)  (1006 401)  routing T_19_25.sp4_h_r_2 <X> T_19_25.lc_trk_g0_2
 (25 1)  (1007 401)  (1007 401)  routing T_19_25.sp4_h_r_2 <X> T_19_25.lc_trk_g0_2
 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (983 404)  (983 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 405)  (983 405)  routing T_19_25.lc_trk_g0_2 <X> T_19_25.wire_logic_cluster/lc_7/cen
 (31 6)  (1013 406)  (1013 406)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 406)  (1014 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 406)  (1015 406)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 406)  (1018 406)  LC_3 Logic Functioning bit
 (37 6)  (1019 406)  (1019 406)  LC_3 Logic Functioning bit
 (38 6)  (1020 406)  (1020 406)  LC_3 Logic Functioning bit
 (39 6)  (1021 406)  (1021 406)  LC_3 Logic Functioning bit
 (45 6)  (1027 406)  (1027 406)  LC_3 Logic Functioning bit
 (46 6)  (1028 406)  (1028 406)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1030 406)  (1030 406)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (1033 406)  (1033 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (1035 406)  (1035 406)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (1013 407)  (1013 407)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 407)  (1018 407)  LC_3 Logic Functioning bit
 (37 7)  (1019 407)  (1019 407)  LC_3 Logic Functioning bit
 (38 7)  (1020 407)  (1020 407)  LC_3 Logic Functioning bit
 (39 7)  (1021 407)  (1021 407)  LC_3 Logic Functioning bit
 (25 10)  (1007 410)  (1007 410)  routing T_19_25.sp4_v_b_38 <X> T_19_25.lc_trk_g2_6
 (7 11)  (989 411)  (989 411)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (1004 411)  (1004 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 411)  (1005 411)  routing T_19_25.sp4_v_b_38 <X> T_19_25.lc_trk_g2_6
 (25 11)  (1007 411)  (1007 411)  routing T_19_25.sp4_v_b_38 <X> T_19_25.lc_trk_g2_6
 (1 14)  (983 414)  (983 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (10 14)  (992 414)  (992 414)  routing T_19_25.sp4_v_b_5 <X> T_19_25.sp4_h_l_47
 (0 15)  (982 415)  (982 415)  routing T_19_25.glb_netwk_2 <X> T_19_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (990 415)  (990 415)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_v_t_47
 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_v_b_7 <X> T_19_25.sp4_v_t_47


LogicTile_20_25

 (3 1)  (1039 401)  (1039 401)  routing T_20_25.sp12_h_l_23 <X> T_20_25.sp12_v_b_0
 (3 6)  (1039 406)  (1039 406)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_t_23
 (3 7)  (1039 407)  (1039 407)  routing T_20_25.sp12_h_r_0 <X> T_20_25.sp12_v_t_23


LogicTile_21_25

 (3 2)  (1093 402)  (1093 402)  routing T_21_25.sp12_h_r_0 <X> T_21_25.sp12_h_l_23
 (3 3)  (1093 403)  (1093 403)  routing T_21_25.sp12_h_r_0 <X> T_21_25.sp12_h_l_23
 (16 3)  (1106 403)  (1106 403)  routing T_21_25.sp12_h_r_12 <X> T_21_25.lc_trk_g0_4
 (17 3)  (1107 403)  (1107 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (16 4)  (1106 404)  (1106 404)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g1_1
 (17 4)  (1107 404)  (1107 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1108 404)  (1108 404)  routing T_21_25.sp4_v_b_1 <X> T_21_25.lc_trk_g1_1
 (22 5)  (1112 405)  (1112 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (16 8)  (1106 408)  (1106 408)  routing T_21_25.sp4_v_t_12 <X> T_21_25.lc_trk_g2_1
 (17 8)  (1107 408)  (1107 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 408)  (1108 408)  routing T_21_25.sp4_v_t_12 <X> T_21_25.lc_trk_g2_1
 (26 8)  (1116 408)  (1116 408)  routing T_21_25.lc_trk_g0_4 <X> T_21_25.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 408)  (1118 408)  routing T_21_25.lc_trk_g2_1 <X> T_21_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 408)  (1119 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 408)  (1122 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 408)  (1124 408)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (47 8)  (1137 408)  (1137 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (1119 409)  (1119 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 409)  (1121 409)  routing T_21_25.lc_trk_g1_2 <X> T_21_25.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 409)  (1122 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1124 409)  (1124 409)  routing T_21_25.lc_trk_g1_1 <X> T_21_25.input_2_4
 (36 9)  (1126 409)  (1126 409)  LC_4 Logic Functioning bit
 (48 9)  (1138 409)  (1138 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (1142 409)  (1142 409)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 12)  (1101 412)  (1101 412)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11
 (13 12)  (1103 412)  (1103 412)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11
 (12 13)  (1102 413)  (1102 413)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_b_11


LogicTile_22_25

 (13 4)  (1157 404)  (1157 404)  routing T_22_25.sp4_h_l_40 <X> T_22_25.sp4_v_b_5
 (12 5)  (1156 405)  (1156 405)  routing T_22_25.sp4_h_l_40 <X> T_22_25.sp4_v_b_5
 (11 8)  (1155 408)  (1155 408)  routing T_22_25.sp4_h_r_3 <X> T_22_25.sp4_v_b_8
 (13 12)  (1157 412)  (1157 412)  routing T_22_25.sp4_h_l_46 <X> T_22_25.sp4_v_b_11
 (12 13)  (1156 413)  (1156 413)  routing T_22_25.sp4_h_l_46 <X> T_22_25.sp4_v_b_11


LogicTile_23_25

 (12 4)  (1210 404)  (1210 404)  routing T_23_25.sp4_v_b_11 <X> T_23_25.sp4_h_r_5
 (11 5)  (1209 405)  (1209 405)  routing T_23_25.sp4_v_b_11 <X> T_23_25.sp4_h_r_5
 (13 5)  (1211 405)  (1211 405)  routing T_23_25.sp4_v_b_11 <X> T_23_25.sp4_h_r_5
 (8 8)  (1206 408)  (1206 408)  routing T_23_25.sp4_v_b_7 <X> T_23_25.sp4_h_r_7
 (9 8)  (1207 408)  (1207 408)  routing T_23_25.sp4_v_b_7 <X> T_23_25.sp4_h_r_7
 (3 14)  (1201 414)  (1201 414)  routing T_23_25.sp12_v_b_1 <X> T_23_25.sp12_v_t_22


LogicTile_24_25

 (5 0)  (1257 400)  (1257 400)  routing T_24_25.sp4_v_b_6 <X> T_24_25.sp4_h_r_0
 (21 0)  (1273 400)  (1273 400)  routing T_24_25.sp4_v_b_3 <X> T_24_25.lc_trk_g0_3
 (22 0)  (1274 400)  (1274 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1275 400)  (1275 400)  routing T_24_25.sp4_v_b_3 <X> T_24_25.lc_trk_g0_3
 (4 1)  (1256 401)  (1256 401)  routing T_24_25.sp4_v_b_6 <X> T_24_25.sp4_h_r_0
 (6 1)  (1258 401)  (1258 401)  routing T_24_25.sp4_v_b_6 <X> T_24_25.sp4_h_r_0
 (21 2)  (1273 402)  (1273 402)  routing T_24_25.sp4_v_b_15 <X> T_24_25.lc_trk_g0_7
 (22 2)  (1274 402)  (1274 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1275 402)  (1275 402)  routing T_24_25.sp4_v_b_15 <X> T_24_25.lc_trk_g0_7
 (26 2)  (1278 402)  (1278 402)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 402)  (1279 402)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 402)  (1281 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 402)  (1283 402)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 402)  (1284 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 402)  (1286 402)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_1/in_3
 (21 3)  (1273 403)  (1273 403)  routing T_24_25.sp4_v_b_15 <X> T_24_25.lc_trk_g0_7
 (26 3)  (1278 403)  (1278 403)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 403)  (1281 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 403)  (1282 403)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 403)  (1284 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1287 403)  (1287 403)  routing T_24_25.lc_trk_g0_3 <X> T_24_25.input_2_1
 (37 3)  (1289 403)  (1289 403)  LC_1 Logic Functioning bit
 (48 3)  (1300 403)  (1300 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (1305 403)  (1305 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (1274 404)  (1274 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1278 404)  (1278 404)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 404)  (1281 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 404)  (1283 404)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 404)  (1284 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 404)  (1288 404)  LC_2 Logic Functioning bit
 (27 5)  (1279 405)  (1279 405)  routing T_24_25.lc_trk_g1_5 <X> T_24_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 405)  (1281 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 405)  (1282 405)  routing T_24_25.lc_trk_g0_3 <X> T_24_25.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 405)  (1283 405)  routing T_24_25.lc_trk_g0_7 <X> T_24_25.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 405)  (1284 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1286 405)  (1286 405)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.input_2_2
 (35 5)  (1287 405)  (1287 405)  routing T_24_25.lc_trk_g1_3 <X> T_24_25.input_2_2
 (53 5)  (1305 405)  (1305 405)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1269 406)  (1269 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (13 2)  (1319 402)  (1319 402)  routing T_25_25.sp4_v_b_2 <X> T_25_25.sp4_v_t_39
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (15 6)  (1321 406)  (1321 406)  routing T_25_25.sp4_h_r_13 <X> T_25_25.lc_trk_g1_5
 (16 6)  (1322 406)  (1322 406)  routing T_25_25.sp4_h_r_13 <X> T_25_25.lc_trk_g1_5
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 406)  (1324 406)  routing T_25_25.sp4_h_r_13 <X> T_25_25.lc_trk_g1_5
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (38 8)  (1344 408)  (1344 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 409)  (1336 409)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.wire_bram/ram/WDATA_11
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (6 14)  (1312 414)  (1312 414)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_44
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (5 15)  (1311 415)  (1311 415)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_44
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (21 0)  (1369 400)  (1369 400)  routing T_26_25.sp4_h_r_19 <X> T_26_25.lc_trk_g0_3
 (22 0)  (1370 400)  (1370 400)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1371 400)  (1371 400)  routing T_26_25.sp4_h_r_19 <X> T_26_25.lc_trk_g0_3
 (24 0)  (1372 400)  (1372 400)  routing T_26_25.sp4_h_r_19 <X> T_26_25.lc_trk_g0_3
 (21 1)  (1369 401)  (1369 401)  routing T_26_25.sp4_h_r_19 <X> T_26_25.lc_trk_g0_3
 (22 1)  (1370 401)  (1370 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1372 401)  (1372 401)  routing T_26_25.bot_op_2 <X> T_26_25.lc_trk_g0_2
 (0 2)  (1348 402)  (1348 402)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 402)  (1349 402)  routing T_26_25.glb_netwk_6 <X> T_26_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 402)  (1350 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (13 2)  (1361 402)  (1361 402)  routing T_26_25.sp4_v_b_2 <X> T_26_25.sp4_v_t_39
 (27 2)  (1375 402)  (1375 402)  routing T_26_25.lc_trk_g1_3 <X> T_26_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 402)  (1377 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1379 402)  (1379 402)  routing T_26_25.lc_trk_g2_4 <X> T_26_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1380 402)  (1380 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1381 402)  (1381 402)  routing T_26_25.lc_trk_g2_4 <X> T_26_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 402)  (1384 402)  LC_1 Logic Functioning bit
 (45 2)  (1393 402)  (1393 402)  LC_1 Logic Functioning bit
 (27 3)  (1375 403)  (1375 403)  routing T_26_25.lc_trk_g3_0 <X> T_26_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (1376 403)  (1376 403)  routing T_26_25.lc_trk_g3_0 <X> T_26_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 403)  (1377 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1378 403)  (1378 403)  routing T_26_25.lc_trk_g1_3 <X> T_26_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (1380 403)  (1380 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1383 403)  (1383 403)  routing T_26_25.lc_trk_g0_3 <X> T_26_25.input_2_1
 (36 3)  (1384 403)  (1384 403)  LC_1 Logic Functioning bit
 (37 3)  (1385 403)  (1385 403)  LC_1 Logic Functioning bit
 (38 3)  (1386 403)  (1386 403)  LC_1 Logic Functioning bit
 (41 3)  (1389 403)  (1389 403)  LC_1 Logic Functioning bit
 (43 3)  (1391 403)  (1391 403)  LC_1 Logic Functioning bit
 (46 3)  (1394 403)  (1394 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (1348 404)  (1348 404)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_7/cen
 (1 4)  (1349 404)  (1349 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1370 404)  (1370 404)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1372 404)  (1372 404)  routing T_26_25.bot_op_3 <X> T_26_25.lc_trk_g1_3
 (27 4)  (1375 404)  (1375 404)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 404)  (1376 404)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 404)  (1377 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1378 404)  (1378 404)  routing T_26_25.lc_trk_g3_4 <X> T_26_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 404)  (1380 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1381 404)  (1381 404)  routing T_26_25.lc_trk_g3_0 <X> T_26_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1382 404)  (1382 404)  routing T_26_25.lc_trk_g3_0 <X> T_26_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (1383 404)  (1383 404)  routing T_26_25.lc_trk_g1_7 <X> T_26_25.input_2_2
 (36 4)  (1384 404)  (1384 404)  LC_2 Logic Functioning bit
 (41 4)  (1389 404)  (1389 404)  LC_2 Logic Functioning bit
 (43 4)  (1391 404)  (1391 404)  LC_2 Logic Functioning bit
 (45 4)  (1393 404)  (1393 404)  LC_2 Logic Functioning bit
 (47 4)  (1395 404)  (1395 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (1349 405)  (1349 405)  routing T_26_25.lc_trk_g2_2 <X> T_26_25.wire_logic_cluster/lc_7/cen
 (26 5)  (1374 405)  (1374 405)  routing T_26_25.lc_trk_g0_2 <X> T_26_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 405)  (1377 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1380 405)  (1380 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1382 405)  (1382 405)  routing T_26_25.lc_trk_g1_7 <X> T_26_25.input_2_2
 (35 5)  (1383 405)  (1383 405)  routing T_26_25.lc_trk_g1_7 <X> T_26_25.input_2_2
 (36 5)  (1384 405)  (1384 405)  LC_2 Logic Functioning bit
 (40 5)  (1388 405)  (1388 405)  LC_2 Logic Functioning bit
 (42 5)  (1390 405)  (1390 405)  LC_2 Logic Functioning bit
 (5 6)  (1353 406)  (1353 406)  routing T_26_25.sp4_v_t_44 <X> T_26_25.sp4_h_l_38
 (22 6)  (1370 406)  (1370 406)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1371 406)  (1371 406)  routing T_26_25.sp12_h_r_23 <X> T_26_25.lc_trk_g1_7
 (4 7)  (1352 407)  (1352 407)  routing T_26_25.sp4_v_t_44 <X> T_26_25.sp4_h_l_38
 (6 7)  (1354 407)  (1354 407)  routing T_26_25.sp4_v_t_44 <X> T_26_25.sp4_h_l_38
 (21 7)  (1369 407)  (1369 407)  routing T_26_25.sp12_h_r_23 <X> T_26_25.lc_trk_g1_7
 (25 8)  (1373 408)  (1373 408)  routing T_26_25.sp4_h_r_42 <X> T_26_25.lc_trk_g2_2
 (22 9)  (1370 409)  (1370 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1371 409)  (1371 409)  routing T_26_25.sp4_h_r_42 <X> T_26_25.lc_trk_g2_2
 (24 9)  (1372 409)  (1372 409)  routing T_26_25.sp4_h_r_42 <X> T_26_25.lc_trk_g2_2
 (25 9)  (1373 409)  (1373 409)  routing T_26_25.sp4_h_r_42 <X> T_26_25.lc_trk_g2_2
 (14 10)  (1362 410)  (1362 410)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g2_4
 (14 11)  (1362 411)  (1362 411)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g2_4
 (16 11)  (1364 411)  (1364 411)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g2_4
 (17 11)  (1365 411)  (1365 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (14 12)  (1362 412)  (1362 412)  routing T_26_25.sp4_h_r_40 <X> T_26_25.lc_trk_g3_0
 (14 13)  (1362 413)  (1362 413)  routing T_26_25.sp4_h_r_40 <X> T_26_25.lc_trk_g3_0
 (15 13)  (1363 413)  (1363 413)  routing T_26_25.sp4_h_r_40 <X> T_26_25.lc_trk_g3_0
 (16 13)  (1364 413)  (1364 413)  routing T_26_25.sp4_h_r_40 <X> T_26_25.lc_trk_g3_0
 (17 13)  (1365 413)  (1365 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (1362 414)  (1362 414)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g3_4
 (7 15)  (1355 415)  (1355 415)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (1362 415)  (1362 415)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g3_4
 (16 15)  (1364 415)  (1364 415)  routing T_26_25.sp4_v_b_36 <X> T_26_25.lc_trk_g3_4
 (17 15)  (1365 415)  (1365 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25

 (5 10)  (1515 410)  (1515 410)  routing T_29_25.sp4_v_t_37 <X> T_29_25.sp4_h_l_43
 (4 11)  (1514 411)  (1514 411)  routing T_29_25.sp4_v_t_37 <X> T_29_25.sp4_h_l_43
 (6 11)  (1516 411)  (1516 411)  routing T_29_25.sp4_v_t_37 <X> T_29_25.sp4_h_l_43


LogicTile_30_25

 (10 11)  (1574 411)  (1574 411)  routing T_30_25.sp4_h_l_39 <X> T_30_25.sp4_v_t_42


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (12 5)  (300 389)  (300 389)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_b_5
 (11 14)  (299 398)  (299 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (13 14)  (301 398)  (301 398)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (300 399)  (300 399)  routing T_6_24.sp4_h_r_5 <X> T_6_24.sp4_v_t_46


LogicTile_7_24

 (2 0)  (344 384)  (344 384)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (11 6)  (407 390)  (407 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (13 6)  (409 390)  (409 390)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (12 7)  (408 391)  (408 391)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_v_t_40
 (8 11)  (404 395)  (404 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (9 11)  (405 395)  (405 395)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_v_t_42
 (4 14)  (400 398)  (400 398)  routing T_8_24.sp4_h_r_9 <X> T_8_24.sp4_v_t_44
 (11 14)  (407 398)  (407 398)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_v_t_46
 (13 14)  (409 398)  (409 398)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_v_t_46
 (5 15)  (401 399)  (401 399)  routing T_8_24.sp4_h_r_9 <X> T_8_24.sp4_v_t_44
 (7 15)  (403 399)  (403 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (12 15)  (408 399)  (408 399)  routing T_8_24.sp4_h_r_5 <X> T_8_24.sp4_v_t_46


LogicTile_9_24

 (22 0)  (460 384)  (460 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (465 384)  (465 384)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 384)  (467 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 384)  (470 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (475 384)  (475 384)  LC_0 Logic Functioning bit
 (39 0)  (477 384)  (477 384)  LC_0 Logic Functioning bit
 (44 0)  (482 384)  (482 384)  LC_0 Logic Functioning bit
 (45 0)  (483 384)  (483 384)  LC_0 Logic Functioning bit
 (46 0)  (484 384)  (484 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (464 385)  (464 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 385)  (465 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 385)  (466 385)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 385)  (467 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 385)  (469 385)  routing T_9_24.lc_trk_g0_3 <X> T_9_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 385)  (470 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 385)  (472 385)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_0
 (35 1)  (473 385)  (473 385)  routing T_9_24.lc_trk_g1_3 <X> T_9_24.input_2_0
 (41 1)  (479 385)  (479 385)  LC_0 Logic Functioning bit
 (43 1)  (481 385)  (481 385)  LC_0 Logic Functioning bit
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (463 386)  (463 386)  routing T_9_24.sp4_h_l_11 <X> T_9_24.lc_trk_g0_6
 (27 2)  (465 386)  (465 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 386)  (466 386)  routing T_9_24.lc_trk_g3_1 <X> T_9_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 386)  (467 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 386)  (470 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 386)  (475 386)  LC_1 Logic Functioning bit
 (39 2)  (477 386)  (477 386)  LC_1 Logic Functioning bit
 (44 2)  (482 386)  (482 386)  LC_1 Logic Functioning bit
 (45 2)  (483 386)  (483 386)  LC_1 Logic Functioning bit
 (46 2)  (484 386)  (484 386)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (460 387)  (460 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (461 387)  (461 387)  routing T_9_24.sp4_h_l_11 <X> T_9_24.lc_trk_g0_6
 (24 3)  (462 387)  (462 387)  routing T_9_24.sp4_h_l_11 <X> T_9_24.lc_trk_g0_6
 (25 3)  (463 387)  (463 387)  routing T_9_24.sp4_h_l_11 <X> T_9_24.lc_trk_g0_6
 (26 3)  (464 387)  (464 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 387)  (466 387)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 387)  (467 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (41 3)  (479 387)  (479 387)  LC_1 Logic Functioning bit
 (43 3)  (481 387)  (481 387)  LC_1 Logic Functioning bit
 (14 4)  (452 388)  (452 388)  routing T_9_24.wire_logic_cluster/lc_0/out <X> T_9_24.lc_trk_g1_0
 (22 4)  (460 388)  (460 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (465 388)  (465 388)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 388)  (467 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 388)  (468 388)  routing T_9_24.lc_trk_g1_4 <X> T_9_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 388)  (470 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (475 388)  (475 388)  LC_2 Logic Functioning bit
 (39 4)  (477 388)  (477 388)  LC_2 Logic Functioning bit
 (44 4)  (482 388)  (482 388)  LC_2 Logic Functioning bit
 (45 4)  (483 388)  (483 388)  LC_2 Logic Functioning bit
 (46 4)  (484 388)  (484 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (459 389)  (459 389)  routing T_9_24.sp4_r_v_b_27 <X> T_9_24.lc_trk_g1_3
 (26 5)  (464 389)  (464 389)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 389)  (465 389)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 389)  (466 389)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 389)  (467 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (41 5)  (479 389)  (479 389)  LC_2 Logic Functioning bit
 (43 5)  (481 389)  (481 389)  LC_2 Logic Functioning bit
 (6 6)  (444 390)  (444 390)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_v_t_38
 (14 6)  (452 390)  (452 390)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 390)  (456 390)  routing T_9_24.wire_logic_cluster/lc_5/out <X> T_9_24.lc_trk_g1_5
 (25 6)  (463 390)  (463 390)  routing T_9_24.wire_logic_cluster/lc_6/out <X> T_9_24.lc_trk_g1_6
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 390)  (468 390)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 390)  (475 390)  LC_3 Logic Functioning bit
 (39 6)  (477 390)  (477 390)  LC_3 Logic Functioning bit
 (44 6)  (482 390)  (482 390)  LC_3 Logic Functioning bit
 (45 6)  (483 390)  (483 390)  LC_3 Logic Functioning bit
 (46 6)  (484 390)  (484 390)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (443 391)  (443 391)  routing T_9_24.sp4_v_b_0 <X> T_9_24.sp4_v_t_38
 (14 7)  (452 391)  (452 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (15 7)  (453 391)  (453 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (16 7)  (454 391)  (454 391)  routing T_9_24.sp4_h_l_9 <X> T_9_24.lc_trk_g1_4
 (17 7)  (455 391)  (455 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (460 391)  (460 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 391)  (464 391)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 391)  (466 391)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 391)  (468 391)  routing T_9_24.lc_trk_g0_6 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 391)  (479 391)  LC_3 Logic Functioning bit
 (43 7)  (481 391)  (481 391)  LC_3 Logic Functioning bit
 (21 8)  (459 392)  (459 392)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g2_3
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (462 392)  (462 392)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g2_3
 (27 8)  (465 392)  (465 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 392)  (466 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 392)  (468 392)  routing T_9_24.lc_trk_g3_4 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (39 8)  (477 392)  (477 392)  LC_4 Logic Functioning bit
 (44 8)  (482 392)  (482 392)  LC_4 Logic Functioning bit
 (45 8)  (483 392)  (483 392)  LC_4 Logic Functioning bit
 (51 8)  (489 392)  (489 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (459 393)  (459 393)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g2_3
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 393)  (465 393)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 393)  (479 393)  LC_4 Logic Functioning bit
 (43 9)  (481 393)  (481 393)  LC_4 Logic Functioning bit
 (27 10)  (465 394)  (465 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 394)  (468 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (475 394)  (475 394)  LC_5 Logic Functioning bit
 (39 10)  (477 394)  (477 394)  LC_5 Logic Functioning bit
 (44 10)  (482 394)  (482 394)  LC_5 Logic Functioning bit
 (45 10)  (483 394)  (483 394)  LC_5 Logic Functioning bit
 (51 10)  (489 394)  (489 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (446 395)  (446 395)  routing T_9_24.sp4_h_r_7 <X> T_9_24.sp4_v_t_42
 (9 11)  (447 395)  (447 395)  routing T_9_24.sp4_h_r_7 <X> T_9_24.sp4_v_t_42
 (26 11)  (464 395)  (464 395)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 395)  (466 395)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (479 395)  (479 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (10 12)  (448 396)  (448 396)  routing T_9_24.sp4_v_t_40 <X> T_9_24.sp4_h_r_10
 (17 12)  (455 396)  (455 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 396)  (456 396)  routing T_9_24.wire_logic_cluster/lc_1/out <X> T_9_24.lc_trk_g3_1
 (21 12)  (459 396)  (459 396)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g3_3
 (22 12)  (460 396)  (460 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (462 396)  (462 396)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g3_3
 (27 12)  (465 396)  (465 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 396)  (467 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 396)  (468 396)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 396)  (470 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (475 396)  (475 396)  LC_6 Logic Functioning bit
 (39 12)  (477 396)  (477 396)  LC_6 Logic Functioning bit
 (44 12)  (482 396)  (482 396)  LC_6 Logic Functioning bit
 (45 12)  (483 396)  (483 396)  LC_6 Logic Functioning bit
 (51 12)  (489 396)  (489 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (459 397)  (459 397)  routing T_9_24.sp12_v_t_0 <X> T_9_24.lc_trk_g3_3
 (26 13)  (464 397)  (464 397)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 397)  (465 397)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 397)  (466 397)  routing T_9_24.lc_trk_g3_3 <X> T_9_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 397)  (467 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 397)  (468 397)  routing T_9_24.lc_trk_g1_6 <X> T_9_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 397)  (479 397)  LC_6 Logic Functioning bit
 (43 13)  (481 397)  (481 397)  LC_6 Logic Functioning bit
 (0 14)  (438 398)  (438 398)  routing T_9_24.glb_netwk_4 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 398)  (452 398)  routing T_9_24.wire_logic_cluster/lc_4/out <X> T_9_24.lc_trk_g3_4
 (21 14)  (459 398)  (459 398)  routing T_9_24.wire_logic_cluster/lc_7/out <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 398)  (465 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 398)  (466 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 398)  (467 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 398)  (468 398)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (44 14)  (482 398)  (482 398)  LC_7 Logic Functioning bit
 (45 14)  (483 398)  (483 398)  LC_7 Logic Functioning bit
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (455 399)  (455 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (464 399)  (464 399)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 399)  (466 399)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 399)  (467 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 399)  (468 399)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.wire_logic_cluster/lc_7/in_1
 (41 15)  (479 399)  (479 399)  LC_7 Logic Functioning bit
 (43 15)  (481 399)  (481 399)  LC_7 Logic Functioning bit
 (51 15)  (489 399)  (489 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (17 0)  (563 384)  (563 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 384)  (564 384)  routing T_11_24.wire_logic_cluster/lc_1/out <X> T_11_24.lc_trk_g0_1
 (4 2)  (550 386)  (550 386)  routing T_11_24.sp4_v_b_4 <X> T_11_24.sp4_v_t_37
 (6 2)  (552 386)  (552 386)  routing T_11_24.sp4_v_b_4 <X> T_11_24.sp4_v_t_37
 (15 2)  (561 386)  (561 386)  routing T_11_24.bot_op_5 <X> T_11_24.lc_trk_g0_5
 (17 2)  (563 386)  (563 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (572 386)  (572 386)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 386)  (573 386)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 386)  (577 386)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 386)  (580 386)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 386)  (581 386)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (36 2)  (582 386)  (582 386)  LC_1 Logic Functioning bit
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (38 2)  (584 386)  (584 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (14 3)  (560 387)  (560 387)  routing T_11_24.sp4_r_v_b_28 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (575 387)  (575 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 387)  (576 387)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 387)  (578 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 387)  (579 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (34 3)  (580 387)  (580 387)  routing T_11_24.lc_trk_g3_4 <X> T_11_24.input_2_1
 (36 3)  (582 387)  (582 387)  LC_1 Logic Functioning bit
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (38 3)  (584 387)  (584 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (42 3)  (588 387)  (588 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (22 4)  (568 388)  (568 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (17 6)  (563 390)  (563 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 6)  (572 390)  (572 390)  routing T_11_24.lc_trk_g0_5 <X> T_11_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 390)  (573 390)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 390)  (575 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 390)  (577 390)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 390)  (578 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 390)  (580 390)  routing T_11_24.lc_trk_g1_5 <X> T_11_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 390)  (583 390)  LC_3 Logic Functioning bit
 (39 6)  (585 390)  (585 390)  LC_3 Logic Functioning bit
 (40 6)  (586 390)  (586 390)  LC_3 Logic Functioning bit
 (41 6)  (587 390)  (587 390)  LC_3 Logic Functioning bit
 (42 6)  (588 390)  (588 390)  LC_3 Logic Functioning bit
 (43 6)  (589 390)  (589 390)  LC_3 Logic Functioning bit
 (29 7)  (575 391)  (575 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 391)  (576 391)  routing T_11_24.lc_trk_g1_3 <X> T_11_24.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 391)  (586 391)  LC_3 Logic Functioning bit
 (41 7)  (587 391)  (587 391)  LC_3 Logic Functioning bit
 (42 7)  (588 391)  (588 391)  LC_3 Logic Functioning bit
 (43 7)  (589 391)  (589 391)  LC_3 Logic Functioning bit
 (26 8)  (572 392)  (572 392)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 392)  (575 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (582 392)  (582 392)  LC_4 Logic Functioning bit
 (43 8)  (589 392)  (589 392)  LC_4 Logic Functioning bit
 (50 8)  (596 392)  (596 392)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (572 393)  (572 393)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 393)  (573 393)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 393)  (575 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 393)  (582 393)  LC_4 Logic Functioning bit
 (37 9)  (583 393)  (583 393)  LC_4 Logic Functioning bit
 (38 9)  (584 393)  (584 393)  LC_4 Logic Functioning bit
 (41 9)  (587 393)  (587 393)  LC_4 Logic Functioning bit
 (42 9)  (588 393)  (588 393)  LC_4 Logic Functioning bit
 (43 9)  (589 393)  (589 393)  LC_4 Logic Functioning bit
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (11 14)  (557 398)  (557 398)  routing T_11_24.sp4_v_b_8 <X> T_11_24.sp4_v_t_46
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (581 398)  (581 398)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.input_2_7
 (36 14)  (582 398)  (582 398)  LC_7 Logic Functioning bit
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (38 14)  (584 398)  (584 398)  LC_7 Logic Functioning bit
 (39 14)  (585 398)  (585 398)  LC_7 Logic Functioning bit
 (40 14)  (586 398)  (586 398)  LC_7 Logic Functioning bit
 (52 14)  (598 398)  (598 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (558 399)  (558 399)  routing T_11_24.sp4_v_b_8 <X> T_11_24.sp4_v_t_46
 (14 15)  (560 399)  (560 399)  routing T_11_24.sp4_r_v_b_44 <X> T_11_24.lc_trk_g3_4
 (17 15)  (563 399)  (563 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (573 399)  (573 399)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 399)  (574 399)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 399)  (578 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 399)  (579 399)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.input_2_7
 (35 15)  (581 399)  (581 399)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.input_2_7
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (19 2)  (619 386)  (619 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 3)  (614 387)  (614 387)  routing T_12_24.sp4_h_r_4 <X> T_12_24.lc_trk_g0_4
 (15 3)  (615 387)  (615 387)  routing T_12_24.sp4_h_r_4 <X> T_12_24.lc_trk_g0_4
 (16 3)  (616 387)  (616 387)  routing T_12_24.sp4_h_r_4 <X> T_12_24.lc_trk_g0_4
 (17 3)  (617 387)  (617 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (9 5)  (609 389)  (609 389)  routing T_12_24.sp4_v_t_41 <X> T_12_24.sp4_v_b_4
 (19 5)  (619 389)  (619 389)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (4 6)  (604 390)  (604 390)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_v_t_38
 (6 6)  (606 390)  (606 390)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_v_t_38
 (5 7)  (605 391)  (605 391)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_v_t_38
 (4 10)  (604 394)  (604 394)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (6 10)  (606 394)  (606 394)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 394)  (628 394)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 394)  (631 394)  routing T_12_24.lc_trk_g0_4 <X> T_12_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 394)  (636 394)  LC_5 Logic Functioning bit
 (38 10)  (638 394)  (638 394)  LC_5 Logic Functioning bit
 (5 11)  (605 395)  (605 395)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_v_t_43
 (9 11)  (609 395)  (609 395)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_v_t_42
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (38 11)  (638 395)  (638 395)  LC_5 Logic Functioning bit
 (47 11)  (647 395)  (647 395)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (615 396)  (615 396)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g3_1
 (16 12)  (616 396)  (616 396)  routing T_12_24.sp4_v_t_28 <X> T_12_24.lc_trk_g3_1
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (608 399)  (608 399)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_v_t_47
 (9 15)  (609 399)  (609 399)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_v_t_47
 (10 15)  (610 399)  (610 399)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_v_t_47


LogicTile_13_24

 (4 9)  (658 393)  (658 393)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_h_r_6
 (6 9)  (660 393)  (660 393)  routing T_13_24.sp4_h_l_47 <X> T_13_24.sp4_h_r_6
 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (0 2)  (708 386)  (708 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (1 2)  (709 386)  (709 386)  routing T_14_24.glb_netwk_6 <X> T_14_24.wire_logic_cluster/lc_7/clk
 (2 2)  (710 386)  (710 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 386)  (722 386)  routing T_14_24.wire_logic_cluster/lc_4/out <X> T_14_24.lc_trk_g0_4
 (21 2)  (729 386)  (729 386)  routing T_14_24.sp4_v_b_7 <X> T_14_24.lc_trk_g0_7
 (22 2)  (730 386)  (730 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (731 386)  (731 386)  routing T_14_24.sp4_v_b_7 <X> T_14_24.lc_trk_g0_7
 (17 3)  (725 387)  (725 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (17 5)  (725 389)  (725 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (16 6)  (724 390)  (724 390)  routing T_14_24.sp4_v_b_5 <X> T_14_24.lc_trk_g1_5
 (17 6)  (725 390)  (725 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 390)  (726 390)  routing T_14_24.sp4_v_b_5 <X> T_14_24.lc_trk_g1_5
 (26 8)  (734 392)  (734 392)  routing T_14_24.lc_trk_g0_4 <X> T_14_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 392)  (735 392)  routing T_14_24.lc_trk_g1_0 <X> T_14_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 392)  (737 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 392)  (739 392)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 392)  (740 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 392)  (749 392)  LC_4 Logic Functioning bit
 (43 8)  (751 392)  (751 392)  LC_4 Logic Functioning bit
 (45 8)  (753 392)  (753 392)  LC_4 Logic Functioning bit
 (46 8)  (754 392)  (754 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (737 393)  (737 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 393)  (739 393)  routing T_14_24.lc_trk_g0_7 <X> T_14_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 393)  (744 393)  LC_4 Logic Functioning bit
 (37 9)  (745 393)  (745 393)  LC_4 Logic Functioning bit
 (38 9)  (746 393)  (746 393)  LC_4 Logic Functioning bit
 (39 9)  (747 393)  (747 393)  LC_4 Logic Functioning bit
 (40 9)  (748 393)  (748 393)  LC_4 Logic Functioning bit
 (42 9)  (750 393)  (750 393)  LC_4 Logic Functioning bit
 (1 14)  (709 398)  (709 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 399)  (708 399)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 399)  (709 399)  routing T_14_24.lc_trk_g1_5 <X> T_14_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (0 2)  (762 386)  (762 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (1 2)  (763 386)  (763 386)  routing T_15_24.glb_netwk_6 <X> T_15_24.wire_logic_cluster/lc_7/clk
 (2 2)  (764 386)  (764 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 386)  (776 386)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g0_4
 (3 3)  (765 387)  (765 387)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_l_23
 (15 3)  (777 387)  (777 387)  routing T_15_24.lft_op_4 <X> T_15_24.lc_trk_g0_4
 (17 3)  (779 387)  (779 387)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (25 6)  (787 390)  (787 390)  routing T_15_24.sp4_v_b_6 <X> T_15_24.lc_trk_g1_6
 (22 7)  (784 391)  (784 391)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (785 391)  (785 391)  routing T_15_24.sp4_v_b_6 <X> T_15_24.lc_trk_g1_6
 (25 10)  (787 394)  (787 394)  routing T_15_24.wire_logic_cluster/lc_6/out <X> T_15_24.lc_trk_g2_6
 (17 11)  (779 395)  (779 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (784 395)  (784 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (788 396)  (788 396)  routing T_15_24.lc_trk_g0_4 <X> T_15_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 396)  (789 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 396)  (790 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 396)  (791 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 396)  (792 396)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 396)  (793 396)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 396)  (794 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 396)  (796 396)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 396)  (797 396)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_6
 (37 12)  (799 396)  (799 396)  LC_6 Logic Functioning bit
 (38 12)  (800 396)  (800 396)  LC_6 Logic Functioning bit
 (42 12)  (804 396)  (804 396)  LC_6 Logic Functioning bit
 (43 12)  (805 396)  (805 396)  LC_6 Logic Functioning bit
 (45 12)  (807 396)  (807 396)  LC_6 Logic Functioning bit
 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (29 13)  (791 397)  (791 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 397)  (792 397)  routing T_15_24.lc_trk_g3_6 <X> T_15_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 397)  (793 397)  routing T_15_24.lc_trk_g1_6 <X> T_15_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 397)  (794 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (795 397)  (795 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_6
 (35 13)  (797 397)  (797 397)  routing T_15_24.lc_trk_g2_6 <X> T_15_24.input_2_6
 (36 13)  (798 397)  (798 397)  LC_6 Logic Functioning bit
 (37 13)  (799 397)  (799 397)  LC_6 Logic Functioning bit
 (42 13)  (804 397)  (804 397)  LC_6 Logic Functioning bit
 (43 13)  (805 397)  (805 397)  LC_6 Logic Functioning bit
 (47 13)  (809 397)  (809 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (762 398)  (762 398)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 398)  (763 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (763 399)  (763 399)  routing T_15_24.lc_trk_g2_4 <X> T_15_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (784 399)  (784 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 399)  (787 399)  routing T_15_24.sp4_r_v_b_46 <X> T_15_24.lc_trk_g3_6


LogicTile_16_24

 (9 6)  (825 390)  (825 390)  routing T_16_24.sp4_h_r_1 <X> T_16_24.sp4_h_l_41
 (10 6)  (826 390)  (826 390)  routing T_16_24.sp4_h_r_1 <X> T_16_24.sp4_h_l_41
 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (3 0)  (877 384)  (877 384)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_b_0
 (4 0)  (878 384)  (878 384)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (6 0)  (880 384)  (880 384)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (31 0)  (905 384)  (905 384)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (912 384)  (912 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (42 0)  (916 384)  (916 384)  LC_0 Logic Functioning bit
 (43 0)  (917 384)  (917 384)  LC_0 Logic Functioning bit
 (3 1)  (877 385)  (877 385)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_b_0
 (5 1)  (879 385)  (879 385)  routing T_17_24.sp4_h_l_43 <X> T_17_24.sp4_v_b_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_h_r_2 <X> T_17_24.lc_trk_g0_2
 (24 1)  (898 385)  (898 385)  routing T_17_24.sp4_h_r_2 <X> T_17_24.lc_trk_g0_2
 (25 1)  (899 385)  (899 385)  routing T_17_24.sp4_h_r_2 <X> T_17_24.lc_trk_g0_2
 (31 1)  (905 385)  (905 385)  routing T_17_24.lc_trk_g0_7 <X> T_17_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 385)  (906 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 385)  (907 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.input_2_0
 (34 1)  (908 385)  (908 385)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.input_2_0
 (38 1)  (912 385)  (912 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (43 1)  (917 385)  (917 385)  LC_0 Logic Functioning bit
 (14 2)  (888 386)  (888 386)  routing T_17_24.sp4_v_b_4 <X> T_17_24.lc_trk_g0_4
 (21 2)  (895 386)  (895 386)  routing T_17_24.bnr_op_7 <X> T_17_24.lc_trk_g0_7
 (22 2)  (896 386)  (896 386)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (899 386)  (899 386)  routing T_17_24.sp4_v_b_6 <X> T_17_24.lc_trk_g0_6
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 386)  (904 386)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 386)  (911 386)  LC_1 Logic Functioning bit
 (38 2)  (912 386)  (912 386)  LC_1 Logic Functioning bit
 (40 2)  (914 386)  (914 386)  LC_1 Logic Functioning bit
 (43 2)  (917 386)  (917 386)  LC_1 Logic Functioning bit
 (50 2)  (924 386)  (924 386)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (890 387)  (890 387)  routing T_17_24.sp4_v_b_4 <X> T_17_24.lc_trk_g0_4
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (895 387)  (895 387)  routing T_17_24.bnr_op_7 <X> T_17_24.lc_trk_g0_7
 (22 3)  (896 387)  (896 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 387)  (897 387)  routing T_17_24.sp4_v_b_6 <X> T_17_24.lc_trk_g0_6
 (27 3)  (901 387)  (901 387)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (14 4)  (888 388)  (888 388)  routing T_17_24.sp4_h_l_5 <X> T_17_24.lc_trk_g1_0
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 388)  (892 388)  routing T_17_24.bnr_op_1 <X> T_17_24.lc_trk_g1_1
 (25 4)  (899 388)  (899 388)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g1_2
 (28 4)  (902 388)  (902 388)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 388)  (905 388)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 388)  (908 388)  routing T_17_24.lc_trk_g1_4 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (38 4)  (912 388)  (912 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (14 5)  (888 389)  (888 389)  routing T_17_24.sp4_h_l_5 <X> T_17_24.lc_trk_g1_0
 (15 5)  (889 389)  (889 389)  routing T_17_24.sp4_h_l_5 <X> T_17_24.lc_trk_g1_0
 (16 5)  (890 389)  (890 389)  routing T_17_24.sp4_h_l_5 <X> T_17_24.lc_trk_g1_0
 (17 5)  (891 389)  (891 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 389)  (892 389)  routing T_17_24.bnr_op_1 <X> T_17_24.lc_trk_g1_1
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 389)  (897 389)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g1_2
 (24 5)  (898 389)  (898 389)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g1_2
 (25 5)  (899 389)  (899 389)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g1_2
 (26 5)  (900 389)  (900 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g2_3 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 389)  (914 389)  LC_2 Logic Functioning bit
 (41 5)  (915 389)  (915 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (43 5)  (917 389)  (917 389)  LC_2 Logic Functioning bit
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 390)  (902 390)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 390)  (908 390)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 390)  (911 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (40 6)  (914 390)  (914 390)  LC_3 Logic Functioning bit
 (42 6)  (916 390)  (916 390)  LC_3 Logic Functioning bit
 (50 6)  (924 390)  (924 390)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (888 391)  (888 391)  routing T_17_24.sp4_r_v_b_28 <X> T_17_24.lc_trk_g1_4
 (17 7)  (891 391)  (891 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (901 391)  (901 391)  routing T_17_24.lc_trk_g1_0 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 391)  (903 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (38 7)  (912 391)  (912 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (43 7)  (917 391)  (917 391)  LC_3 Logic Functioning bit
 (17 8)  (891 392)  (891 392)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 392)  (892 392)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g2_1
 (22 8)  (896 392)  (896 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 392)  (898 392)  routing T_17_24.tnr_op_3 <X> T_17_24.lc_trk_g2_3
 (26 8)  (900 392)  (900 392)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 392)  (907 392)  routing T_17_24.lc_trk_g2_1 <X> T_17_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 392)  (911 392)  LC_4 Logic Functioning bit
 (40 8)  (914 392)  (914 392)  LC_4 Logic Functioning bit
 (50 8)  (924 392)  (924 392)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (900 393)  (900 393)  routing T_17_24.lc_trk_g0_6 <X> T_17_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 393)  (903 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (38 9)  (912 393)  (912 393)  LC_4 Logic Functioning bit
 (43 9)  (917 393)  (917 393)  LC_4 Logic Functioning bit
 (48 9)  (922 393)  (922 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 396)  (908 396)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 396)  (911 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 397)  (905 397)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 397)  (911 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (48 13)  (922 397)  (922 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 399)  (889 399)  routing T_17_24.tnr_op_4 <X> T_17_24.lc_trk_g3_4
 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 399)  (897 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (24 15)  (898 399)  (898 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6
 (25 15)  (899 399)  (899 399)  routing T_17_24.sp4_h_r_30 <X> T_17_24.lc_trk_g3_6


LogicTile_18_24

 (14 0)  (942 384)  (942 384)  routing T_18_24.bnr_op_0 <X> T_18_24.lc_trk_g0_0
 (21 0)  (949 384)  (949 384)  routing T_18_24.sp4_h_r_19 <X> T_18_24.lc_trk_g0_3
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 384)  (951 384)  routing T_18_24.sp4_h_r_19 <X> T_18_24.lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.sp4_h_r_19 <X> T_18_24.lc_trk_g0_3
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 384)  (962 384)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 384)  (964 384)  LC_0 Logic Functioning bit
 (37 0)  (965 384)  (965 384)  LC_0 Logic Functioning bit
 (38 0)  (966 384)  (966 384)  LC_0 Logic Functioning bit
 (39 0)  (967 384)  (967 384)  LC_0 Logic Functioning bit
 (40 0)  (968 384)  (968 384)  LC_0 Logic Functioning bit
 (41 0)  (969 384)  (969 384)  LC_0 Logic Functioning bit
 (14 1)  (942 385)  (942 385)  routing T_18_24.bnr_op_0 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (949 385)  (949 385)  routing T_18_24.sp4_h_r_19 <X> T_18_24.lc_trk_g0_3
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 385)  (953 385)  routing T_18_24.sp4_r_v_b_33 <X> T_18_24.lc_trk_g0_2
 (27 1)  (955 385)  (955 385)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 385)  (956 385)  routing T_18_24.lc_trk_g3_1 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 385)  (959 385)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 385)  (960 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 385)  (963 385)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.input_2_0
 (36 1)  (964 385)  (964 385)  LC_0 Logic Functioning bit
 (41 1)  (969 385)  (969 385)  LC_0 Logic Functioning bit
 (43 1)  (971 385)  (971 385)  LC_0 Logic Functioning bit
 (27 2)  (955 386)  (955 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 386)  (956 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 386)  (957 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 386)  (958 386)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 386)  (959 386)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 386)  (962 386)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 386)  (966 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (40 2)  (968 386)  (968 386)  LC_1 Logic Functioning bit
 (43 2)  (971 386)  (971 386)  LC_1 Logic Functioning bit
 (22 3)  (950 387)  (950 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 387)  (951 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (24 3)  (952 387)  (952 387)  routing T_18_24.sp4_v_b_22 <X> T_18_24.lc_trk_g0_6
 (28 3)  (956 387)  (956 387)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 387)  (958 387)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 387)  (960 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (961 387)  (961 387)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.input_2_1
 (35 3)  (963 387)  (963 387)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.input_2_1
 (37 3)  (965 387)  (965 387)  LC_1 Logic Functioning bit
 (38 3)  (966 387)  (966 387)  LC_1 Logic Functioning bit
 (40 3)  (968 387)  (968 387)  LC_1 Logic Functioning bit
 (41 3)  (969 387)  (969 387)  LC_1 Logic Functioning bit
 (17 4)  (945 388)  (945 388)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 388)  (946 388)  routing T_18_24.bnr_op_1 <X> T_18_24.lc_trk_g1_1
 (26 4)  (954 388)  (954 388)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 388)  (958 388)  routing T_18_24.lc_trk_g1_4 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 388)  (959 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 388)  (962 388)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 388)  (963 388)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (36 4)  (964 388)  (964 388)  LC_2 Logic Functioning bit
 (37 4)  (965 388)  (965 388)  LC_2 Logic Functioning bit
 (38 4)  (966 388)  (966 388)  LC_2 Logic Functioning bit
 (39 4)  (967 388)  (967 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (42 4)  (970 388)  (970 388)  LC_2 Logic Functioning bit
 (18 5)  (946 389)  (946 389)  routing T_18_24.bnr_op_1 <X> T_18_24.lc_trk_g1_1
 (22 5)  (950 389)  (950 389)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (951 389)  (951 389)  routing T_18_24.sp12_h_r_10 <X> T_18_24.lc_trk_g1_2
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g0_6 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 389)  (959 389)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 389)  (961 389)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (34 5)  (962 389)  (962 389)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.input_2_2
 (37 5)  (965 389)  (965 389)  LC_2 Logic Functioning bit
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (14 6)  (942 390)  (942 390)  routing T_18_24.wire_logic_cluster/lc_4/out <X> T_18_24.lc_trk_g1_4
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (950 390)  (950 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 390)  (951 390)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (24 6)  (952 390)  (952 390)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (25 6)  (953 390)  (953 390)  routing T_18_24.bnr_op_6 <X> T_18_24.lc_trk_g1_6
 (26 6)  (954 390)  (954 390)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 390)  (955 390)  routing T_18_24.lc_trk_g1_1 <X> T_18_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 390)  (957 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 390)  (959 390)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 390)  (960 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 390)  (962 390)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 390)  (966 390)  LC_3 Logic Functioning bit
 (39 6)  (967 390)  (967 390)  LC_3 Logic Functioning bit
 (42 6)  (970 390)  (970 390)  LC_3 Logic Functioning bit
 (43 6)  (971 390)  (971 390)  LC_3 Logic Functioning bit
 (17 7)  (945 391)  (945 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (946 391)  (946 391)  routing T_18_24.sp4_r_v_b_29 <X> T_18_24.lc_trk_g1_5
 (21 7)  (949 391)  (949 391)  routing T_18_24.sp4_h_r_7 <X> T_18_24.lc_trk_g1_7
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 391)  (953 391)  routing T_18_24.bnr_op_6 <X> T_18_24.lc_trk_g1_6
 (26 7)  (954 391)  (954 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 391)  (955 391)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 391)  (957 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 391)  (959 391)  routing T_18_24.lc_trk_g1_7 <X> T_18_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 391)  (960 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (962 391)  (962 391)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.input_2_3
 (35 7)  (963 391)  (963 391)  routing T_18_24.lc_trk_g1_2 <X> T_18_24.input_2_3
 (36 7)  (964 391)  (964 391)  LC_3 Logic Functioning bit
 (37 7)  (965 391)  (965 391)  LC_3 Logic Functioning bit
 (40 7)  (968 391)  (968 391)  LC_3 Logic Functioning bit
 (41 7)  (969 391)  (969 391)  LC_3 Logic Functioning bit
 (8 8)  (936 392)  (936 392)  routing T_18_24.sp4_v_b_1 <X> T_18_24.sp4_h_r_7
 (9 8)  (937 392)  (937 392)  routing T_18_24.sp4_v_b_1 <X> T_18_24.sp4_h_r_7
 (10 8)  (938 392)  (938 392)  routing T_18_24.sp4_v_b_1 <X> T_18_24.sp4_h_r_7
 (14 8)  (942 392)  (942 392)  routing T_18_24.rgt_op_0 <X> T_18_24.lc_trk_g2_0
 (15 8)  (943 392)  (943 392)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.rgt_op_1 <X> T_18_24.lc_trk_g2_1
 (22 8)  (950 392)  (950 392)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (952 392)  (952 392)  routing T_18_24.tnr_op_3 <X> T_18_24.lc_trk_g2_3
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 392)  (962 392)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 392)  (964 392)  LC_4 Logic Functioning bit
 (37 8)  (965 392)  (965 392)  LC_4 Logic Functioning bit
 (38 8)  (966 392)  (966 392)  LC_4 Logic Functioning bit
 (39 8)  (967 392)  (967 392)  LC_4 Logic Functioning bit
 (15 9)  (943 393)  (943 393)  routing T_18_24.rgt_op_0 <X> T_18_24.lc_trk_g2_0
 (17 9)  (945 393)  (945 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 393)  (958 393)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 393)  (968 393)  LC_4 Logic Functioning bit
 (41 9)  (969 393)  (969 393)  LC_4 Logic Functioning bit
 (42 9)  (970 393)  (970 393)  LC_4 Logic Functioning bit
 (43 9)  (971 393)  (971 393)  LC_4 Logic Functioning bit
 (48 9)  (976 393)  (976 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 10)  (953 394)  (953 394)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g2_6
 (28 10)  (956 394)  (956 394)  routing T_18_24.lc_trk_g2_0 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 394)  (959 394)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 394)  (961 394)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (40 10)  (968 394)  (968 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (50 10)  (978 394)  (978 394)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (979 394)  (979 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 395)  (956 395)  routing T_18_24.lc_trk_g2_3 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 395)  (965 395)  LC_5 Logic Functioning bit
 (38 11)  (966 395)  (966 395)  LC_5 Logic Functioning bit
 (40 11)  (968 395)  (968 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (48 11)  (976 395)  (976 395)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (945 396)  (945 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 396)  (949 396)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g3_3
 (22 12)  (950 396)  (950 396)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 396)  (952 396)  routing T_18_24.rgt_op_3 <X> T_18_24.lc_trk_g3_3
 (31 12)  (959 396)  (959 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (40 12)  (968 396)  (968 396)  LC_6 Logic Functioning bit
 (43 12)  (971 396)  (971 396)  LC_6 Logic Functioning bit
 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 397)  (955 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g3_3 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 397)  (960 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (41 13)  (969 397)  (969 397)  LC_6 Logic Functioning bit
 (42 13)  (970 397)  (970 397)  LC_6 Logic Functioning bit
 (48 13)  (976 397)  (976 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (944 398)  (944 398)  routing T_18_24.sp4_v_t_16 <X> T_18_24.lc_trk_g3_5
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 398)  (946 398)  routing T_18_24.sp4_v_t_16 <X> T_18_24.lc_trk_g3_5
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (949 399)  (949 399)  routing T_18_24.sp4_r_v_b_47 <X> T_18_24.lc_trk_g3_7


LogicTile_19_24

 (28 0)  (1010 384)  (1010 384)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 384)  (1011 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 384)  (1013 384)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 384)  (1017 384)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.input_2_0
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1008 385)  (1008 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 385)  (1010 385)  routing T_19_24.lc_trk_g2_2 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 385)  (1016 385)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.input_2_0
 (38 1)  (1020 385)  (1020 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (40 1)  (1022 385)  (1022 385)  LC_0 Logic Functioning bit
 (41 1)  (1023 385)  (1023 385)  LC_0 Logic Functioning bit
 (51 1)  (1033 385)  (1033 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (1008 386)  (1008 386)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (31 2)  (1013 386)  (1013 386)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 386)  (1014 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 386)  (1016 386)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_1/in_3
 (39 2)  (1021 386)  (1021 386)  LC_1 Logic Functioning bit
 (43 2)  (1025 386)  (1025 386)  LC_1 Logic Functioning bit
 (22 3)  (1004 387)  (1004 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 387)  (1005 387)  routing T_19_24.sp4_v_b_22 <X> T_19_24.lc_trk_g0_6
 (24 3)  (1006 387)  (1006 387)  routing T_19_24.sp4_v_b_22 <X> T_19_24.lc_trk_g0_6
 (27 3)  (1009 387)  (1009 387)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 387)  (1011 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 387)  (1014 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1015 387)  (1015 387)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.input_2_1
 (38 3)  (1020 387)  (1020 387)  LC_1 Logic Functioning bit
 (42 3)  (1024 387)  (1024 387)  LC_1 Logic Functioning bit
 (22 5)  (1004 389)  (1004 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (6 6)  (988 390)  (988 390)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_v_t_38
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1000 390)  (1000 390)  routing T_19_24.bnr_op_5 <X> T_19_24.lc_trk_g1_5
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.sp4_v_b_7 <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1005 390)  (1005 390)  routing T_19_24.sp4_v_b_7 <X> T_19_24.lc_trk_g1_7
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 390)  (1012 390)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 390)  (1016 390)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 390)  (1019 390)  LC_3 Logic Functioning bit
 (39 6)  (1021 390)  (1021 390)  LC_3 Logic Functioning bit
 (41 6)  (1023 390)  (1023 390)  LC_3 Logic Functioning bit
 (43 6)  (1025 390)  (1025 390)  LC_3 Logic Functioning bit
 (5 7)  (987 391)  (987 391)  routing T_19_24.sp4_v_b_0 <X> T_19_24.sp4_v_t_38
 (15 7)  (997 391)  (997 391)  routing T_19_24.bot_op_4 <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1000 391)  (1000 391)  routing T_19_24.bnr_op_5 <X> T_19_24.lc_trk_g1_5
 (26 7)  (1008 391)  (1008 391)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 391)  (1009 391)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 391)  (1012 391)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 391)  (1013 391)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 391)  (1022 391)  LC_3 Logic Functioning bit
 (41 7)  (1023 391)  (1023 391)  LC_3 Logic Functioning bit
 (42 7)  (1024 391)  (1024 391)  LC_3 Logic Functioning bit
 (43 7)  (1025 391)  (1025 391)  LC_3 Logic Functioning bit
 (15 8)  (997 392)  (997 392)  routing T_19_24.sp4_h_r_41 <X> T_19_24.lc_trk_g2_1
 (16 8)  (998 392)  (998 392)  routing T_19_24.sp4_h_r_41 <X> T_19_24.lc_trk_g2_1
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.sp4_h_r_41 <X> T_19_24.lc_trk_g2_1
 (28 8)  (1010 392)  (1010 392)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 392)  (1013 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (39 8)  (1021 392)  (1021 392)  LC_4 Logic Functioning bit
 (42 8)  (1024 392)  (1024 392)  LC_4 Logic Functioning bit
 (50 8)  (1032 392)  (1032 392)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (1000 393)  (1000 393)  routing T_19_24.sp4_h_r_41 <X> T_19_24.lc_trk_g2_1
 (22 9)  (1004 393)  (1004 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (39 9)  (1021 393)  (1021 393)  LC_4 Logic Functioning bit
 (42 9)  (1024 393)  (1024 393)  LC_4 Logic Functioning bit
 (5 10)  (987 394)  (987 394)  routing T_19_24.sp4_v_b_6 <X> T_19_24.sp4_h_l_43
 (26 10)  (1008 394)  (1008 394)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 394)  (1011 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 394)  (1013 394)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (39 10)  (1021 394)  (1021 394)  LC_5 Logic Functioning bit
 (40 10)  (1022 394)  (1022 394)  LC_5 Logic Functioning bit
 (42 10)  (1024 394)  (1024 394)  LC_5 Logic Functioning bit
 (46 10)  (1028 394)  (1028 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (7 11)  (989 395)  (989 395)  Column buffer control bit: LH_colbuf_cntl_2

 (27 11)  (1009 395)  (1009 395)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 395)  (1012 395)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 395)  (1013 395)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 395)  (1014 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1016 395)  (1016 395)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.input_2_5
 (35 11)  (1017 395)  (1017 395)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.input_2_5
 (36 11)  (1018 395)  (1018 395)  LC_5 Logic Functioning bit
 (38 11)  (1020 395)  (1020 395)  LC_5 Logic Functioning bit
 (39 11)  (1021 395)  (1021 395)  LC_5 Logic Functioning bit
 (42 11)  (1024 395)  (1024 395)  LC_5 Logic Functioning bit
 (43 11)  (1025 395)  (1025 395)  LC_5 Logic Functioning bit
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (39 12)  (1021 396)  (1021 396)  LC_6 Logic Functioning bit
 (40 12)  (1022 396)  (1022 396)  LC_6 Logic Functioning bit
 (41 12)  (1023 396)  (1023 396)  LC_6 Logic Functioning bit
 (51 12)  (1033 396)  (1033 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (1008 397)  (1008 397)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 397)  (1013 397)  routing T_19_24.lc_trk_g1_2 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.input_2_6
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (40 13)  (1022 397)  (1022 397)  LC_6 Logic Functioning bit
 (41 13)  (1023 397)  (1023 397)  LC_6 Logic Functioning bit
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (8 2)  (1044 386)  (1044 386)  routing T_20_24.sp4_v_t_36 <X> T_20_24.sp4_h_l_36
 (9 2)  (1045 386)  (1045 386)  routing T_20_24.sp4_v_t_36 <X> T_20_24.sp4_h_l_36
 (21 2)  (1057 386)  (1057 386)  routing T_20_24.sp4_v_b_15 <X> T_20_24.lc_trk_g0_7
 (22 2)  (1058 386)  (1058 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 386)  (1059 386)  routing T_20_24.sp4_v_b_15 <X> T_20_24.lc_trk_g0_7
 (21 3)  (1057 387)  (1057 387)  routing T_20_24.sp4_v_b_15 <X> T_20_24.lc_trk_g0_7
 (16 4)  (1052 388)  (1052 388)  routing T_20_24.sp4_v_b_9 <X> T_20_24.lc_trk_g1_1
 (17 4)  (1053 388)  (1053 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1054 388)  (1054 388)  routing T_20_24.sp4_v_b_9 <X> T_20_24.lc_trk_g1_1
 (18 5)  (1054 389)  (1054 389)  routing T_20_24.sp4_v_b_9 <X> T_20_24.lc_trk_g1_1
 (9 6)  (1045 390)  (1045 390)  routing T_20_24.sp4_v_b_4 <X> T_20_24.sp4_h_l_41
 (12 6)  (1048 390)  (1048 390)  routing T_20_24.sp4_v_b_5 <X> T_20_24.sp4_h_l_40
 (26 6)  (1062 390)  (1062 390)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 390)  (1063 390)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 390)  (1064 390)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 390)  (1070 390)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 390)  (1071 390)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.input_2_3
 (36 6)  (1072 390)  (1072 390)  LC_3 Logic Functioning bit
 (38 6)  (1074 390)  (1074 390)  LC_3 Logic Functioning bit
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (42 6)  (1078 390)  (1078 390)  LC_3 Logic Functioning bit
 (47 6)  (1083 390)  (1083 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (1062 391)  (1062 391)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 391)  (1064 391)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 391)  (1065 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 391)  (1066 391)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (1068 391)  (1068 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1071 391)  (1071 391)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.input_2_3
 (37 7)  (1073 391)  (1073 391)  LC_3 Logic Functioning bit
 (40 7)  (1076 391)  (1076 391)  LC_3 Logic Functioning bit
 (41 7)  (1077 391)  (1077 391)  LC_3 Logic Functioning bit
 (43 7)  (1079 391)  (1079 391)  LC_3 Logic Functioning bit
 (10 10)  (1046 394)  (1046 394)  routing T_20_24.sp4_v_b_2 <X> T_20_24.sp4_h_l_42
 (22 10)  (1058 394)  (1058 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1062 394)  (1062 394)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 394)  (1064 394)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 394)  (1069 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 394)  (1070 394)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (38 10)  (1074 394)  (1074 394)  LC_5 Logic Functioning bit
 (40 10)  (1076 394)  (1076 394)  LC_5 Logic Functioning bit
 (42 10)  (1078 394)  (1078 394)  LC_5 Logic Functioning bit
 (7 11)  (1043 395)  (1043 395)  Column buffer control bit: LH_colbuf_cntl_2

 (26 11)  (1062 395)  (1062 395)  routing T_20_24.lc_trk_g0_7 <X> T_20_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 395)  (1065 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 395)  (1066 395)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 395)  (1067 395)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (1076 395)  (1076 395)  LC_5 Logic Functioning bit
 (41 11)  (1077 395)  (1077 395)  LC_5 Logic Functioning bit
 (42 11)  (1078 395)  (1078 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1060 396)  (1060 396)  routing T_20_24.tnl_op_3 <X> T_20_24.lc_trk_g3_3
 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (1057 397)  (1057 397)  routing T_20_24.tnl_op_3 <X> T_20_24.lc_trk_g3_3
 (21 14)  (1057 398)  (1057 398)  routing T_20_24.sp4_v_t_18 <X> T_20_24.lc_trk_g3_7
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (1059 398)  (1059 398)  routing T_20_24.sp4_v_t_18 <X> T_20_24.lc_trk_g3_7
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (25 0)  (1115 384)  (1115 384)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g0_2
 (26 0)  (1116 384)  (1116 384)  routing T_21_24.lc_trk_g2_4 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 384)  (1118 384)  routing T_21_24.lc_trk_g2_1 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 384)  (1121 384)  routing T_21_24.lc_trk_g0_5 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (37 0)  (1127 384)  (1127 384)  LC_0 Logic Functioning bit
 (38 0)  (1128 384)  (1128 384)  LC_0 Logic Functioning bit
 (39 0)  (1129 384)  (1129 384)  LC_0 Logic Functioning bit
 (40 0)  (1130 384)  (1130 384)  LC_0 Logic Functioning bit
 (41 0)  (1131 384)  (1131 384)  LC_0 Logic Functioning bit
 (42 0)  (1132 384)  (1132 384)  LC_0 Logic Functioning bit
 (14 1)  (1104 385)  (1104 385)  routing T_21_24.sp4_r_v_b_35 <X> T_21_24.lc_trk_g0_0
 (17 1)  (1107 385)  (1107 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1112 385)  (1112 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1113 385)  (1113 385)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g0_2
 (25 1)  (1115 385)  (1115 385)  routing T_21_24.sp4_v_b_10 <X> T_21_24.lc_trk_g0_2
 (28 1)  (1118 385)  (1118 385)  routing T_21_24.lc_trk_g2_4 <X> T_21_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 385)  (1122 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1123 385)  (1123 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (34 1)  (1124 385)  (1124 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (35 1)  (1125 385)  (1125 385)  routing T_21_24.lc_trk_g3_3 <X> T_21_24.input_2_0
 (36 1)  (1126 385)  (1126 385)  LC_0 Logic Functioning bit
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (38 1)  (1128 385)  (1128 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (41 1)  (1131 385)  (1131 385)  LC_0 Logic Functioning bit
 (46 1)  (1136 385)  (1136 385)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (17 2)  (1107 386)  (1107 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (1111 386)  (1111 386)  routing T_21_24.sp4_v_b_15 <X> T_21_24.lc_trk_g0_7
 (22 2)  (1112 386)  (1112 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 386)  (1113 386)  routing T_21_24.sp4_v_b_15 <X> T_21_24.lc_trk_g0_7
 (14 3)  (1104 387)  (1104 387)  routing T_21_24.top_op_4 <X> T_21_24.lc_trk_g0_4
 (15 3)  (1105 387)  (1105 387)  routing T_21_24.top_op_4 <X> T_21_24.lc_trk_g0_4
 (17 3)  (1107 387)  (1107 387)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (1111 387)  (1111 387)  routing T_21_24.sp4_v_b_15 <X> T_21_24.lc_trk_g0_7
 (26 4)  (1116 388)  (1116 388)  routing T_21_24.lc_trk_g0_4 <X> T_21_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 388)  (1118 388)  routing T_21_24.lc_trk_g2_1 <X> T_21_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 388)  (1119 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 388)  (1121 388)  routing T_21_24.lc_trk_g0_5 <X> T_21_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 388)  (1122 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (43 4)  (1133 388)  (1133 388)  LC_2 Logic Functioning bit
 (29 5)  (1119 389)  (1119 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (1122 389)  (1122 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1123 389)  (1123 389)  routing T_21_24.lc_trk_g2_0 <X> T_21_24.input_2_2
 (40 5)  (1130 389)  (1130 389)  LC_2 Logic Functioning bit
 (42 5)  (1132 389)  (1132 389)  LC_2 Logic Functioning bit
 (43 5)  (1133 389)  (1133 389)  LC_2 Logic Functioning bit
 (46 5)  (1136 389)  (1136 389)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (1112 390)  (1112 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (15 7)  (1105 391)  (1105 391)  routing T_21_24.sp4_v_t_9 <X> T_21_24.lc_trk_g1_4
 (16 7)  (1106 391)  (1106 391)  routing T_21_24.sp4_v_t_9 <X> T_21_24.lc_trk_g1_4
 (17 7)  (1107 391)  (1107 391)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (1 8)  (1091 392)  (1091 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (17 8)  (1107 392)  (1107 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (1 9)  (1091 393)  (1091 393)  routing T_21_24.glb_netwk_4 <X> T_21_24.glb2local_1
 (15 9)  (1105 393)  (1105 393)  routing T_21_24.sp4_v_t_29 <X> T_21_24.lc_trk_g2_0
 (16 9)  (1106 393)  (1106 393)  routing T_21_24.sp4_v_t_29 <X> T_21_24.lc_trk_g2_0
 (17 9)  (1107 393)  (1107 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1112 393)  (1112 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1113 393)  (1113 393)  routing T_21_24.sp12_v_t_9 <X> T_21_24.lc_trk_g2_2
 (22 10)  (1112 394)  (1112 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 394)  (1113 394)  routing T_21_24.sp4_v_b_47 <X> T_21_24.lc_trk_g2_7
 (24 10)  (1114 394)  (1114 394)  routing T_21_24.sp4_v_b_47 <X> T_21_24.lc_trk_g2_7
 (26 10)  (1116 394)  (1116 394)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 394)  (1119 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (4 11)  (1094 395)  (1094 395)  routing T_21_24.sp4_v_b_1 <X> T_21_24.sp4_h_l_43
 (7 11)  (1097 395)  (1097 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (1104 395)  (1104 395)  routing T_21_24.sp12_v_b_20 <X> T_21_24.lc_trk_g2_4
 (16 11)  (1106 395)  (1106 395)  routing T_21_24.sp12_v_b_20 <X> T_21_24.lc_trk_g2_4
 (17 11)  (1107 395)  (1107 395)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (1116 395)  (1116 395)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 395)  (1117 395)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 395)  (1118 395)  routing T_21_24.lc_trk_g3_6 <X> T_21_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 395)  (1119 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 395)  (1126 395)  LC_5 Logic Functioning bit
 (38 11)  (1128 395)  (1128 395)  LC_5 Logic Functioning bit
 (41 11)  (1131 395)  (1131 395)  LC_5 Logic Functioning bit
 (43 11)  (1133 395)  (1133 395)  LC_5 Logic Functioning bit
 (22 12)  (1112 396)  (1112 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1113 396)  (1113 396)  routing T_21_24.sp4_v_t_30 <X> T_21_24.lc_trk_g3_3
 (24 12)  (1114 396)  (1114 396)  routing T_21_24.sp4_v_t_30 <X> T_21_24.lc_trk_g3_3
 (29 12)  (1119 396)  (1119 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 396)  (1120 396)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 396)  (1121 396)  routing T_21_24.lc_trk_g2_7 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 396)  (1122 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 396)  (1123 396)  routing T_21_24.lc_trk_g2_7 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (41 12)  (1131 396)  (1131 396)  LC_6 Logic Functioning bit
 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (13 13)  (1103 397)  (1103 397)  routing T_21_24.sp4_v_t_43 <X> T_21_24.sp4_h_r_11
 (26 13)  (1116 397)  (1116 397)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 397)  (1118 397)  routing T_21_24.lc_trk_g2_2 <X> T_21_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 397)  (1119 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 397)  (1120 397)  routing T_21_24.lc_trk_g0_7 <X> T_21_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 397)  (1121 397)  routing T_21_24.lc_trk_g2_7 <X> T_21_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 397)  (1122 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1125 397)  (1125 397)  routing T_21_24.lc_trk_g0_2 <X> T_21_24.input_2_6
 (17 14)  (1107 398)  (1107 398)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 398)  (1108 398)  routing T_21_24.wire_logic_cluster/lc_5/out <X> T_21_24.lc_trk_g3_5
 (26 14)  (1116 398)  (1116 398)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 398)  (1117 398)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 398)  (1118 398)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 398)  (1119 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 398)  (1120 398)  routing T_21_24.lc_trk_g3_5 <X> T_21_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 398)  (1121 398)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 398)  (1122 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 398)  (1124 398)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 398)  (1127 398)  LC_7 Logic Functioning bit
 (38 14)  (1128 398)  (1128 398)  LC_7 Logic Functioning bit
 (39 14)  (1129 398)  (1129 398)  LC_7 Logic Functioning bit
 (40 14)  (1130 398)  (1130 398)  LC_7 Logic Functioning bit
 (41 14)  (1131 398)  (1131 398)  LC_7 Logic Functioning bit
 (42 14)  (1132 398)  (1132 398)  LC_7 Logic Functioning bit
 (43 14)  (1133 398)  (1133 398)  LC_7 Logic Functioning bit
 (50 14)  (1140 398)  (1140 398)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1142 398)  (1142 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1112 399)  (1112 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (1117 399)  (1117 399)  routing T_21_24.lc_trk_g1_4 <X> T_21_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 399)  (1119 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 399)  (1121 399)  routing T_21_24.lc_trk_g1_7 <X> T_21_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 399)  (1126 399)  LC_7 Logic Functioning bit
 (37 15)  (1127 399)  (1127 399)  LC_7 Logic Functioning bit
 (38 15)  (1128 399)  (1128 399)  LC_7 Logic Functioning bit
 (39 15)  (1129 399)  (1129 399)  LC_7 Logic Functioning bit
 (40 15)  (1130 399)  (1130 399)  LC_7 Logic Functioning bit
 (41 15)  (1131 399)  (1131 399)  LC_7 Logic Functioning bit
 (42 15)  (1132 399)  (1132 399)  LC_7 Logic Functioning bit
 (43 15)  (1133 399)  (1133 399)  LC_7 Logic Functioning bit


LogicTile_22_24

 (16 0)  (1160 384)  (1160 384)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g0_1
 (17 0)  (1161 384)  (1161 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 384)  (1162 384)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g0_1
 (18 1)  (1162 385)  (1162 385)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g0_1
 (17 2)  (1161 386)  (1161 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (16 4)  (1160 388)  (1160 388)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g1_1
 (17 4)  (1161 388)  (1161 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1162 388)  (1162 388)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g1_1
 (18 5)  (1162 389)  (1162 389)  routing T_22_24.sp4_v_b_9 <X> T_22_24.lc_trk_g1_1
 (3 6)  (1147 390)  (1147 390)  routing T_22_24.sp12_v_b_0 <X> T_22_24.sp12_v_t_23
 (1 8)  (1145 392)  (1145 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (29 8)  (1173 392)  (1173 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 392)  (1175 392)  routing T_22_24.lc_trk_g0_5 <X> T_22_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 392)  (1176 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (1185 392)  (1185 392)  LC_4 Logic Functioning bit
 (43 8)  (1187 392)  (1187 392)  LC_4 Logic Functioning bit
 (1 9)  (1145 393)  (1145 393)  routing T_22_24.glb_netwk_4 <X> T_22_24.glb2local_1
 (41 9)  (1185 393)  (1185 393)  LC_4 Logic Functioning bit
 (43 9)  (1187 393)  (1187 393)  LC_4 Logic Functioning bit
 (46 9)  (1190 393)  (1190 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1161 394)  (1161 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (1170 394)  (1170 394)  routing T_22_24.lc_trk_g0_5 <X> T_22_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 394)  (1171 394)  routing T_22_24.lc_trk_g1_1 <X> T_22_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 394)  (1173 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 394)  (1176 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 394)  (1177 394)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 394)  (1178 394)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 394)  (1179 394)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.input_2_5
 (36 10)  (1180 394)  (1180 394)  LC_5 Logic Functioning bit
 (38 10)  (1182 394)  (1182 394)  LC_5 Logic Functioning bit
 (40 10)  (1184 394)  (1184 394)  LC_5 Logic Functioning bit
 (41 10)  (1185 394)  (1185 394)  LC_5 Logic Functioning bit
 (42 10)  (1186 394)  (1186 394)  LC_5 Logic Functioning bit
 (43 10)  (1187 394)  (1187 394)  LC_5 Logic Functioning bit
 (18 11)  (1162 395)  (1162 395)  routing T_22_24.sp4_r_v_b_37 <X> T_22_24.lc_trk_g2_5
 (29 11)  (1173 395)  (1173 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 395)  (1175 395)  routing T_22_24.lc_trk_g3_3 <X> T_22_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 395)  (1176 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1177 395)  (1177 395)  routing T_22_24.lc_trk_g2_5 <X> T_22_24.input_2_5
 (37 11)  (1181 395)  (1181 395)  LC_5 Logic Functioning bit
 (38 11)  (1182 395)  (1182 395)  LC_5 Logic Functioning bit
 (39 11)  (1183 395)  (1183 395)  LC_5 Logic Functioning bit
 (40 11)  (1184 395)  (1184 395)  LC_5 Logic Functioning bit
 (41 11)  (1185 395)  (1185 395)  LC_5 Logic Functioning bit
 (42 11)  (1186 395)  (1186 395)  LC_5 Logic Functioning bit
 (21 12)  (1165 396)  (1165 396)  routing T_22_24.sp12_v_t_0 <X> T_22_24.lc_trk_g3_3
 (22 12)  (1166 396)  (1166 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1168 396)  (1168 396)  routing T_22_24.sp12_v_t_0 <X> T_22_24.lc_trk_g3_3
 (7 13)  (1151 397)  (1151 397)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (1165 397)  (1165 397)  routing T_22_24.sp12_v_t_0 <X> T_22_24.lc_trk_g3_3
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (5 0)  (1203 384)  (1203 384)  routing T_23_24.sp4_v_b_6 <X> T_23_24.sp4_h_r_0
 (27 0)  (1225 384)  (1225 384)  routing T_23_24.lc_trk_g1_4 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 384)  (1227 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 384)  (1228 384)  routing T_23_24.lc_trk_g1_4 <X> T_23_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 384)  (1230 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 384)  (1231 384)  routing T_23_24.lc_trk_g2_1 <X> T_23_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 384)  (1233 384)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.input_2_0
 (36 0)  (1234 384)  (1234 384)  LC_0 Logic Functioning bit
 (41 0)  (1239 384)  (1239 384)  LC_0 Logic Functioning bit
 (43 0)  (1241 384)  (1241 384)  LC_0 Logic Functioning bit
 (45 0)  (1243 384)  (1243 384)  LC_0 Logic Functioning bit
 (47 0)  (1245 384)  (1245 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1250 384)  (1250 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (1202 385)  (1202 385)  routing T_23_24.sp4_v_b_6 <X> T_23_24.sp4_h_r_0
 (6 1)  (1204 385)  (1204 385)  routing T_23_24.sp4_v_b_6 <X> T_23_24.sp4_h_r_0
 (28 1)  (1226 385)  (1226 385)  routing T_23_24.lc_trk_g2_0 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 385)  (1227 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 385)  (1230 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1231 385)  (1231 385)  routing T_23_24.lc_trk_g2_4 <X> T_23_24.input_2_0
 (36 1)  (1234 385)  (1234 385)  LC_0 Logic Functioning bit
 (40 1)  (1238 385)  (1238 385)  LC_0 Logic Functioning bit
 (42 1)  (1240 385)  (1240 385)  LC_0 Logic Functioning bit
 (0 2)  (1198 386)  (1198 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 386)  (1199 386)  routing T_23_24.glb_netwk_6 <X> T_23_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 386)  (1200 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1214 386)  (1214 386)  routing T_23_24.sp12_h_r_13 <X> T_23_24.lc_trk_g0_5
 (17 2)  (1215 386)  (1215 386)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (0 4)  (1198 388)  (1198 388)  routing T_23_24.lc_trk_g2_2 <X> T_23_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 388)  (1199 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 388)  (1219 388)  routing T_23_24.sp4_h_r_11 <X> T_23_24.lc_trk_g1_3
 (22 4)  (1220 388)  (1220 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1221 388)  (1221 388)  routing T_23_24.sp4_h_r_11 <X> T_23_24.lc_trk_g1_3
 (24 4)  (1222 388)  (1222 388)  routing T_23_24.sp4_h_r_11 <X> T_23_24.lc_trk_g1_3
 (1 5)  (1199 389)  (1199 389)  routing T_23_24.lc_trk_g2_2 <X> T_23_24.wire_logic_cluster/lc_7/cen
 (3 6)  (1201 390)  (1201 390)  routing T_23_24.sp12_v_b_0 <X> T_23_24.sp12_v_t_23
 (14 6)  (1212 390)  (1212 390)  routing T_23_24.lft_op_4 <X> T_23_24.lc_trk_g1_4
 (15 6)  (1213 390)  (1213 390)  routing T_23_24.lft_op_5 <X> T_23_24.lc_trk_g1_5
 (17 6)  (1215 390)  (1215 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1216 390)  (1216 390)  routing T_23_24.lft_op_5 <X> T_23_24.lc_trk_g1_5
 (15 7)  (1213 391)  (1213 391)  routing T_23_24.lft_op_4 <X> T_23_24.lc_trk_g1_4
 (17 7)  (1215 391)  (1215 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (8 8)  (1206 392)  (1206 392)  routing T_23_24.sp4_h_l_42 <X> T_23_24.sp4_h_r_7
 (14 8)  (1212 392)  (1212 392)  routing T_23_24.sp4_h_l_21 <X> T_23_24.lc_trk_g2_0
 (17 8)  (1215 392)  (1215 392)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1216 392)  (1216 392)  routing T_23_24.bnl_op_1 <X> T_23_24.lc_trk_g2_1
 (21 8)  (1219 392)  (1219 392)  routing T_23_24.sp4_h_r_35 <X> T_23_24.lc_trk_g2_3
 (22 8)  (1220 392)  (1220 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 392)  (1221 392)  routing T_23_24.sp4_h_r_35 <X> T_23_24.lc_trk_g2_3
 (24 8)  (1222 392)  (1222 392)  routing T_23_24.sp4_h_r_35 <X> T_23_24.lc_trk_g2_3
 (25 8)  (1223 392)  (1223 392)  routing T_23_24.sp4_v_t_23 <X> T_23_24.lc_trk_g2_2
 (15 9)  (1213 393)  (1213 393)  routing T_23_24.sp4_h_l_21 <X> T_23_24.lc_trk_g2_0
 (16 9)  (1214 393)  (1214 393)  routing T_23_24.sp4_h_l_21 <X> T_23_24.lc_trk_g2_0
 (17 9)  (1215 393)  (1215 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1216 393)  (1216 393)  routing T_23_24.bnl_op_1 <X> T_23_24.lc_trk_g2_1
 (22 9)  (1220 393)  (1220 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1221 393)  (1221 393)  routing T_23_24.sp4_v_t_23 <X> T_23_24.lc_trk_g2_2
 (25 9)  (1223 393)  (1223 393)  routing T_23_24.sp4_v_t_23 <X> T_23_24.lc_trk_g2_2
 (10 10)  (1208 394)  (1208 394)  routing T_23_24.sp4_v_b_2 <X> T_23_24.sp4_h_l_42
 (14 10)  (1212 394)  (1212 394)  routing T_23_24.sp4_v_b_36 <X> T_23_24.lc_trk_g2_4
 (14 11)  (1212 395)  (1212 395)  routing T_23_24.sp4_v_b_36 <X> T_23_24.lc_trk_g2_4
 (16 11)  (1214 395)  (1214 395)  routing T_23_24.sp4_v_b_36 <X> T_23_24.lc_trk_g2_4
 (17 11)  (1215 395)  (1215 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (16 12)  (1214 396)  (1214 396)  routing T_23_24.sp12_v_t_6 <X> T_23_24.lc_trk_g3_1
 (17 12)  (1215 396)  (1215 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (28 12)  (1226 396)  (1226 396)  routing T_23_24.lc_trk_g2_3 <X> T_23_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 396)  (1227 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 396)  (1230 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 396)  (1231 396)  routing T_23_24.lc_trk_g2_1 <X> T_23_24.wire_logic_cluster/lc_6/in_3
 (42 12)  (1240 396)  (1240 396)  LC_6 Logic Functioning bit
 (43 12)  (1241 396)  (1241 396)  LC_6 Logic Functioning bit
 (45 12)  (1243 396)  (1243 396)  LC_6 Logic Functioning bit
 (47 12)  (1245 396)  (1245 396)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (1250 396)  (1250 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (1205 397)  (1205 397)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (1225 397)  (1225 397)  routing T_23_24.lc_trk_g3_1 <X> T_23_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 397)  (1226 397)  routing T_23_24.lc_trk_g3_1 <X> T_23_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 397)  (1227 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 397)  (1228 397)  routing T_23_24.lc_trk_g2_3 <X> T_23_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 397)  (1230 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1232 397)  (1232 397)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.input_2_6
 (35 13)  (1233 397)  (1233 397)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.input_2_6
 (37 13)  (1235 397)  (1235 397)  LC_6 Logic Functioning bit
 (39 13)  (1237 397)  (1237 397)  LC_6 Logic Functioning bit
 (42 13)  (1240 397)  (1240 397)  LC_6 Logic Functioning bit
 (43 13)  (1241 397)  (1241 397)  LC_6 Logic Functioning bit
 (21 14)  (1219 398)  (1219 398)  routing T_23_24.wire_logic_cluster/lc_7/out <X> T_23_24.lc_trk_g3_7
 (22 14)  (1220 398)  (1220 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1225 398)  (1225 398)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 398)  (1226 398)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 398)  (1227 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 398)  (1228 398)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 398)  (1229 398)  routing T_23_24.lc_trk_g1_5 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 398)  (1230 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 398)  (1232 398)  routing T_23_24.lc_trk_g1_5 <X> T_23_24.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 398)  (1233 398)  routing T_23_24.lc_trk_g0_5 <X> T_23_24.input_2_7
 (37 14)  (1235 398)  (1235 398)  LC_7 Logic Functioning bit
 (41 14)  (1239 398)  (1239 398)  LC_7 Logic Functioning bit
 (42 14)  (1240 398)  (1240 398)  LC_7 Logic Functioning bit
 (43 14)  (1241 398)  (1241 398)  LC_7 Logic Functioning bit
 (45 14)  (1243 398)  (1243 398)  LC_7 Logic Functioning bit
 (47 14)  (1245 398)  (1245 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6

 (28 15)  (1226 399)  (1226 399)  routing T_23_24.lc_trk_g2_1 <X> T_23_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 399)  (1227 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 399)  (1228 399)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 399)  (1230 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (1236 399)  (1236 399)  LC_7 Logic Functioning bit
 (40 15)  (1238 399)  (1238 399)  LC_7 Logic Functioning bit
 (41 15)  (1239 399)  (1239 399)  LC_7 Logic Functioning bit
 (42 15)  (1240 399)  (1240 399)  LC_7 Logic Functioning bit
 (46 15)  (1244 399)  (1244 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_24

 (17 0)  (1269 384)  (1269 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1270 384)  (1270 384)  routing T_24_24.wire_logic_cluster/lc_1/out <X> T_24_24.lc_trk_g0_1
 (25 0)  (1277 384)  (1277 384)  routing T_24_24.sp4_h_l_7 <X> T_24_24.lc_trk_g0_2
 (28 0)  (1280 384)  (1280 384)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 384)  (1281 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 384)  (1282 384)  routing T_24_24.lc_trk_g2_5 <X> T_24_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 384)  (1283 384)  routing T_24_24.lc_trk_g0_5 <X> T_24_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 384)  (1284 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 384)  (1289 384)  LC_0 Logic Functioning bit
 (39 0)  (1291 384)  (1291 384)  LC_0 Logic Functioning bit
 (41 0)  (1293 384)  (1293 384)  LC_0 Logic Functioning bit
 (42 0)  (1294 384)  (1294 384)  LC_0 Logic Functioning bit
 (45 0)  (1297 384)  (1297 384)  LC_0 Logic Functioning bit
 (46 0)  (1298 384)  (1298 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1299 384)  (1299 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1266 385)  (1266 385)  routing T_24_24.sp4_h_r_0 <X> T_24_24.lc_trk_g0_0
 (15 1)  (1267 385)  (1267 385)  routing T_24_24.sp4_h_r_0 <X> T_24_24.lc_trk_g0_0
 (16 1)  (1268 385)  (1268 385)  routing T_24_24.sp4_h_r_0 <X> T_24_24.lc_trk_g0_0
 (17 1)  (1269 385)  (1269 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1274 385)  (1274 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1275 385)  (1275 385)  routing T_24_24.sp4_h_l_7 <X> T_24_24.lc_trk_g0_2
 (24 1)  (1276 385)  (1276 385)  routing T_24_24.sp4_h_l_7 <X> T_24_24.lc_trk_g0_2
 (25 1)  (1277 385)  (1277 385)  routing T_24_24.sp4_h_l_7 <X> T_24_24.lc_trk_g0_2
 (29 1)  (1281 385)  (1281 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1284 385)  (1284 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1285 385)  (1285 385)  routing T_24_24.lc_trk_g2_0 <X> T_24_24.input_2_0
 (37 1)  (1289 385)  (1289 385)  LC_0 Logic Functioning bit
 (39 1)  (1291 385)  (1291 385)  LC_0 Logic Functioning bit
 (40 1)  (1292 385)  (1292 385)  LC_0 Logic Functioning bit
 (43 1)  (1295 385)  (1295 385)  LC_0 Logic Functioning bit
 (0 2)  (1252 386)  (1252 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 386)  (1253 386)  routing T_24_24.glb_netwk_6 <X> T_24_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 386)  (1254 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1267 386)  (1267 386)  routing T_24_24.sp4_h_r_13 <X> T_24_24.lc_trk_g0_5
 (16 2)  (1268 386)  (1268 386)  routing T_24_24.sp4_h_r_13 <X> T_24_24.lc_trk_g0_5
 (17 2)  (1269 386)  (1269 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1270 386)  (1270 386)  routing T_24_24.sp4_h_r_13 <X> T_24_24.lc_trk_g0_5
 (25 2)  (1277 386)  (1277 386)  routing T_24_24.sp12_h_l_5 <X> T_24_24.lc_trk_g0_6
 (26 2)  (1278 386)  (1278 386)  routing T_24_24.lc_trk_g0_5 <X> T_24_24.wire_logic_cluster/lc_1/in_0
 (29 2)  (1281 386)  (1281 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 386)  (1282 386)  routing T_24_24.lc_trk_g0_4 <X> T_24_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 386)  (1284 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 386)  (1285 386)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 386)  (1286 386)  routing T_24_24.lc_trk_g3_1 <X> T_24_24.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 386)  (1288 386)  LC_1 Logic Functioning bit
 (37 2)  (1289 386)  (1289 386)  LC_1 Logic Functioning bit
 (38 2)  (1290 386)  (1290 386)  LC_1 Logic Functioning bit
 (42 2)  (1294 386)  (1294 386)  LC_1 Logic Functioning bit
 (45 2)  (1297 386)  (1297 386)  LC_1 Logic Functioning bit
 (14 3)  (1266 387)  (1266 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (15 3)  (1267 387)  (1267 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (16 3)  (1268 387)  (1268 387)  routing T_24_24.sp4_h_r_4 <X> T_24_24.lc_trk_g0_4
 (17 3)  (1269 387)  (1269 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1274 387)  (1274 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1276 387)  (1276 387)  routing T_24_24.sp12_h_l_5 <X> T_24_24.lc_trk_g0_6
 (25 3)  (1277 387)  (1277 387)  routing T_24_24.sp12_h_l_5 <X> T_24_24.lc_trk_g0_6
 (29 3)  (1281 387)  (1281 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 387)  (1284 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1289 387)  (1289 387)  LC_1 Logic Functioning bit
 (38 3)  (1290 387)  (1290 387)  LC_1 Logic Functioning bit
 (39 3)  (1291 387)  (1291 387)  LC_1 Logic Functioning bit
 (41 3)  (1293 387)  (1293 387)  LC_1 Logic Functioning bit
 (46 3)  (1298 387)  (1298 387)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (52 3)  (1304 387)  (1304 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (1253 388)  (1253 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1253 389)  (1253 389)  routing T_24_24.lc_trk_g0_2 <X> T_24_24.wire_logic_cluster/lc_7/cen
 (14 8)  (1266 392)  (1266 392)  routing T_24_24.wire_logic_cluster/lc_0/out <X> T_24_24.lc_trk_g2_0
 (17 9)  (1269 393)  (1269 393)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (15 10)  (1267 394)  (1267 394)  routing T_24_24.sp4_h_l_24 <X> T_24_24.lc_trk_g2_5
 (16 10)  (1268 394)  (1268 394)  routing T_24_24.sp4_h_l_24 <X> T_24_24.lc_trk_g2_5
 (17 10)  (1269 394)  (1269 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 394)  (1270 394)  routing T_24_24.sp4_h_l_24 <X> T_24_24.lc_trk_g2_5
 (15 11)  (1267 395)  (1267 395)  routing T_24_24.sp4_v_t_33 <X> T_24_24.lc_trk_g2_4
 (16 11)  (1268 395)  (1268 395)  routing T_24_24.sp4_v_t_33 <X> T_24_24.lc_trk_g2_4
 (17 11)  (1269 395)  (1269 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (14 12)  (1266 396)  (1266 396)  routing T_24_24.sp4_h_l_21 <X> T_24_24.lc_trk_g3_0
 (15 12)  (1267 396)  (1267 396)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g3_1
 (16 12)  (1268 396)  (1268 396)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g3_1
 (17 12)  (1269 396)  (1269 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 396)  (1270 396)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g3_1
 (26 12)  (1278 396)  (1278 396)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 396)  (1279 396)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 396)  (1280 396)  routing T_24_24.lc_trk_g3_0 <X> T_24_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 396)  (1281 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 396)  (1283 396)  routing T_24_24.lc_trk_g0_5 <X> T_24_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 396)  (1284 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 396)  (1287 396)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.input_2_6
 (36 12)  (1288 396)  (1288 396)  LC_6 Logic Functioning bit
 (41 12)  (1293 396)  (1293 396)  LC_6 Logic Functioning bit
 (43 12)  (1295 396)  (1295 396)  LC_6 Logic Functioning bit
 (45 12)  (1297 396)  (1297 396)  LC_6 Logic Functioning bit
 (15 13)  (1267 397)  (1267 397)  routing T_24_24.sp4_h_l_21 <X> T_24_24.lc_trk_g3_0
 (16 13)  (1268 397)  (1268 397)  routing T_24_24.sp4_h_l_21 <X> T_24_24.lc_trk_g3_0
 (17 13)  (1269 397)  (1269 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1270 397)  (1270 397)  routing T_24_24.sp4_h_r_41 <X> T_24_24.lc_trk_g3_1
 (26 13)  (1278 397)  (1278 397)  routing T_24_24.lc_trk_g0_6 <X> T_24_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 397)  (1281 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 397)  (1284 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1285 397)  (1285 397)  routing T_24_24.lc_trk_g2_4 <X> T_24_24.input_2_6
 (36 13)  (1288 397)  (1288 397)  LC_6 Logic Functioning bit
 (40 13)  (1292 397)  (1292 397)  LC_6 Logic Functioning bit
 (42 13)  (1294 397)  (1294 397)  LC_6 Logic Functioning bit
 (46 13)  (1298 397)  (1298 397)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (1305 397)  (1305 397)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp4_v_b_1 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 384)  (1324 384)  routing T_25_24.sp4_v_b_1 <X> T_25_24.lc_trk_g0_1
 (25 0)  (1331 384)  (1331 384)  routing T_25_24.sp4_v_b_10 <X> T_25_24.lc_trk_g0_2
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_v_b_10 <X> T_25_24.lc_trk_g0_2
 (25 1)  (1331 385)  (1331 385)  routing T_25_24.sp4_v_b_10 <X> T_25_24.lc_trk_g0_2
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 386)  (1317 386)  routing T_25_24.sp4_v_b_6 <X> T_25_24.sp4_v_t_39
 (13 2)  (1319 386)  (1319 386)  routing T_25_24.sp4_v_b_6 <X> T_25_24.sp4_v_t_39
 (19 2)  (1325 386)  (1325 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 390)  (1323 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (8 7)  (1314 391)  (1314 391)  routing T_25_24.sp4_v_b_1 <X> T_25_24.sp4_v_t_41
 (10 7)  (1316 391)  (1316 391)  routing T_25_24.sp4_v_b_1 <X> T_25_24.sp4_v_t_41
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (38 9)  (1344 393)  (1344 393)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (12 10)  (1318 394)  (1318 394)  routing T_25_24.sp4_h_r_5 <X> T_25_24.sp4_h_l_45
 (13 11)  (1319 395)  (1319 395)  routing T_25_24.sp4_h_r_5 <X> T_25_24.sp4_h_l_45
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (29 0)  (1377 384)  (1377 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1378 384)  (1378 384)  routing T_26_24.lc_trk_g0_7 <X> T_26_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 384)  (1380 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 384)  (1384 384)  LC_0 Logic Functioning bit
 (37 0)  (1385 384)  (1385 384)  LC_0 Logic Functioning bit
 (38 0)  (1386 384)  (1386 384)  LC_0 Logic Functioning bit
 (39 0)  (1387 384)  (1387 384)  LC_0 Logic Functioning bit
 (44 0)  (1392 384)  (1392 384)  LC_0 Logic Functioning bit
 (46 0)  (1394 384)  (1394 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (1378 385)  (1378 385)  routing T_26_24.lc_trk_g0_7 <X> T_26_24.wire_logic_cluster/lc_0/in_1
 (40 1)  (1388 385)  (1388 385)  LC_0 Logic Functioning bit
 (41 1)  (1389 385)  (1389 385)  LC_0 Logic Functioning bit
 (42 1)  (1390 385)  (1390 385)  LC_0 Logic Functioning bit
 (43 1)  (1391 385)  (1391 385)  LC_0 Logic Functioning bit
 (49 1)  (1397 385)  (1397 385)  Carry_In_Mux bit 

 (11 2)  (1359 386)  (1359 386)  routing T_26_24.sp4_v_b_11 <X> T_26_24.sp4_v_t_39
 (22 2)  (1370 386)  (1370 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1371 386)  (1371 386)  routing T_26_24.sp12_h_l_12 <X> T_26_24.lc_trk_g0_7
 (28 2)  (1376 386)  (1376 386)  routing T_26_24.lc_trk_g2_4 <X> T_26_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 386)  (1377 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1378 386)  (1378 386)  routing T_26_24.lc_trk_g2_4 <X> T_26_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 386)  (1380 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1384 386)  (1384 386)  LC_1 Logic Functioning bit
 (37 2)  (1385 386)  (1385 386)  LC_1 Logic Functioning bit
 (38 2)  (1386 386)  (1386 386)  LC_1 Logic Functioning bit
 (39 2)  (1387 386)  (1387 386)  LC_1 Logic Functioning bit
 (44 2)  (1392 386)  (1392 386)  LC_1 Logic Functioning bit
 (47 2)  (1395 386)  (1395 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (10 3)  (1358 387)  (1358 387)  routing T_26_24.sp4_h_l_45 <X> T_26_24.sp4_v_t_36
 (12 3)  (1360 387)  (1360 387)  routing T_26_24.sp4_v_b_11 <X> T_26_24.sp4_v_t_39
 (40 3)  (1388 387)  (1388 387)  LC_1 Logic Functioning bit
 (41 3)  (1389 387)  (1389 387)  LC_1 Logic Functioning bit
 (42 3)  (1390 387)  (1390 387)  LC_1 Logic Functioning bit
 (43 3)  (1391 387)  (1391 387)  LC_1 Logic Functioning bit
 (15 4)  (1363 388)  (1363 388)  routing T_26_24.top_op_1 <X> T_26_24.lc_trk_g1_1
 (17 4)  (1365 388)  (1365 388)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1370 388)  (1370 388)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1371 388)  (1371 388)  routing T_26_24.sp12_h_r_11 <X> T_26_24.lc_trk_g1_3
 (27 4)  (1375 388)  (1375 388)  routing T_26_24.lc_trk_g1_2 <X> T_26_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 388)  (1377 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 388)  (1380 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1384 388)  (1384 388)  LC_2 Logic Functioning bit
 (37 4)  (1385 388)  (1385 388)  LC_2 Logic Functioning bit
 (38 4)  (1386 388)  (1386 388)  LC_2 Logic Functioning bit
 (39 4)  (1387 388)  (1387 388)  LC_2 Logic Functioning bit
 (44 4)  (1392 388)  (1392 388)  LC_2 Logic Functioning bit
 (18 5)  (1366 389)  (1366 389)  routing T_26_24.top_op_1 <X> T_26_24.lc_trk_g1_1
 (22 5)  (1370 389)  (1370 389)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1372 389)  (1372 389)  routing T_26_24.top_op_2 <X> T_26_24.lc_trk_g1_2
 (25 5)  (1373 389)  (1373 389)  routing T_26_24.top_op_2 <X> T_26_24.lc_trk_g1_2
 (30 5)  (1378 389)  (1378 389)  routing T_26_24.lc_trk_g1_2 <X> T_26_24.wire_logic_cluster/lc_2/in_1
 (40 5)  (1388 389)  (1388 389)  LC_2 Logic Functioning bit
 (41 5)  (1389 389)  (1389 389)  LC_2 Logic Functioning bit
 (42 5)  (1390 389)  (1390 389)  LC_2 Logic Functioning bit
 (43 5)  (1391 389)  (1391 389)  LC_2 Logic Functioning bit
 (13 6)  (1361 390)  (1361 390)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_40
 (16 6)  (1364 390)  (1364 390)  routing T_26_24.sp12_h_r_13 <X> T_26_24.lc_trk_g1_5
 (17 6)  (1365 390)  (1365 390)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1375 390)  (1375 390)  routing T_26_24.lc_trk_g1_1 <X> T_26_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 390)  (1377 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 390)  (1380 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1384 390)  (1384 390)  LC_3 Logic Functioning bit
 (37 6)  (1385 390)  (1385 390)  LC_3 Logic Functioning bit
 (38 6)  (1386 390)  (1386 390)  LC_3 Logic Functioning bit
 (39 6)  (1387 390)  (1387 390)  LC_3 Logic Functioning bit
 (44 6)  (1392 390)  (1392 390)  LC_3 Logic Functioning bit
 (40 7)  (1388 391)  (1388 391)  LC_3 Logic Functioning bit
 (41 7)  (1389 391)  (1389 391)  LC_3 Logic Functioning bit
 (42 7)  (1390 391)  (1390 391)  LC_3 Logic Functioning bit
 (43 7)  (1391 391)  (1391 391)  LC_3 Logic Functioning bit
 (27 8)  (1375 392)  (1375 392)  routing T_26_24.lc_trk_g3_0 <X> T_26_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 392)  (1376 392)  routing T_26_24.lc_trk_g3_0 <X> T_26_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 392)  (1377 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 392)  (1380 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1384 392)  (1384 392)  LC_4 Logic Functioning bit
 (37 8)  (1385 392)  (1385 392)  LC_4 Logic Functioning bit
 (38 8)  (1386 392)  (1386 392)  LC_4 Logic Functioning bit
 (39 8)  (1387 392)  (1387 392)  LC_4 Logic Functioning bit
 (44 8)  (1392 392)  (1392 392)  LC_4 Logic Functioning bit
 (46 8)  (1394 392)  (1394 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (1384 393)  (1384 393)  LC_4 Logic Functioning bit
 (37 9)  (1385 393)  (1385 393)  LC_4 Logic Functioning bit
 (38 9)  (1386 393)  (1386 393)  LC_4 Logic Functioning bit
 (39 9)  (1387 393)  (1387 393)  LC_4 Logic Functioning bit
 (11 10)  (1359 394)  (1359 394)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_45
 (14 10)  (1362 394)  (1362 394)  routing T_26_24.sp4_h_r_36 <X> T_26_24.lc_trk_g2_4
 (27 10)  (1375 394)  (1375 394)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 394)  (1377 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 394)  (1378 394)  routing T_26_24.lc_trk_g1_5 <X> T_26_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 394)  (1380 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1384 394)  (1384 394)  LC_5 Logic Functioning bit
 (37 10)  (1385 394)  (1385 394)  LC_5 Logic Functioning bit
 (38 10)  (1386 394)  (1386 394)  LC_5 Logic Functioning bit
 (39 10)  (1387 394)  (1387 394)  LC_5 Logic Functioning bit
 (44 10)  (1392 394)  (1392 394)  LC_5 Logic Functioning bit
 (48 10)  (1396 394)  (1396 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (12 11)  (1360 395)  (1360 395)  routing T_26_24.sp4_v_b_5 <X> T_26_24.sp4_v_t_45
 (15 11)  (1363 395)  (1363 395)  routing T_26_24.sp4_h_r_36 <X> T_26_24.lc_trk_g2_4
 (16 11)  (1364 395)  (1364 395)  routing T_26_24.sp4_h_r_36 <X> T_26_24.lc_trk_g2_4
 (17 11)  (1365 395)  (1365 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (1384 395)  (1384 395)  LC_5 Logic Functioning bit
 (37 11)  (1385 395)  (1385 395)  LC_5 Logic Functioning bit
 (38 11)  (1386 395)  (1386 395)  LC_5 Logic Functioning bit
 (39 11)  (1387 395)  (1387 395)  LC_5 Logic Functioning bit
 (14 12)  (1362 396)  (1362 396)  routing T_26_24.sp4_h_r_40 <X> T_26_24.lc_trk_g3_0
 (27 12)  (1375 396)  (1375 396)  routing T_26_24.lc_trk_g3_2 <X> T_26_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (1376 396)  (1376 396)  routing T_26_24.lc_trk_g3_2 <X> T_26_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 396)  (1377 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 396)  (1380 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1384 396)  (1384 396)  LC_6 Logic Functioning bit
 (37 12)  (1385 396)  (1385 396)  LC_6 Logic Functioning bit
 (38 12)  (1386 396)  (1386 396)  LC_6 Logic Functioning bit
 (39 12)  (1387 396)  (1387 396)  LC_6 Logic Functioning bit
 (44 12)  (1392 396)  (1392 396)  LC_6 Logic Functioning bit
 (46 12)  (1394 396)  (1394 396)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (11 13)  (1359 397)  (1359 397)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_h_r_11
 (13 13)  (1361 397)  (1361 397)  routing T_26_24.sp4_h_l_38 <X> T_26_24.sp4_h_r_11
 (14 13)  (1362 397)  (1362 397)  routing T_26_24.sp4_h_r_40 <X> T_26_24.lc_trk_g3_0
 (15 13)  (1363 397)  (1363 397)  routing T_26_24.sp4_h_r_40 <X> T_26_24.lc_trk_g3_0
 (16 13)  (1364 397)  (1364 397)  routing T_26_24.sp4_h_r_40 <X> T_26_24.lc_trk_g3_0
 (17 13)  (1365 397)  (1365 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1370 397)  (1370 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1371 397)  (1371 397)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g3_2
 (24 13)  (1372 397)  (1372 397)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g3_2
 (25 13)  (1373 397)  (1373 397)  routing T_26_24.sp4_h_l_15 <X> T_26_24.lc_trk_g3_2
 (30 13)  (1378 397)  (1378 397)  routing T_26_24.lc_trk_g3_2 <X> T_26_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (1384 397)  (1384 397)  LC_6 Logic Functioning bit
 (37 13)  (1385 397)  (1385 397)  LC_6 Logic Functioning bit
 (38 13)  (1386 397)  (1386 397)  LC_6 Logic Functioning bit
 (39 13)  (1387 397)  (1387 397)  LC_6 Logic Functioning bit
 (27 14)  (1375 398)  (1375 398)  routing T_26_24.lc_trk_g1_3 <X> T_26_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 398)  (1377 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 398)  (1380 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 398)  (1385 398)  LC_7 Logic Functioning bit
 (39 14)  (1387 398)  (1387 398)  LC_7 Logic Functioning bit
 (41 14)  (1389 398)  (1389 398)  LC_7 Logic Functioning bit
 (43 14)  (1391 398)  (1391 398)  LC_7 Logic Functioning bit
 (7 15)  (1355 399)  (1355 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (1378 399)  (1378 399)  routing T_26_24.lc_trk_g1_3 <X> T_26_24.wire_logic_cluster/lc_7/in_1
 (37 15)  (1385 399)  (1385 399)  LC_7 Logic Functioning bit
 (39 15)  (1387 399)  (1387 399)  LC_7 Logic Functioning bit
 (41 15)  (1389 399)  (1389 399)  LC_7 Logic Functioning bit
 (43 15)  (1391 399)  (1391 399)  LC_7 Logic Functioning bit
 (47 15)  (1395 399)  (1395 399)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (8 8)  (1572 392)  (1572 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7
 (10 8)  (1574 392)  (1574 392)  routing T_30_24.sp4_h_l_46 <X> T_30_24.sp4_h_r_7
 (2 12)  (1566 396)  (1566 396)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 387)  (1739 387)  routing T_33_24.span4_horz_31 <X> T_33_24.span4_vert_b_1
 (5 10)  (1731 394)  (1731 394)  routing T_33_24.span4_vert_b_3 <X> T_33_24.lc_trk_g1_3
 (7 10)  (1733 394)  (1733 394)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_3 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 394)  (1739 394)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (8 11)  (1734 395)  (1734 395)  routing T_33_24.span4_vert_b_3 <X> T_33_24.lc_trk_g1_3
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_3 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 395)  (1738 395)  routing T_33_24.lc_trk_g1_6 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (4 14)  (1730 398)  (1730 398)  routing T_33_24.span4_horz_46 <X> T_33_24.lc_trk_g1_6
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit
 (4 15)  (1730 399)  (1730 399)  routing T_33_24.span4_horz_46 <X> T_33_24.lc_trk_g1_6
 (5 15)  (1731 399)  (1731 399)  routing T_33_24.span4_horz_46 <X> T_33_24.lc_trk_g1_6
 (6 15)  (1732 399)  (1732 399)  routing T_33_24.span4_horz_46 <X> T_33_24.lc_trk_g1_6
 (7 15)  (1733 399)  (1733 399)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6


LogicTile_7_23

 (10 9)  (352 377)  (352 377)  routing T_7_23.sp4_h_r_2 <X> T_7_23.sp4_v_b_7
 (4 14)  (346 382)  (346 382)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_44
 (6 14)  (348 382)  (348 382)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_44
 (5 15)  (347 383)  (347 383)  routing T_7_23.sp4_h_r_3 <X> T_7_23.sp4_v_t_44


RAM_Tile_8_23

 (9 3)  (405 371)  (405 371)  routing T_8_23.sp4_v_b_1 <X> T_8_23.sp4_v_t_36
 (4 6)  (400 374)  (400 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_38
 (6 6)  (402 374)  (402 374)  routing T_8_23.sp4_v_b_7 <X> T_8_23.sp4_v_t_38
 (11 6)  (407 374)  (407 374)  routing T_8_23.sp4_v_b_9 <X> T_8_23.sp4_v_t_40
 (13 6)  (409 374)  (409 374)  routing T_8_23.sp4_v_b_9 <X> T_8_23.sp4_v_t_40
 (4 13)  (400 381)  (400 381)  routing T_8_23.sp4_v_t_41 <X> T_8_23.sp4_h_r_9


LogicTile_9_23

 (0 2)  (438 370)  (438 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (1 2)  (439 370)  (439 370)  routing T_9_23.glb_netwk_6 <X> T_9_23.wire_logic_cluster/lc_7/clk
 (2 2)  (440 370)  (440 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 7)  (447 375)  (447 375)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_41
 (12 8)  (450 376)  (450 376)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_h_r_8
 (25 8)  (463 376)  (463 376)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g2_2
 (11 9)  (449 377)  (449 377)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_h_r_8
 (13 9)  (451 377)  (451 377)  routing T_9_23.sp4_v_b_2 <X> T_9_23.sp4_h_r_8
 (22 9)  (460 377)  (460 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 377)  (462 377)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g2_2
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 378)  (456 378)  routing T_9_23.wire_logic_cluster/lc_5/out <X> T_9_23.lc_trk_g2_5
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 378)  (466 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 378)  (473 378)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.input_2_5
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (45 10)  (483 378)  (483 378)  LC_5 Logic Functioning bit
 (46 10)  (484 378)  (484 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 379)  (469 379)  routing T_9_23.lc_trk_g2_2 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 379)  (470 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 379)  (471 379)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.input_2_5
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (14 13)  (452 381)  (452 381)  routing T_9_23.sp4_r_v_b_40 <X> T_9_23.lc_trk_g3_0
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (16 14)  (454 382)  (454 382)  routing T_9_23.sp4_v_b_37 <X> T_9_23.lc_trk_g3_5
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 382)  (456 382)  routing T_9_23.sp4_v_b_37 <X> T_9_23.lc_trk_g3_5
 (18 15)  (456 383)  (456 383)  routing T_9_23.sp4_v_b_37 <X> T_9_23.lc_trk_g3_5


LogicTile_10_23

 (14 0)  (506 368)  (506 368)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (15 0)  (507 368)  (507 368)  routing T_10_23.sp4_h_l_4 <X> T_10_23.lc_trk_g0_1
 (16 0)  (508 368)  (508 368)  routing T_10_23.sp4_h_l_4 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 368)  (510 368)  routing T_10_23.sp4_h_l_4 <X> T_10_23.lc_trk_g0_1
 (22 0)  (514 368)  (514 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (515 368)  (515 368)  routing T_10_23.sp4_v_b_19 <X> T_10_23.lc_trk_g0_3
 (24 0)  (516 368)  (516 368)  routing T_10_23.sp4_v_b_19 <X> T_10_23.lc_trk_g0_3
 (25 0)  (517 368)  (517 368)  routing T_10_23.wire_logic_cluster/lc_2/out <X> T_10_23.lc_trk_g0_2
 (15 1)  (507 369)  (507 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (16 1)  (508 369)  (508 369)  routing T_10_23.sp4_h_r_8 <X> T_10_23.lc_trk_g0_0
 (17 1)  (509 369)  (509 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (510 369)  (510 369)  routing T_10_23.sp4_h_l_4 <X> T_10_23.lc_trk_g0_1
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (513 370)  (513 370)  routing T_10_23.wire_logic_cluster/lc_7/out <X> T_10_23.lc_trk_g0_7
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 370)  (523 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (41 3)  (533 371)  (533 371)  LC_1 Logic Functioning bit
 (43 3)  (535 371)  (535 371)  LC_1 Logic Functioning bit
 (29 4)  (521 372)  (521 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 372)  (522 372)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 372)  (523 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (532 372)  (532 372)  LC_2 Logic Functioning bit
 (50 4)  (542 372)  (542 372)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (522 373)  (522 373)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 373)  (523 373)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (40 5)  (532 373)  (532 373)  LC_2 Logic Functioning bit
 (51 5)  (543 373)  (543 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (496 374)  (496 374)  routing T_10_23.sp4_v_b_7 <X> T_10_23.sp4_v_t_38
 (6 6)  (498 374)  (498 374)  routing T_10_23.sp4_v_b_7 <X> T_10_23.sp4_v_t_38
 (25 6)  (517 374)  (517 374)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 374)  (519 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 374)  (520 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g3_5 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (42 6)  (534 374)  (534 374)  LC_3 Logic Functioning bit
 (45 6)  (537 374)  (537 374)  LC_3 Logic Functioning bit
 (46 6)  (538 374)  (538 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (542 374)  (542 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (515 375)  (515 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (24 7)  (516 375)  (516 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (25 7)  (517 375)  (517 375)  routing T_10_23.sp4_h_l_11 <X> T_10_23.lc_trk_g1_6
 (26 7)  (518 375)  (518 375)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 375)  (519 375)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (40 7)  (532 375)  (532 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (47 7)  (539 375)  (539 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (515 376)  (515 376)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g2_3
 (24 8)  (516 376)  (516 376)  routing T_10_23.sp4_v_t_30 <X> T_10_23.lc_trk_g2_3
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g3_4 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 376)  (527 376)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 377)  (524 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (525 377)  (525 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (35 9)  (527 377)  (527 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.input_2_4
 (36 9)  (528 377)  (528 377)  LC_4 Logic Functioning bit
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (11 10)  (503 378)  (503 378)  routing T_10_23.sp4_v_b_0 <X> T_10_23.sp4_v_t_45
 (13 10)  (505 378)  (505 378)  routing T_10_23.sp4_v_b_0 <X> T_10_23.sp4_v_t_45
 (14 10)  (506 378)  (506 378)  routing T_10_23.rgt_op_4 <X> T_10_23.lc_trk_g2_4
 (17 10)  (509 378)  (509 378)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 378)  (510 378)  routing T_10_23.wire_logic_cluster/lc_5/out <X> T_10_23.lc_trk_g2_5
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 378)  (518 378)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (520 378)  (520 378)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 378)  (521 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 378)  (522 378)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 378)  (527 378)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.input_2_5
 (42 10)  (534 378)  (534 378)  LC_5 Logic Functioning bit
 (43 10)  (535 378)  (535 378)  LC_5 Logic Functioning bit
 (45 10)  (537 378)  (537 378)  LC_5 Logic Functioning bit
 (51 10)  (543 378)  (543 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (507 379)  (507 379)  routing T_10_23.rgt_op_4 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (513 379)  (513 379)  routing T_10_23.sp4_r_v_b_39 <X> T_10_23.lc_trk_g2_7
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 379)  (517 379)  routing T_10_23.sp4_r_v_b_38 <X> T_10_23.lc_trk_g2_6
 (26 11)  (518 379)  (518 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 379)  (520 379)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 379)  (521 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 379)  (522 379)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 379)  (523 379)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 379)  (524 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (525 379)  (525 379)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.input_2_5
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (39 11)  (531 379)  (531 379)  LC_5 Logic Functioning bit
 (42 11)  (534 379)  (534 379)  LC_5 Logic Functioning bit
 (43 11)  (535 379)  (535 379)  LC_5 Logic Functioning bit
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.wire_logic_cluster/lc_1/out <X> T_10_23.lc_trk_g3_1
 (26 12)  (518 380)  (518 380)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (41 12)  (533 380)  (533 380)  LC_6 Logic Functioning bit
 (43 12)  (535 380)  (535 380)  LC_6 Logic Functioning bit
 (26 13)  (518 381)  (518 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 381)  (519 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g3_7 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g0_3 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (40 13)  (532 381)  (532 381)  LC_6 Logic Functioning bit
 (42 13)  (534 381)  (534 381)  LC_6 Logic Functioning bit
 (14 14)  (506 382)  (506 382)  routing T_10_23.wire_logic_cluster/lc_4/out <X> T_10_23.lc_trk_g3_4
 (16 14)  (508 382)  (508 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (17 14)  (509 382)  (509 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 382)  (510 382)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (21 14)  (513 382)  (513 382)  routing T_10_23.rgt_op_7 <X> T_10_23.lc_trk_g3_7
 (22 14)  (514 382)  (514 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 382)  (516 382)  routing T_10_23.rgt_op_7 <X> T_10_23.lc_trk_g3_7
 (25 14)  (517 382)  (517 382)  routing T_10_23.wire_logic_cluster/lc_6/out <X> T_10_23.lc_trk_g3_6
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 382)  (532 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (45 14)  (537 382)  (537 382)  LC_7 Logic Functioning bit
 (50 14)  (542 382)  (542 382)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (509 383)  (509 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (510 383)  (510 383)  routing T_10_23.sp4_v_b_37 <X> T_10_23.lc_trk_g3_5
 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (40 15)  (532 383)  (532 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (15 0)  (561 368)  (561 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (17 0)  (563 368)  (563 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 368)  (564 368)  routing T_11_23.lft_op_1 <X> T_11_23.lc_trk_g0_1
 (25 0)  (571 368)  (571 368)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g0_2
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (554 371)  (554 371)  routing T_11_23.sp4_h_r_1 <X> T_11_23.sp4_v_t_36
 (9 3)  (555 371)  (555 371)  routing T_11_23.sp4_h_r_1 <X> T_11_23.sp4_v_t_36
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (39 4)  (585 372)  (585 372)  LC_2 Logic Functioning bit
 (40 4)  (586 372)  (586 372)  LC_2 Logic Functioning bit
 (42 4)  (588 372)  (588 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (40 5)  (586 373)  (586 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (15 6)  (561 374)  (561 374)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g1_5
 (16 6)  (562 374)  (562 374)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g1_5
 (17 7)  (563 375)  (563 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (18 7)  (564 375)  (564 375)  routing T_11_23.sp4_h_r_21 <X> T_11_23.lc_trk_g1_5
 (14 8)  (560 376)  (560 376)  routing T_11_23.sp4_h_l_21 <X> T_11_23.lc_trk_g2_0
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 376)  (579 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 376)  (580 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (15 9)  (561 377)  (561 377)  routing T_11_23.sp4_h_l_21 <X> T_11_23.lc_trk_g2_0
 (16 9)  (562 377)  (562 377)  routing T_11_23.sp4_h_l_21 <X> T_11_23.lc_trk_g2_0
 (17 9)  (563 377)  (563 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (572 377)  (572 377)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 377)  (575 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 377)  (576 377)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (40 9)  (586 377)  (586 377)  LC_4 Logic Functioning bit
 (42 9)  (588 377)  (588 377)  LC_4 Logic Functioning bit
 (21 10)  (567 378)  (567 378)  routing T_11_23.wire_logic_cluster/lc_7/out <X> T_11_23.lc_trk_g2_7
 (22 10)  (568 378)  (568 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (572 378)  (572 378)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 378)  (574 378)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 378)  (575 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 378)  (577 378)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 378)  (579 378)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (38 10)  (584 378)  (584 378)  LC_5 Logic Functioning bit
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (573 379)  (573 379)  routing T_11_23.lc_trk_g1_4 <X> T_11_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 379)  (575 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 379)  (576 379)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_5/in_1
 (26 14)  (572 382)  (572 382)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 382)  (573 382)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 382)  (579 382)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 382)  (581 382)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (42 14)  (588 382)  (588 382)  LC_7 Logic Functioning bit
 (43 14)  (589 382)  (589 382)  LC_7 Logic Functioning bit
 (45 14)  (591 382)  (591 382)  LC_7 Logic Functioning bit
 (14 15)  (560 383)  (560 383)  routing T_11_23.sp4_h_l_17 <X> T_11_23.lc_trk_g3_4
 (15 15)  (561 383)  (561 383)  routing T_11_23.sp4_h_l_17 <X> T_11_23.lc_trk_g3_4
 (16 15)  (562 383)  (562 383)  routing T_11_23.sp4_h_l_17 <X> T_11_23.lc_trk_g3_4
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (27 15)  (573 383)  (573 383)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 383)  (574 383)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 383)  (575 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 383)  (578 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 383)  (579 383)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (35 15)  (581 383)  (581 383)  routing T_11_23.lc_trk_g2_7 <X> T_11_23.input_2_7
 (38 15)  (584 383)  (584 383)  LC_7 Logic Functioning bit
 (42 15)  (588 383)  (588 383)  LC_7 Logic Functioning bit
 (43 15)  (589 383)  (589 383)  LC_7 Logic Functioning bit


LogicTile_12_23

 (4 0)  (604 368)  (604 368)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_v_b_0
 (6 0)  (606 368)  (606 368)  routing T_12_23.sp4_v_t_41 <X> T_12_23.sp4_v_b_0
 (11 0)  (611 368)  (611 368)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_v_b_2
 (21 0)  (621 368)  (621 368)  routing T_12_23.bnr_op_3 <X> T_12_23.lc_trk_g0_3
 (22 0)  (622 368)  (622 368)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (625 368)  (625 368)  routing T_12_23.lft_op_2 <X> T_12_23.lc_trk_g0_2
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (45 0)  (645 368)  (645 368)  LC_0 Logic Functioning bit
 (21 1)  (621 369)  (621 369)  routing T_12_23.bnr_op_3 <X> T_12_23.lc_trk_g0_3
 (22 1)  (622 369)  (622 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 369)  (624 369)  routing T_12_23.lft_op_2 <X> T_12_23.lc_trk_g0_2
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g0_2 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 369)  (630 369)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g0_3 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (42 1)  (642 369)  (642 369)  LC_0 Logic Functioning bit
 (47 1)  (647 369)  (647 369)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 370)  (621 370)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g0_7
 (22 2)  (622 370)  (622 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 370)  (624 370)  routing T_12_23.lft_op_7 <X> T_12_23.lc_trk_g0_7
 (0 4)  (600 372)  (600 372)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 373)  (601 373)  routing T_12_23.lc_trk_g2_2 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (10 5)  (610 373)  (610 373)  routing T_12_23.sp4_h_r_11 <X> T_12_23.sp4_v_b_4
 (22 9)  (622 377)  (622 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 377)  (625 377)  routing T_12_23.sp4_r_v_b_34 <X> T_12_23.lc_trk_g2_2
 (4 12)  (604 380)  (604 380)  routing T_12_23.sp4_h_l_44 <X> T_12_23.sp4_v_b_9
 (5 13)  (605 381)  (605 381)  routing T_12_23.sp4_h_l_44 <X> T_12_23.sp4_v_b_9
 (4 14)  (604 382)  (604 382)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_v_t_44
 (5 15)  (605 383)  (605 383)  routing T_12_23.sp4_h_r_9 <X> T_12_23.sp4_v_t_44


LogicTile_13_23

 (3 0)  (657 368)  (657 368)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_v_b_0
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 370)  (667 370)  routing T_13_23.sp4_v_b_2 <X> T_13_23.sp4_v_t_39
 (3 4)  (657 372)  (657 372)  routing T_13_23.sp12_v_t_23 <X> T_13_23.sp12_h_r_0
 (21 4)  (675 372)  (675 372)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 372)  (688 372)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (39 4)  (693 372)  (693 372)  LC_2 Logic Functioning bit
 (41 4)  (695 372)  (695 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (45 4)  (699 372)  (699 372)  LC_2 Logic Functioning bit
 (46 4)  (700 372)  (700 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (680 373)  (680 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 373)  (682 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 373)  (683 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 373)  (690 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (40 5)  (694 373)  (694 373)  LC_2 Logic Functioning bit
 (42 5)  (696 373)  (696 373)  LC_2 Logic Functioning bit
 (10 6)  (664 374)  (664 374)  routing T_13_23.sp4_v_b_11 <X> T_13_23.sp4_h_l_41
 (28 6)  (682 374)  (682 374)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 374)  (691 374)  LC_3 Logic Functioning bit
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 375)  (690 375)  LC_3 Logic Functioning bit
 (37 7)  (691 375)  (691 375)  LC_3 Logic Functioning bit
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (48 7)  (702 375)  (702 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 376)  (679 376)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (25 9)  (679 377)  (679 377)  routing T_13_23.sp4_v_t_23 <X> T_13_23.lc_trk_g2_2
 (14 10)  (668 378)  (668 378)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g2_4
 (14 11)  (668 379)  (668 379)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g2_4
 (15 11)  (669 379)  (669 379)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g2_4
 (17 11)  (671 379)  (671 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (25 12)  (679 380)  (679 380)  routing T_13_23.wire_logic_cluster/lc_2/out <X> T_13_23.lc_trk_g3_2
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 382)  (654 382)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 383)  (655 383)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_7/s_r


LogicTile_15_23

 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_v_b_1
 (10 1)  (772 369)  (772 369)  routing T_15_23.sp4_v_t_40 <X> T_15_23.sp4_v_b_1
 (8 2)  (770 370)  (770 370)  routing T_15_23.sp4_h_r_5 <X> T_15_23.sp4_h_l_36
 (10 2)  (772 370)  (772 370)  routing T_15_23.sp4_h_r_5 <X> T_15_23.sp4_h_l_36
 (19 4)  (781 372)  (781 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 376)  (793 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 376)  (795 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 376)  (796 376)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 376)  (797 376)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.input_2_4
 (40 8)  (802 376)  (802 376)  LC_4 Logic Functioning bit
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 377)  (792 377)  routing T_15_23.lc_trk_g3_2 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 377)  (793 377)  routing T_15_23.lc_trk_g3_6 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 377)  (795 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.input_2_4
 (14 11)  (776 379)  (776 379)  routing T_15_23.sp12_v_b_20 <X> T_15_23.lc_trk_g2_4
 (16 11)  (778 379)  (778 379)  routing T_15_23.sp12_v_b_20 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (25 12)  (787 380)  (787 380)  routing T_15_23.sp4_v_t_23 <X> T_15_23.lc_trk_g3_2
 (22 13)  (784 381)  (784 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 381)  (785 381)  routing T_15_23.sp4_v_t_23 <X> T_15_23.lc_trk_g3_2
 (25 13)  (787 381)  (787 381)  routing T_15_23.sp4_v_t_23 <X> T_15_23.lc_trk_g3_2
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (787 382)  (787 382)  routing T_15_23.sp4_v_b_30 <X> T_15_23.lc_trk_g3_6
 (18 15)  (780 383)  (780 383)  routing T_15_23.sp4_r_v_b_45 <X> T_15_23.lc_trk_g3_5
 (22 15)  (784 383)  (784 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (785 383)  (785 383)  routing T_15_23.sp4_v_b_30 <X> T_15_23.lc_trk_g3_6


LogicTile_16_23

 (15 0)  (831 368)  (831 368)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (16 0)  (832 368)  (832 368)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (837 368)  (837 368)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (840 368)  (840 368)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g0_3
 (25 0)  (841 368)  (841 368)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (26 0)  (842 368)  (842 368)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 368)  (848 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 368)  (849 368)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 368)  (852 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (40 0)  (856 368)  (856 368)  LC_0 Logic Functioning bit
 (43 0)  (859 368)  (859 368)  LC_0 Logic Functioning bit
 (18 1)  (834 369)  (834 369)  routing T_16_23.sp4_h_r_1 <X> T_16_23.lc_trk_g0_1
 (21 1)  (837 369)  (837 369)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g0_3
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 369)  (839 369)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.sp4_h_r_10 <X> T_16_23.lc_trk_g0_2
 (28 1)  (844 369)  (844 369)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 369)  (845 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 369)  (847 369)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 369)  (849 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (34 1)  (850 369)  (850 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (35 1)  (851 369)  (851 369)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.input_2_0
 (39 1)  (855 369)  (855 369)  LC_0 Logic Functioning bit
 (40 1)  (856 369)  (856 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (43 1)  (859 369)  (859 369)  LC_0 Logic Functioning bit
 (14 2)  (830 370)  (830 370)  routing T_16_23.sp4_v_t_1 <X> T_16_23.lc_trk_g0_4
 (25 2)  (841 370)  (841 370)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g0_6
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 370)  (847 370)  routing T_16_23.lc_trk_g0_4 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (40 2)  (856 370)  (856 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (50 2)  (866 370)  (866 370)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (830 371)  (830 371)  routing T_16_23.sp4_v_t_1 <X> T_16_23.lc_trk_g0_4
 (16 3)  (832 371)  (832 371)  routing T_16_23.sp4_v_t_1 <X> T_16_23.lc_trk_g0_4
 (17 3)  (833 371)  (833 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g0_6
 (25 3)  (841 371)  (841 371)  routing T_16_23.sp4_h_l_11 <X> T_16_23.lc_trk_g0_6
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (839 373)  (839 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (24 5)  (840 373)  (840 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (25 5)  (841 373)  (841 373)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g1_2
 (4 6)  (820 374)  (820 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_v_t_38
 (6 6)  (822 374)  (822 374)  routing T_16_23.sp4_v_b_7 <X> T_16_23.sp4_v_t_38
 (15 6)  (831 374)  (831 374)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (16 6)  (832 374)  (832 374)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 374)  (846 374)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 374)  (851 374)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (37 6)  (853 374)  (853 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (40 6)  (856 374)  (856 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (14 7)  (830 375)  (830 375)  routing T_16_23.sp4_r_v_b_28 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (834 375)  (834 375)  routing T_16_23.sp4_h_r_5 <X> T_16_23.lc_trk_g1_5
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 375)  (846 375)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 375)  (847 375)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 375)  (849 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_3
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (43 7)  (859 375)  (859 375)  LC_3 Logic Functioning bit
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 376)  (834 376)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g2_1
 (21 8)  (837 376)  (837 376)  routing T_16_23.sp4_h_r_43 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_h_r_43 <X> T_16_23.lc_trk_g2_3
 (24 8)  (840 376)  (840 376)  routing T_16_23.sp4_h_r_43 <X> T_16_23.lc_trk_g2_3
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 376)  (849 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (43 8)  (859 376)  (859 376)  LC_4 Logic Functioning bit
 (50 8)  (866 376)  (866 376)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (837 377)  (837 377)  routing T_16_23.sp4_h_r_43 <X> T_16_23.lc_trk_g2_3
 (26 9)  (842 377)  (842 377)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 377)  (846 377)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 377)  (847 377)  routing T_16_23.lc_trk_g3_2 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (37 9)  (853 377)  (853 377)  LC_4 Logic Functioning bit
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (24 10)  (840 378)  (840 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 378)  (844 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 378)  (846 378)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 378)  (851 378)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 379)  (849 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (34 11)  (850 379)  (850 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.input_2_5
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 380)  (839 380)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g3_3
 (24 12)  (840 380)  (840 380)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g3_3
 (25 12)  (841 380)  (841 380)  routing T_16_23.rgt_op_2 <X> T_16_23.lc_trk_g3_2
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (50 12)  (866 380)  (866 380)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 381)  (838 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 381)  (840 381)  routing T_16_23.rgt_op_2 <X> T_16_23.lc_trk_g3_2
 (27 13)  (843 381)  (843 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 381)  (844 381)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (38 13)  (854 381)  (854 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (43 13)  (859 381)  (859 381)  LC_6 Logic Functioning bit
 (11 14)  (827 382)  (827 382)  routing T_16_23.sp4_v_b_3 <X> T_16_23.sp4_v_t_46
 (13 14)  (829 382)  (829 382)  routing T_16_23.sp4_v_b_3 <X> T_16_23.sp4_v_t_46
 (15 14)  (831 382)  (831 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (16 14)  (832 382)  (832 382)  routing T_16_23.sp4_v_t_32 <X> T_16_23.lc_trk_g3_5
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (15 15)  (831 383)  (831 383)  routing T_16_23.sp4_v_t_33 <X> T_16_23.lc_trk_g3_4
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp4_v_t_33 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_17_23

 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 368)  (907 368)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (914 368)  (914 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (14 1)  (888 369)  (888 369)  routing T_17_23.sp4_r_v_b_35 <X> T_17_23.lc_trk_g0_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 369)  (902 369)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g3_6 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (38 1)  (912 369)  (912 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (48 1)  (922 369)  (922 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 370)  (897 370)  routing T_17_23.sp4_v_b_23 <X> T_17_23.lc_trk_g0_7
 (24 2)  (898 370)  (898 370)  routing T_17_23.sp4_v_b_23 <X> T_17_23.lc_trk_g0_7
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 370)  (905 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 370)  (908 370)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (43 2)  (917 370)  (917 370)  LC_1 Logic Functioning bit
 (14 3)  (888 371)  (888 371)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g0_4
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_h_r_4 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 371)  (911 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (43 3)  (917 371)  (917 371)  LC_1 Logic Functioning bit
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 372)  (897 372)  routing T_17_23.sp4_v_b_19 <X> T_17_23.lc_trk_g1_3
 (24 4)  (898 372)  (898 372)  routing T_17_23.sp4_v_b_19 <X> T_17_23.lc_trk_g1_3
 (28 4)  (902 372)  (902 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 372)  (905 372)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 372)  (909 372)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_2
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (40 4)  (914 372)  (914 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (26 5)  (900 373)  (900 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 373)  (901 373)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 373)  (903 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 373)  (905 373)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 373)  (906 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (907 373)  (907 373)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_2
 (37 5)  (911 373)  (911 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (40 5)  (914 373)  (914 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (4 6)  (878 374)  (878 374)  routing T_17_23.sp4_v_b_3 <X> T_17_23.sp4_v_t_38
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 374)  (907 374)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 374)  (912 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (43 6)  (917 374)  (917 374)  LC_3 Logic Functioning bit
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 375)  (898 375)  routing T_17_23.bot_op_6 <X> T_17_23.lc_trk_g1_6
 (26 7)  (900 375)  (900 375)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 375)  (901 375)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g3_2 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 375)  (907 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.input_2_3
 (35 7)  (909 375)  (909 375)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (40 7)  (914 375)  (914 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (15 8)  (889 376)  (889 376)  routing T_17_23.tnr_op_1 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (896 376)  (896 376)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (898 376)  (898 376)  routing T_17_23.tnr_op_3 <X> T_17_23.lc_trk_g2_3
 (27 8)  (901 376)  (901 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 376)  (905 376)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 376)  (907 376)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 376)  (911 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (40 8)  (914 376)  (914 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (27 9)  (901 377)  (901 377)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 377)  (902 377)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 377)  (903 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 377)  (905 377)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 377)  (906 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (912 377)  (912 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (40 9)  (914 377)  (914 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (48 9)  (922 377)  (922 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (888 378)  (888 378)  routing T_17_23.sp4_v_t_17 <X> T_17_23.lc_trk_g2_4
 (15 10)  (889 378)  (889 378)  routing T_17_23.tnr_op_5 <X> T_17_23.lc_trk_g2_5
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (895 378)  (895 378)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g2_7
 (22 10)  (896 378)  (896 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 378)  (898 378)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g2_7
 (25 10)  (899 378)  (899 378)  routing T_17_23.rgt_op_6 <X> T_17_23.lc_trk_g2_6
 (26 10)  (900 378)  (900 378)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 378)  (902 378)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 378)  (905 378)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (37 10)  (911 378)  (911 378)  LC_5 Logic Functioning bit
 (38 10)  (912 378)  (912 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (40 10)  (914 378)  (914 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (43 10)  (917 378)  (917 378)  LC_5 Logic Functioning bit
 (4 11)  (878 379)  (878 379)  routing T_17_23.sp4_h_r_10 <X> T_17_23.sp4_h_l_43
 (6 11)  (880 379)  (880 379)  routing T_17_23.sp4_h_r_10 <X> T_17_23.sp4_h_l_43
 (16 11)  (890 379)  (890 379)  routing T_17_23.sp4_v_t_17 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 379)  (898 379)  routing T_17_23.rgt_op_6 <X> T_17_23.lc_trk_g2_6
 (26 11)  (900 379)  (900 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 379)  (902 379)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 379)  (903 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 379)  (906 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 379)  (907 379)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.input_2_5
 (34 11)  (908 379)  (908 379)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.input_2_5
 (38 11)  (912 379)  (912 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (43 11)  (917 379)  (917 379)  LC_5 Logic Functioning bit
 (15 12)  (889 380)  (889 380)  routing T_17_23.rgt_op_1 <X> T_17_23.lc_trk_g3_1
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 380)  (892 380)  routing T_17_23.rgt_op_1 <X> T_17_23.lc_trk_g3_1
 (21 12)  (895 380)  (895 380)  routing T_17_23.rgt_op_3 <X> T_17_23.lc_trk_g3_3
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 380)  (898 380)  routing T_17_23.rgt_op_3 <X> T_17_23.lc_trk_g3_3
 (27 12)  (901 380)  (901 380)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 380)  (902 380)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 380)  (907 380)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 380)  (911 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (40 12)  (914 380)  (914 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (14 13)  (888 381)  (888 381)  routing T_17_23.sp4_r_v_b_40 <X> T_17_23.lc_trk_g3_0
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (896 381)  (896 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 381)  (898 381)  routing T_17_23.tnr_op_2 <X> T_17_23.lc_trk_g3_2
 (27 13)  (901 381)  (901 381)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 381)  (902 381)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 381)  (905 381)  routing T_17_23.lc_trk_g2_7 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (38 13)  (912 381)  (912 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (21 14)  (895 382)  (895 382)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 382)  (898 382)  routing T_17_23.rgt_op_7 <X> T_17_23.lc_trk_g3_7
 (25 14)  (899 382)  (899 382)  routing T_17_23.sp4_v_b_30 <X> T_17_23.lc_trk_g3_6
 (26 14)  (900 382)  (900 382)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 382)  (907 382)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 382)  (908 382)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (37 14)  (911 382)  (911 382)  LC_7 Logic Functioning bit
 (40 14)  (914 382)  (914 382)  LC_7 Logic Functioning bit
 (41 14)  (915 382)  (915 382)  LC_7 Logic Functioning bit
 (50 14)  (924 382)  (924 382)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (896 383)  (896 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (897 383)  (897 383)  routing T_17_23.sp4_v_b_30 <X> T_17_23.lc_trk_g3_6
 (26 15)  (900 383)  (900 383)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 383)  (903 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 383)  (905 383)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_7/in_3
 (38 15)  (912 383)  (912 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit
 (42 15)  (916 383)  (916 383)  LC_7 Logic Functioning bit
 (43 15)  (917 383)  (917 383)  LC_7 Logic Functioning bit


LogicTile_18_23

 (21 0)  (949 368)  (949 368)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g0_3
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (951 368)  (951 368)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g0_3
 (24 0)  (952 368)  (952 368)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g0_3
 (26 0)  (954 368)  (954 368)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 368)  (955 368)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 368)  (959 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 368)  (961 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 368)  (962 368)  routing T_18_23.lc_trk_g3_4 <X> T_18_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (37 0)  (965 368)  (965 368)  LC_0 Logic Functioning bit
 (38 0)  (966 368)  (966 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (14 1)  (942 369)  (942 369)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g0_0
 (15 1)  (943 369)  (943 369)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g0_0
 (16 1)  (944 369)  (944 369)  routing T_18_23.sp4_h_r_0 <X> T_18_23.lc_trk_g0_0
 (17 1)  (945 369)  (945 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (949 369)  (949 369)  routing T_18_23.sp4_h_r_19 <X> T_18_23.lc_trk_g0_3
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 369)  (965 369)  LC_0 Logic Functioning bit
 (39 1)  (967 369)  (967 369)  LC_0 Logic Functioning bit
 (6 2)  (934 370)  (934 370)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_v_t_37
 (14 2)  (942 370)  (942 370)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (21 2)  (949 370)  (949 370)  routing T_18_23.wire_logic_cluster/lc_7/out <X> T_18_23.lc_trk_g0_7
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (954 370)  (954 370)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 370)  (956 370)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 370)  (957 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 370)  (959 370)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 370)  (960 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (966 370)  (966 370)  LC_1 Logic Functioning bit
 (39 2)  (967 370)  (967 370)  LC_1 Logic Functioning bit
 (40 2)  (968 370)  (968 370)  LC_1 Logic Functioning bit
 (50 2)  (978 370)  (978 370)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (933 371)  (933 371)  routing T_18_23.sp4_v_b_9 <X> T_18_23.sp4_v_t_37
 (15 3)  (943 371)  (943 371)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (16 3)  (944 371)  (944 371)  routing T_18_23.sp4_h_l_1 <X> T_18_23.lc_trk_g0_4
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (25 3)  (953 371)  (953 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (26 3)  (954 371)  (954 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 371)  (956 371)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 371)  (957 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 371)  (959 371)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_1/in_3
 (38 3)  (966 371)  (966 371)  LC_1 Logic Functioning bit
 (39 3)  (967 371)  (967 371)  LC_1 Logic Functioning bit
 (47 3)  (975 371)  (975 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 371)  (976 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (979 371)  (979 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 372)  (958 372)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 372)  (959 372)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (39 4)  (967 372)  (967 372)  LC_2 Logic Functioning bit
 (41 4)  (969 372)  (969 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (50 4)  (978 372)  (978 372)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (958 373)  (958 373)  routing T_18_23.lc_trk_g1_6 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 373)  (964 373)  LC_2 Logic Functioning bit
 (39 5)  (967 373)  (967 373)  LC_2 Logic Functioning bit
 (41 5)  (969 373)  (969 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (15 6)  (943 374)  (943 374)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (16 6)  (944 374)  (944 374)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 374)  (955 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 374)  (965 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (42 6)  (970 374)  (970 374)  LC_3 Logic Functioning bit
 (50 6)  (978 374)  (978 374)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 375)  (943 375)  routing T_18_23.sp4_v_t_9 <X> T_18_23.lc_trk_g1_4
 (16 7)  (944 375)  (944 375)  routing T_18_23.sp4_v_t_9 <X> T_18_23.lc_trk_g1_4
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (946 375)  (946 375)  routing T_18_23.sp4_h_r_5 <X> T_18_23.lc_trk_g1_5
 (22 7)  (950 375)  (950 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 375)  (953 375)  routing T_18_23.sp4_r_v_b_30 <X> T_18_23.lc_trk_g1_6
 (27 7)  (955 375)  (955 375)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (40 7)  (968 375)  (968 375)  LC_3 Logic Functioning bit
 (42 7)  (970 375)  (970 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (9 9)  (937 377)  (937 377)  routing T_18_23.sp4_v_t_42 <X> T_18_23.sp4_v_b_7
 (15 9)  (943 377)  (943 377)  routing T_18_23.tnr_op_0 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 377)  (952 377)  routing T_18_23.rgt_op_2 <X> T_18_23.lc_trk_g2_2
 (21 10)  (949 378)  (949 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 378)  (952 378)  routing T_18_23.rgt_op_7 <X> T_18_23.lc_trk_g2_7
 (25 10)  (953 378)  (953 378)  routing T_18_23.rgt_op_6 <X> T_18_23.lc_trk_g2_6
 (26 10)  (954 378)  (954 378)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 378)  (957 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 378)  (960 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 378)  (961 378)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 378)  (962 378)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 378)  (964 378)  LC_5 Logic Functioning bit
 (37 10)  (965 378)  (965 378)  LC_5 Logic Functioning bit
 (38 10)  (966 378)  (966 378)  LC_5 Logic Functioning bit
 (40 10)  (968 378)  (968 378)  LC_5 Logic Functioning bit
 (41 10)  (969 378)  (969 378)  LC_5 Logic Functioning bit
 (42 10)  (970 378)  (970 378)  LC_5 Logic Functioning bit
 (22 11)  (950 379)  (950 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 379)  (952 379)  routing T_18_23.rgt_op_6 <X> T_18_23.lc_trk_g2_6
 (26 11)  (954 379)  (954 379)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 379)  (957 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 379)  (960 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 379)  (961 379)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.input_2_5
 (35 11)  (963 379)  (963 379)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.input_2_5
 (37 11)  (965 379)  (965 379)  LC_5 Logic Functioning bit
 (38 11)  (966 379)  (966 379)  LC_5 Logic Functioning bit
 (39 11)  (967 379)  (967 379)  LC_5 Logic Functioning bit
 (41 11)  (969 379)  (969 379)  LC_5 Logic Functioning bit
 (42 11)  (970 379)  (970 379)  LC_5 Logic Functioning bit
 (43 11)  (971 379)  (971 379)  LC_5 Logic Functioning bit
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.wire_logic_cluster/lc_1/out <X> T_18_23.lc_trk_g3_1
 (26 12)  (954 380)  (954 380)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 380)  (956 380)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (43 12)  (971 380)  (971 380)  LC_6 Logic Functioning bit
 (14 13)  (942 381)  (942 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (15 13)  (943 381)  (943 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (16 13)  (944 381)  (944 381)  routing T_18_23.sp4_h_r_24 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 381)  (956 381)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 381)  (958 381)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (37 13)  (965 381)  (965 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (39 13)  (967 381)  (967 381)  LC_6 Logic Functioning bit
 (15 14)  (943 382)  (943 382)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g3_5
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 382)  (946 382)  routing T_18_23.rgt_op_5 <X> T_18_23.lc_trk_g3_5
 (28 14)  (956 382)  (956 382)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 382)  (961 382)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 382)  (965 382)  LC_7 Logic Functioning bit
 (39 14)  (967 382)  (967 382)  LC_7 Logic Functioning bit
 (41 14)  (969 382)  (969 382)  LC_7 Logic Functioning bit
 (43 14)  (971 382)  (971 382)  LC_7 Logic Functioning bit
 (51 14)  (979 382)  (979 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (943 383)  (943 383)  routing T_18_23.tnr_op_4 <X> T_18_23.lc_trk_g3_4
 (17 15)  (945 383)  (945 383)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g2_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (41 15)  (969 383)  (969 383)  LC_7 Logic Functioning bit
 (43 15)  (971 383)  (971 383)  LC_7 Logic Functioning bit
 (48 15)  (976 383)  (976 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (980 383)  (980 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_23

 (17 0)  (999 368)  (999 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1000 368)  (1000 368)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (26 0)  (1008 368)  (1008 368)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 368)  (1013 368)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 368)  (1016 368)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 368)  (1017 368)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_0
 (47 0)  (1029 368)  (1029 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (1000 369)  (1000 369)  routing T_19_23.bnr_op_1 <X> T_19_23.lc_trk_g0_1
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1017 369)  (1017 369)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (48 1)  (1030 369)  (1030 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (26 2)  (1008 370)  (1008 370)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 370)  (1012 370)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 370)  (1017 370)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.input_2_1
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (15 3)  (997 371)  (997 371)  routing T_19_23.sp4_v_t_9 <X> T_19_23.lc_trk_g0_4
 (16 3)  (998 371)  (998 371)  routing T_19_23.sp4_v_t_9 <X> T_19_23.lc_trk_g0_4
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 371)  (1005 371)  routing T_19_23.sp4_v_b_22 <X> T_19_23.lc_trk_g0_6
 (24 3)  (1006 371)  (1006 371)  routing T_19_23.sp4_v_b_22 <X> T_19_23.lc_trk_g0_6
 (26 3)  (1008 371)  (1008 371)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 371)  (1009 371)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 371)  (1011 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 371)  (1014 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1015 371)  (1015 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.input_2_1
 (34 3)  (1016 371)  (1016 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.input_2_1
 (35 3)  (1017 371)  (1017 371)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.input_2_1
 (2 4)  (984 372)  (984 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_v_b_1 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1000 372)  (1000 372)  routing T_19_23.sp4_v_b_1 <X> T_19_23.lc_trk_g1_1
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.top_op_3 <X> T_19_23.lc_trk_g1_3
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 372)  (1013 372)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_2
 (38 4)  (1020 372)  (1020 372)  LC_2 Logic Functioning bit
 (42 4)  (1024 372)  (1024 372)  LC_2 Logic Functioning bit
 (21 5)  (1003 373)  (1003 373)  routing T_19_23.top_op_3 <X> T_19_23.lc_trk_g1_3
 (27 5)  (1009 373)  (1009 373)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 373)  (1010 373)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 373)  (1015 373)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_2
 (34 5)  (1016 373)  (1016 373)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_2
 (36 5)  (1018 373)  (1018 373)  LC_2 Logic Functioning bit
 (37 5)  (1019 373)  (1019 373)  LC_2 Logic Functioning bit
 (38 5)  (1020 373)  (1020 373)  LC_2 Logic Functioning bit
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (14 6)  (996 374)  (996 374)  routing T_19_23.wire_logic_cluster/lc_4/out <X> T_19_23.lc_trk_g1_4
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g1_5
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 374)  (1006 374)  routing T_19_23.bot_op_7 <X> T_19_23.lc_trk_g1_7
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g2_0 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (38 6)  (1020 374)  (1020 374)  LC_3 Logic Functioning bit
 (41 6)  (1023 374)  (1023 374)  LC_3 Logic Functioning bit
 (43 6)  (1025 374)  (1025 374)  LC_3 Logic Functioning bit
 (11 7)  (993 375)  (993 375)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_h_l_40
 (13 7)  (995 375)  (995 375)  routing T_19_23.sp4_h_r_9 <X> T_19_23.sp4_h_l_40
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1000 375)  (1000 375)  routing T_19_23.bnr_op_5 <X> T_19_23.lc_trk_g1_5
 (22 7)  (1004 375)  (1004 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 375)  (1006 375)  routing T_19_23.bot_op_6 <X> T_19_23.lc_trk_g1_6
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (38 7)  (1020 375)  (1020 375)  LC_3 Logic Functioning bit
 (40 7)  (1022 375)  (1022 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (14 8)  (996 376)  (996 376)  routing T_19_23.rgt_op_0 <X> T_19_23.lc_trk_g2_0
 (26 8)  (1008 376)  (1008 376)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 376)  (1009 376)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 376)  (1013 376)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 376)  (1016 376)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (50 8)  (1032 376)  (1032 376)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (997 377)  (997 377)  routing T_19_23.rgt_op_0 <X> T_19_23.lc_trk_g2_0
 (17 9)  (999 377)  (999 377)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (1009 377)  (1009 377)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 377)  (1013 377)  routing T_19_23.lc_trk_g1_6 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (47 9)  (1029 377)  (1029 377)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1030 377)  (1030 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (997 378)  (997 378)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g2_5
 (17 10)  (999 378)  (999 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 378)  (1000 378)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g2_5
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1008 378)  (1008 378)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 378)  (1009 378)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 378)  (1010 378)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 378)  (1016 378)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (50 10)  (1032 378)  (1032 378)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (1010 379)  (1010 379)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 379)  (1013 379)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (38 11)  (1020 379)  (1020 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (14 12)  (996 380)  (996 380)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 380)  (1016 380)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 380)  (1017 380)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_6
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (40 12)  (1022 380)  (1022 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (46 12)  (1028 380)  (1028 380)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (52 12)  (1034 380)  (1034 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (997 381)  (997 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (16 13)  (998 381)  (998 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (27 13)  (1009 381)  (1009 381)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 381)  (1010 381)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 381)  (1014 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1015 381)  (1015 381)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_6
 (34 13)  (1016 381)  (1016 381)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.input_2_6
 (43 13)  (1025 381)  (1025 381)  LC_6 Logic Functioning bit
 (15 14)  (997 382)  (997 382)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 382)  (1000 382)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g3_5
 (25 14)  (1007 382)  (1007 382)  routing T_19_23.sp4_v_b_38 <X> T_19_23.lc_trk_g3_6
 (26 14)  (1008 382)  (1008 382)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (1013 382)  (1013 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 382)  (1016 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (42 14)  (1024 382)  (1024 382)  LC_7 Logic Functioning bit
 (50 14)  (1032 382)  (1032 382)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (993 383)  (993 383)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_h_l_46
 (13 15)  (995 383)  (995 383)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_h_l_46
 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 383)  (1005 383)  routing T_19_23.sp4_v_b_38 <X> T_19_23.lc_trk_g3_6
 (25 15)  (1007 383)  (1007 383)  routing T_19_23.sp4_v_b_38 <X> T_19_23.lc_trk_g3_6
 (26 15)  (1008 383)  (1008 383)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 383)  (1010 383)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 383)  (1011 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 383)  (1013 383)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (38 15)  (1020 383)  (1020 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit


LogicTile_20_23

 (15 0)  (1051 368)  (1051 368)  routing T_20_23.bot_op_1 <X> T_20_23.lc_trk_g0_1
 (17 0)  (1053 368)  (1053 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (1061 368)  (1061 368)  routing T_20_23.lft_op_2 <X> T_20_23.lc_trk_g0_2
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 368)  (1064 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 368)  (1067 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 368)  (1069 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 368)  (1070 368)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 368)  (1071 368)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_0
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (38 0)  (1074 368)  (1074 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.lft_op_2 <X> T_20_23.lc_trk_g0_2
 (26 1)  (1062 369)  (1062 369)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 369)  (1064 369)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g3_6 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_0
 (35 1)  (1071 369)  (1071 369)  routing T_20_23.lc_trk_g2_6 <X> T_20_23.input_2_0
 (9 2)  (1045 370)  (1045 370)  routing T_20_23.sp4_h_r_10 <X> T_20_23.sp4_h_l_36
 (10 2)  (1046 370)  (1046 370)  routing T_20_23.sp4_h_r_10 <X> T_20_23.sp4_h_l_36
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 370)  (1064 370)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 370)  (1069 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 370)  (1070 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 370)  (1071 370)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_1
 (37 2)  (1073 370)  (1073 370)  LC_1 Logic Functioning bit
 (40 2)  (1076 370)  (1076 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (43 2)  (1079 370)  (1079 370)  LC_1 Logic Functioning bit
 (4 3)  (1040 371)  (1040 371)  routing T_20_23.sp4_v_b_7 <X> T_20_23.sp4_h_l_37
 (13 3)  (1049 371)  (1049 371)  routing T_20_23.sp4_v_b_9 <X> T_20_23.sp4_h_l_39
 (26 3)  (1062 371)  (1062 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 371)  (1063 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 371)  (1064 371)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 371)  (1065 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 371)  (1066 371)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 371)  (1068 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1069 371)  (1069 371)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_1
 (35 3)  (1071 371)  (1071 371)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_1
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (38 3)  (1074 371)  (1074 371)  LC_1 Logic Functioning bit
 (39 3)  (1075 371)  (1075 371)  LC_1 Logic Functioning bit
 (42 3)  (1078 371)  (1078 371)  LC_1 Logic Functioning bit
 (28 4)  (1064 372)  (1064 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 372)  (1067 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 372)  (1070 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 372)  (1073 372)  LC_2 Logic Functioning bit
 (38 4)  (1074 372)  (1074 372)  LC_2 Logic Functioning bit
 (42 4)  (1078 372)  (1078 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (50 4)  (1086 372)  (1086 372)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (1062 373)  (1062 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 373)  (1063 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (37 5)  (1073 373)  (1073 373)  LC_2 Logic Functioning bit
 (40 5)  (1076 373)  (1076 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (47 5)  (1083 373)  (1083 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (1050 374)  (1050 374)  routing T_20_23.lft_op_4 <X> T_20_23.lc_trk_g1_4
 (15 6)  (1051 374)  (1051 374)  routing T_20_23.top_op_5 <X> T_20_23.lc_trk_g1_5
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1057 374)  (1057 374)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (22 6)  (1058 374)  (1058 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 374)  (1059 374)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (25 6)  (1061 374)  (1061 374)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g1_6
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 374)  (1069 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 374)  (1070 374)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 374)  (1071 374)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (40 6)  (1076 374)  (1076 374)  LC_3 Logic Functioning bit
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (15 7)  (1051 375)  (1051 375)  routing T_20_23.lft_op_4 <X> T_20_23.lc_trk_g1_4
 (17 7)  (1053 375)  (1053 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1054 375)  (1054 375)  routing T_20_23.top_op_5 <X> T_20_23.lc_trk_g1_5
 (21 7)  (1057 375)  (1057 375)  routing T_20_23.sp4_v_b_15 <X> T_20_23.lc_trk_g1_7
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 375)  (1060 375)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g1_6
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 375)  (1064 375)  routing T_20_23.lc_trk_g3_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 375)  (1067 375)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1069 375)  (1069 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.input_2_3
 (37 7)  (1073 375)  (1073 375)  LC_3 Logic Functioning bit
 (38 7)  (1074 375)  (1074 375)  LC_3 Logic Functioning bit
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (43 7)  (1079 375)  (1079 375)  LC_3 Logic Functioning bit
 (5 8)  (1041 376)  (1041 376)  routing T_20_23.sp4_v_b_6 <X> T_20_23.sp4_h_r_6
 (14 8)  (1050 376)  (1050 376)  routing T_20_23.sp4_v_b_24 <X> T_20_23.lc_trk_g2_0
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 376)  (1067 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (40 8)  (1076 376)  (1076 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (46 8)  (1082 376)  (1082 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1086 376)  (1086 376)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1042 377)  (1042 377)  routing T_20_23.sp4_v_b_6 <X> T_20_23.sp4_h_r_6
 (16 9)  (1052 377)  (1052 377)  routing T_20_23.sp4_v_b_24 <X> T_20_23.lc_trk_g2_0
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (1064 377)  (1064 377)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (22 10)  (1058 378)  (1058 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1059 378)  (1059 378)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g2_7
 (24 10)  (1060 378)  (1060 378)  routing T_20_23.sp4_v_b_47 <X> T_20_23.lc_trk_g2_7
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 378)  (1064 378)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 378)  (1067 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 378)  (1070 378)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (43 10)  (1079 378)  (1079 378)  LC_5 Logic Functioning bit
 (22 11)  (1058 379)  (1058 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1066 379)  (1066 379)  routing T_20_23.lc_trk_g3_7 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g1_7 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 379)  (1073 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (8 12)  (1044 380)  (1044 380)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_r_10
 (9 12)  (1045 380)  (1045 380)  routing T_20_23.sp4_v_b_10 <X> T_20_23.sp4_h_r_10
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.rgt_op_0 <X> T_20_23.lc_trk_g3_0
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1057 380)  (1057 380)  routing T_20_23.bnl_op_3 <X> T_20_23.lc_trk_g3_3
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (1064 380)  (1064 380)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 380)  (1067 380)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 380)  (1070 380)  routing T_20_23.lc_trk_g1_4 <X> T_20_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 380)  (1071 380)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_6
 (40 12)  (1076 380)  (1076 380)  LC_6 Logic Functioning bit
 (43 12)  (1079 380)  (1079 380)  LC_6 Logic Functioning bit
 (15 13)  (1051 381)  (1051 381)  routing T_20_23.rgt_op_0 <X> T_20_23.lc_trk_g3_0
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (1057 381)  (1057 381)  routing T_20_23.bnl_op_3 <X> T_20_23.lc_trk_g3_3
 (22 13)  (1058 381)  (1058 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 381)  (1059 381)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g3_2
 (24 13)  (1060 381)  (1060 381)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g3_2
 (26 13)  (1062 381)  (1062 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 381)  (1063 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 381)  (1064 381)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 381)  (1065 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g2_7 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 381)  (1068 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1069 381)  (1069 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_6
 (34 13)  (1070 381)  (1070 381)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.input_2_6
 (38 13)  (1074 381)  (1074 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (40 13)  (1076 381)  (1076 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (42 13)  (1078 381)  (1078 381)  LC_6 Logic Functioning bit
 (43 13)  (1079 381)  (1079 381)  LC_6 Logic Functioning bit
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp4_v_t_32 <X> T_20_23.lc_trk_g3_5
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_v_t_32 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1057 382)  (1057 382)  routing T_20_23.bnl_op_7 <X> T_20_23.lc_trk_g3_7
 (22 14)  (1058 382)  (1058 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1061 382)  (1061 382)  routing T_20_23.rgt_op_6 <X> T_20_23.lc_trk_g3_6
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (1074 382)  (1074 382)  LC_7 Logic Functioning bit
 (40 14)  (1076 382)  (1076 382)  LC_7 Logic Functioning bit
 (42 14)  (1078 382)  (1078 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (50 14)  (1086 382)  (1086 382)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (1057 383)  (1057 383)  routing T_20_23.bnl_op_7 <X> T_20_23.lc_trk_g3_7
 (22 15)  (1058 383)  (1058 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1060 383)  (1060 383)  routing T_20_23.rgt_op_6 <X> T_20_23.lc_trk_g3_6
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 383)  (1067 383)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit
 (39 15)  (1075 383)  (1075 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit
 (46 15)  (1082 383)  (1082 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_23

 (2 0)  (1092 368)  (1092 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 0)  (1106 368)  (1106 368)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g0_1
 (17 0)  (1107 368)  (1107 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1108 368)  (1108 368)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g0_1
 (21 0)  (1111 368)  (1111 368)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g0_3
 (22 0)  (1112 368)  (1112 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1113 368)  (1113 368)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g0_3
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (38 0)  (1128 368)  (1128 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (18 1)  (1108 369)  (1108 369)  routing T_21_23.sp4_v_b_9 <X> T_21_23.lc_trk_g0_1
 (21 1)  (1111 369)  (1111 369)  routing T_21_23.sp4_v_b_11 <X> T_21_23.lc_trk_g0_3
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (38 1)  (1128 369)  (1128 369)  LC_0 Logic Functioning bit
 (41 1)  (1131 369)  (1131 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (0 2)  (1090 370)  (1090 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 370)  (1091 370)  routing T_21_23.glb_netwk_6 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 3)  (1099 371)  (1099 371)  routing T_21_23.sp4_v_b_5 <X> T_21_23.sp4_v_t_36
 (10 3)  (1100 371)  (1100 371)  routing T_21_23.sp4_v_b_5 <X> T_21_23.sp4_v_t_36
 (0 4)  (1090 372)  (1090 372)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 372)  (1091 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 373)  (1090 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 373)  (1091 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.wire_logic_cluster/lc_7/cen
 (11 6)  (1101 374)  (1101 374)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_t_40
 (13 6)  (1103 374)  (1103 374)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_t_40
 (12 7)  (1102 375)  (1102 375)  routing T_21_23.sp4_h_r_11 <X> T_21_23.sp4_v_t_40
 (2 8)  (1092 376)  (1092 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 11)  (1094 379)  (1094 379)  routing T_21_23.sp4_v_b_1 <X> T_21_23.sp4_h_l_43
 (13 11)  (1103 379)  (1103 379)  routing T_21_23.sp4_v_b_3 <X> T_21_23.sp4_h_l_45
 (21 12)  (1111 380)  (1111 380)  routing T_21_23.sp4_v_t_14 <X> T_21_23.lc_trk_g3_3
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 380)  (1113 380)  routing T_21_23.sp4_v_t_14 <X> T_21_23.lc_trk_g3_3
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 380)  (1126 380)  LC_6 Logic Functioning bit
 (37 12)  (1127 380)  (1127 380)  LC_6 Logic Functioning bit
 (38 12)  (1128 380)  (1128 380)  LC_6 Logic Functioning bit
 (39 12)  (1129 380)  (1129 380)  LC_6 Logic Functioning bit
 (45 12)  (1135 380)  (1135 380)  LC_6 Logic Functioning bit
 (31 13)  (1121 381)  (1121 381)  routing T_21_23.lc_trk_g0_3 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 381)  (1126 381)  LC_6 Logic Functioning bit
 (37 13)  (1127 381)  (1127 381)  LC_6 Logic Functioning bit
 (38 13)  (1128 381)  (1128 381)  LC_6 Logic Functioning bit
 (39 13)  (1129 381)  (1129 381)  LC_6 Logic Functioning bit
 (1 14)  (1091 382)  (1091 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (9 14)  (1099 382)  (1099 382)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_h_l_47
 (0 15)  (1090 383)  (1090 383)  routing T_21_23.glb_netwk_2 <X> T_21_23.wire_logic_cluster/lc_7/s_r
 (9 15)  (1099 383)  (1099 383)  routing T_21_23.sp4_v_b_10 <X> T_21_23.sp4_v_t_47


LogicTile_22_23

 (8 1)  (1152 369)  (1152 369)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_b_1
 (9 1)  (1153 369)  (1153 369)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_b_1
 (10 1)  (1154 369)  (1154 369)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_b_1
 (29 2)  (1173 370)  (1173 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 370)  (1174 370)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 370)  (1175 370)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 370)  (1176 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 370)  (1177 370)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 370)  (1180 370)  LC_1 Logic Functioning bit
 (37 2)  (1181 370)  (1181 370)  LC_1 Logic Functioning bit
 (38 2)  (1182 370)  (1182 370)  LC_1 Logic Functioning bit
 (39 2)  (1183 370)  (1183 370)  LC_1 Logic Functioning bit
 (41 2)  (1185 370)  (1185 370)  LC_1 Logic Functioning bit
 (43 2)  (1187 370)  (1187 370)  LC_1 Logic Functioning bit
 (47 2)  (1191 370)  (1191 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (53 2)  (1197 370)  (1197 370)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (1161 371)  (1161 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (31 3)  (1175 371)  (1175 371)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 371)  (1180 371)  LC_1 Logic Functioning bit
 (37 3)  (1181 371)  (1181 371)  LC_1 Logic Functioning bit
 (38 3)  (1182 371)  (1182 371)  LC_1 Logic Functioning bit
 (39 3)  (1183 371)  (1183 371)  LC_1 Logic Functioning bit
 (41 3)  (1185 371)  (1185 371)  LC_1 Logic Functioning bit
 (43 3)  (1187 371)  (1187 371)  LC_1 Logic Functioning bit
 (53 3)  (1197 371)  (1197 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 5)  (1166 373)  (1166 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1169 373)  (1169 373)  routing T_22_23.sp4_r_v_b_26 <X> T_22_23.lc_trk_g1_2
 (1 6)  (1145 374)  (1145 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (1145 375)  (1145 375)  routing T_22_23.glb_netwk_4 <X> T_22_23.glb2local_0
 (13 7)  (1157 375)  (1157 375)  routing T_22_23.sp4_v_b_0 <X> T_22_23.sp4_h_l_40
 (22 8)  (1166 376)  (1166 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 376)  (1167 376)  routing T_22_23.sp12_v_b_11 <X> T_22_23.lc_trk_g2_3
 (22 11)  (1166 379)  (1166 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 379)  (1167 379)  routing T_22_23.sp4_h_r_30 <X> T_22_23.lc_trk_g2_6
 (24 11)  (1168 379)  (1168 379)  routing T_22_23.sp4_h_r_30 <X> T_22_23.lc_trk_g2_6
 (25 11)  (1169 379)  (1169 379)  routing T_22_23.sp4_h_r_30 <X> T_22_23.lc_trk_g2_6
 (16 12)  (1160 380)  (1160 380)  routing T_22_23.sp4_v_t_12 <X> T_22_23.lc_trk_g3_1
 (17 12)  (1161 380)  (1161 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1162 380)  (1162 380)  routing T_22_23.sp4_v_t_12 <X> T_22_23.lc_trk_g3_1
 (29 14)  (1173 382)  (1173 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 382)  (1174 382)  routing T_22_23.lc_trk_g0_4 <X> T_22_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 382)  (1176 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 382)  (1177 382)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 382)  (1178 382)  routing T_22_23.lc_trk_g3_1 <X> T_22_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 382)  (1180 382)  LC_7 Logic Functioning bit
 (37 14)  (1181 382)  (1181 382)  LC_7 Logic Functioning bit
 (38 14)  (1182 382)  (1182 382)  LC_7 Logic Functioning bit
 (39 14)  (1183 382)  (1183 382)  LC_7 Logic Functioning bit
 (41 14)  (1185 382)  (1185 382)  LC_7 Logic Functioning bit
 (42 14)  (1186 382)  (1186 382)  LC_7 Logic Functioning bit
 (43 14)  (1187 382)  (1187 382)  LC_7 Logic Functioning bit
 (53 14)  (1197 382)  (1197 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (1170 383)  (1170 383)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 383)  (1171 383)  routing T_22_23.lc_trk_g1_2 <X> T_22_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 383)  (1173 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 383)  (1176 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1177 383)  (1177 383)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.input_2_7
 (35 15)  (1179 383)  (1179 383)  routing T_22_23.lc_trk_g2_3 <X> T_22_23.input_2_7
 (36 15)  (1180 383)  (1180 383)  LC_7 Logic Functioning bit
 (37 15)  (1181 383)  (1181 383)  LC_7 Logic Functioning bit
 (38 15)  (1182 383)  (1182 383)  LC_7 Logic Functioning bit
 (39 15)  (1183 383)  (1183 383)  LC_7 Logic Functioning bit
 (40 15)  (1184 383)  (1184 383)  LC_7 Logic Functioning bit
 (41 15)  (1185 383)  (1185 383)  LC_7 Logic Functioning bit
 (42 15)  (1186 383)  (1186 383)  LC_7 Logic Functioning bit
 (43 15)  (1187 383)  (1187 383)  LC_7 Logic Functioning bit
 (46 15)  (1190 383)  (1190 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (1196 383)  (1196 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (1197 383)  (1197 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_23

 (6 2)  (1204 370)  (1204 370)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_v_t_37
 (5 3)  (1203 371)  (1203 371)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_v_t_37
 (4 4)  (1202 372)  (1202 372)  routing T_23_23.sp4_v_t_42 <X> T_23_23.sp4_v_b_3
 (6 4)  (1204 372)  (1204 372)  routing T_23_23.sp4_v_t_42 <X> T_23_23.sp4_v_b_3
 (5 8)  (1203 376)  (1203 376)  routing T_23_23.sp4_v_b_6 <X> T_23_23.sp4_h_r_6
 (6 9)  (1204 377)  (1204 377)  routing T_23_23.sp4_v_b_6 <X> T_23_23.sp4_h_r_6
 (11 12)  (1209 380)  (1209 380)  routing T_23_23.sp4_v_t_45 <X> T_23_23.sp4_v_b_11
 (8 13)  (1206 381)  (1206 381)  routing T_23_23.sp4_h_r_10 <X> T_23_23.sp4_v_b_10
 (12 13)  (1210 381)  (1210 381)  routing T_23_23.sp4_v_t_45 <X> T_23_23.sp4_v_b_11
 (5 14)  (1203 382)  (1203 382)  routing T_23_23.sp4_v_b_9 <X> T_23_23.sp4_h_l_44


LogicTile_24_23

 (27 0)  (1279 368)  (1279 368)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 368)  (1286 368)  routing T_24_23.lc_trk_g1_0 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (40 0)  (1292 368)  (1292 368)  LC_0 Logic Functioning bit
 (42 0)  (1294 368)  (1294 368)  LC_0 Logic Functioning bit
 (45 0)  (1297 368)  (1297 368)  LC_0 Logic Functioning bit
 (27 1)  (1279 369)  (1279 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 369)  (1280 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1289 369)  (1289 369)  LC_0 Logic Functioning bit
 (39 1)  (1291 369)  (1291 369)  LC_0 Logic Functioning bit
 (48 1)  (1300 369)  (1300 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1303 369)  (1303 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1252 370)  (1252 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 370)  (1253 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1253 372)  (1253 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (1255 372)  (1255 372)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_h_r_0
 (11 4)  (1263 372)  (1263 372)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_v_b_5
 (13 4)  (1265 372)  (1265 372)  routing T_24_23.sp4_v_t_44 <X> T_24_23.sp4_v_b_5
 (14 4)  (1266 372)  (1266 372)  routing T_24_23.wire_logic_cluster/lc_0/out <X> T_24_23.lc_trk_g1_0
 (21 4)  (1273 372)  (1273 372)  routing T_24_23.sp4_h_r_19 <X> T_24_23.lc_trk_g1_3
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1275 372)  (1275 372)  routing T_24_23.sp4_h_r_19 <X> T_24_23.lc_trk_g1_3
 (24 4)  (1276 372)  (1276 372)  routing T_24_23.sp4_h_r_19 <X> T_24_23.lc_trk_g1_3
 (0 5)  (1252 373)  (1252 373)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 373)  (1253 373)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_7/cen
 (3 5)  (1255 373)  (1255 373)  routing T_24_23.sp12_v_b_0 <X> T_24_23.sp12_h_r_0
 (17 5)  (1269 373)  (1269 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1273 373)  (1273 373)  routing T_24_23.sp4_h_r_19 <X> T_24_23.lc_trk_g1_3
 (4 12)  (1256 380)  (1256 380)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_b_9
 (11 12)  (1263 380)  (1263 380)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (13 12)  (1265 380)  (1265 380)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (14 12)  (1266 380)  (1266 380)  routing T_24_23.sp4_v_b_24 <X> T_24_23.lc_trk_g3_0
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (5 13)  (1257 381)  (1257 381)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_b_9
 (12 13)  (1264 381)  (1264 381)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_v_b_11
 (16 13)  (1268 381)  (1268 381)  routing T_24_23.sp4_v_b_24 <X> T_24_23.lc_trk_g3_0
 (17 13)  (1269 381)  (1269 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (5 15)  (1257 383)  (1257 383)  routing T_24_23.sp4_h_l_44 <X> T_24_23.sp4_v_t_44


RAM_Tile_25_23

 (22 0)  (1328 368)  (1328 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_t_6 lc_trk_g0_3
 (23 0)  (1329 368)  (1329 368)  routing T_25_23.sp4_v_t_6 <X> T_25_23.lc_trk_g0_3
 (24 0)  (1330 368)  (1330 368)  routing T_25_23.sp4_v_t_6 <X> T_25_23.lc_trk_g0_3
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 4)  (1312 372)  (1312 372)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (5 5)  (1311 373)  (1311 373)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_3
 (5 8)  (1311 376)  (1311 376)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_h_r_6
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_11
 (4 9)  (1310 377)  (1310 377)  routing T_25_23.sp4_h_l_38 <X> T_25_23.sp4_h_r_6
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g0_3 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (17 11)  (1323 379)  (1323 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 12)  (1310 380)  (1310 380)  routing T_25_23.sp4_v_t_44 <X> T_25_23.sp4_v_b_9
 (0 14)  (1306 382)  (1306 382)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g2_4 <X> T_25_23.wire_bram/ram/RE
 (11 15)  (1317 383)  (1317 383)  routing T_25_23.sp4_h_r_3 <X> T_25_23.sp4_h_l_46
 (13 15)  (1319 383)  (1319 383)  routing T_25_23.sp4_h_r_3 <X> T_25_23.sp4_h_l_46


LogicTile_26_23

 (27 0)  (1375 368)  (1375 368)  routing T_26_23.lc_trk_g3_0 <X> T_26_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1376 368)  (1376 368)  routing T_26_23.lc_trk_g3_0 <X> T_26_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1377 368)  (1377 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 368)  (1380 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1385 368)  (1385 368)  LC_0 Logic Functioning bit
 (39 0)  (1387 368)  (1387 368)  LC_0 Logic Functioning bit
 (44 0)  (1392 368)  (1392 368)  LC_0 Logic Functioning bit
 (45 0)  (1393 368)  (1393 368)  LC_0 Logic Functioning bit
 (52 0)  (1400 368)  (1400 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (1357 369)  (1357 369)  routing T_26_23.sp4_v_t_40 <X> T_26_23.sp4_v_b_1
 (10 1)  (1358 369)  (1358 369)  routing T_26_23.sp4_v_t_40 <X> T_26_23.sp4_v_b_1
 (22 1)  (1370 369)  (1370 369)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1371 369)  (1371 369)  routing T_26_23.sp12_h_l_17 <X> T_26_23.lc_trk_g0_2
 (25 1)  (1373 369)  (1373 369)  routing T_26_23.sp12_h_l_17 <X> T_26_23.lc_trk_g0_2
 (26 1)  (1374 369)  (1374 369)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 369)  (1377 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (1389 369)  (1389 369)  LC_0 Logic Functioning bit
 (43 1)  (1391 369)  (1391 369)  LC_0 Logic Functioning bit
 (50 1)  (1398 369)  (1398 369)  Carry_In_Mux bit 

 (0 2)  (1348 370)  (1348 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1349 370)  (1349 370)  routing T_26_23.glb_netwk_6 <X> T_26_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1350 370)  (1350 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1375 370)  (1375 370)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1376 370)  (1376 370)  routing T_26_23.lc_trk_g3_1 <X> T_26_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1377 370)  (1377 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1380 370)  (1380 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1385 370)  (1385 370)  LC_1 Logic Functioning bit
 (39 2)  (1387 370)  (1387 370)  LC_1 Logic Functioning bit
 (44 2)  (1392 370)  (1392 370)  LC_1 Logic Functioning bit
 (45 2)  (1393 370)  (1393 370)  LC_1 Logic Functioning bit
 (52 2)  (1400 370)  (1400 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (1374 371)  (1374 371)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1375 371)  (1375 371)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1377 371)  (1377 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1389 371)  (1389 371)  LC_1 Logic Functioning bit
 (43 3)  (1391 371)  (1391 371)  LC_1 Logic Functioning bit
 (1 4)  (1349 372)  (1349 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1369 372)  (1369 372)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g1_3
 (22 4)  (1370 372)  (1370 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1371 372)  (1371 372)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g1_3
 (24 4)  (1372 372)  (1372 372)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g1_3
 (27 4)  (1375 372)  (1375 372)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1376 372)  (1376 372)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1377 372)  (1377 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1380 372)  (1380 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1385 372)  (1385 372)  LC_2 Logic Functioning bit
 (39 4)  (1387 372)  (1387 372)  LC_2 Logic Functioning bit
 (44 4)  (1392 372)  (1392 372)  LC_2 Logic Functioning bit
 (45 4)  (1393 372)  (1393 372)  LC_2 Logic Functioning bit
 (0 5)  (1348 373)  (1348 373)  routing T_26_23.lc_trk_g1_3 <X> T_26_23.wire_logic_cluster/lc_7/cen
 (1 5)  (1349 373)  (1349 373)  routing T_26_23.lc_trk_g1_3 <X> T_26_23.wire_logic_cluster/lc_7/cen
 (21 5)  (1369 373)  (1369 373)  routing T_26_23.sp4_h_r_19 <X> T_26_23.lc_trk_g1_3
 (22 5)  (1370 373)  (1370 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1371 373)  (1371 373)  routing T_26_23.sp12_h_l_17 <X> T_26_23.lc_trk_g1_2
 (25 5)  (1373 373)  (1373 373)  routing T_26_23.sp12_h_l_17 <X> T_26_23.lc_trk_g1_2
 (26 5)  (1374 373)  (1374 373)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1377 373)  (1377 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1378 373)  (1378 373)  routing T_26_23.lc_trk_g3_2 <X> T_26_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (1389 373)  (1389 373)  LC_2 Logic Functioning bit
 (43 5)  (1391 373)  (1391 373)  LC_2 Logic Functioning bit
 (51 5)  (1399 373)  (1399 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1365 374)  (1365 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1366 374)  (1366 374)  routing T_26_23.wire_logic_cluster/lc_5/out <X> T_26_23.lc_trk_g1_5
 (25 6)  (1373 374)  (1373 374)  routing T_26_23.wire_logic_cluster/lc_6/out <X> T_26_23.lc_trk_g1_6
 (27 6)  (1375 374)  (1375 374)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1376 374)  (1376 374)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1377 374)  (1377 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1380 374)  (1380 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1385 374)  (1385 374)  LC_3 Logic Functioning bit
 (39 6)  (1387 374)  (1387 374)  LC_3 Logic Functioning bit
 (44 6)  (1392 374)  (1392 374)  LC_3 Logic Functioning bit
 (45 6)  (1393 374)  (1393 374)  LC_3 Logic Functioning bit
 (22 7)  (1370 375)  (1370 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1374 375)  (1374 375)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1375 375)  (1375 375)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1377 375)  (1377 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1378 375)  (1378 375)  routing T_26_23.lc_trk_g3_3 <X> T_26_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1389 375)  (1389 375)  LC_3 Logic Functioning bit
 (43 7)  (1391 375)  (1391 375)  LC_3 Logic Functioning bit
 (48 7)  (1396 375)  (1396 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (1375 376)  (1375 376)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1376 376)  (1376 376)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1377 376)  (1377 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1378 376)  (1378 376)  routing T_26_23.lc_trk_g3_4 <X> T_26_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1380 376)  (1380 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1385 376)  (1385 376)  LC_4 Logic Functioning bit
 (39 8)  (1387 376)  (1387 376)  LC_4 Logic Functioning bit
 (44 8)  (1392 376)  (1392 376)  LC_4 Logic Functioning bit
 (45 8)  (1393 376)  (1393 376)  LC_4 Logic Functioning bit
 (47 8)  (1395 376)  (1395 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1374 377)  (1374 377)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1377 377)  (1377 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1389 377)  (1389 377)  LC_4 Logic Functioning bit
 (43 9)  (1391 377)  (1391 377)  LC_4 Logic Functioning bit
 (27 10)  (1375 378)  (1375 378)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1377 378)  (1377 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1378 378)  (1378 378)  routing T_26_23.lc_trk_g1_5 <X> T_26_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1380 378)  (1380 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1385 378)  (1385 378)  LC_5 Logic Functioning bit
 (39 10)  (1387 378)  (1387 378)  LC_5 Logic Functioning bit
 (44 10)  (1392 378)  (1392 378)  LC_5 Logic Functioning bit
 (45 10)  (1393 378)  (1393 378)  LC_5 Logic Functioning bit
 (47 10)  (1395 378)  (1395 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1374 379)  (1374 379)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1375 379)  (1375 379)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1377 379)  (1377 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1389 379)  (1389 379)  LC_5 Logic Functioning bit
 (43 11)  (1391 379)  (1391 379)  LC_5 Logic Functioning bit
 (14 12)  (1362 380)  (1362 380)  routing T_26_23.wire_logic_cluster/lc_0/out <X> T_26_23.lc_trk_g3_0
 (17 12)  (1365 380)  (1365 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1366 380)  (1366 380)  routing T_26_23.wire_logic_cluster/lc_1/out <X> T_26_23.lc_trk_g3_1
 (21 12)  (1369 380)  (1369 380)  routing T_26_23.wire_logic_cluster/lc_3/out <X> T_26_23.lc_trk_g3_3
 (22 12)  (1370 380)  (1370 380)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1373 380)  (1373 380)  routing T_26_23.wire_logic_cluster/lc_2/out <X> T_26_23.lc_trk_g3_2
 (27 12)  (1375 380)  (1375 380)  routing T_26_23.lc_trk_g1_6 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1377 380)  (1377 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1378 380)  (1378 380)  routing T_26_23.lc_trk_g1_6 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1380 380)  (1380 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1385 380)  (1385 380)  LC_6 Logic Functioning bit
 (39 12)  (1387 380)  (1387 380)  LC_6 Logic Functioning bit
 (44 12)  (1392 380)  (1392 380)  LC_6 Logic Functioning bit
 (45 12)  (1393 380)  (1393 380)  LC_6 Logic Functioning bit
 (52 12)  (1400 380)  (1400 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (1365 381)  (1365 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1370 381)  (1370 381)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1374 381)  (1374 381)  routing T_26_23.lc_trk_g0_2 <X> T_26_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1377 381)  (1377 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1378 381)  (1378 381)  routing T_26_23.lc_trk_g1_6 <X> T_26_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (1389 381)  (1389 381)  LC_6 Logic Functioning bit
 (43 13)  (1391 381)  (1391 381)  LC_6 Logic Functioning bit
 (11 14)  (1359 382)  (1359 382)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_46
 (14 14)  (1362 382)  (1362 382)  routing T_26_23.wire_logic_cluster/lc_4/out <X> T_26_23.lc_trk_g3_4
 (21 14)  (1369 382)  (1369 382)  routing T_26_23.wire_logic_cluster/lc_7/out <X> T_26_23.lc_trk_g3_7
 (22 14)  (1370 382)  (1370 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1375 382)  (1375 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1376 382)  (1376 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1377 382)  (1377 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1378 382)  (1378 382)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1380 382)  (1380 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1385 382)  (1385 382)  LC_7 Logic Functioning bit
 (39 14)  (1387 382)  (1387 382)  LC_7 Logic Functioning bit
 (44 14)  (1392 382)  (1392 382)  LC_7 Logic Functioning bit
 (45 14)  (1393 382)  (1393 382)  LC_7 Logic Functioning bit
 (52 14)  (1400 382)  (1400 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (12 15)  (1360 383)  (1360 383)  routing T_26_23.sp4_v_b_8 <X> T_26_23.sp4_v_t_46
 (17 15)  (1365 383)  (1365 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (19 15)  (1367 383)  (1367 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (1374 383)  (1374 383)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1375 383)  (1375 383)  routing T_26_23.lc_trk_g1_2 <X> T_26_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1377 383)  (1377 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1378 383)  (1378 383)  routing T_26_23.lc_trk_g3_7 <X> T_26_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (1389 383)  (1389 383)  LC_7 Logic Functioning bit
 (43 15)  (1391 383)  (1391 383)  LC_7 Logic Functioning bit


LogicTile_27_23

 (8 14)  (1410 382)  (1410 382)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_47
 (9 14)  (1411 382)  (1411 382)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_47


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23


LogicTile_32_23

 (2 6)  (1674 374)  (1674 374)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g1_4 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (1 11)  (1727 379)  (1727 379)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_7 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (6 13)  (1732 381)  (1732 381)  routing T_33_23.span12_horz_12 <X> T_33_23.lc_trk_g1_4
 (7 13)  (1733 381)  (1733 381)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
 (13 13)  (1739 381)  (1739 381)  routing T_33_23.span4_horz_19 <X> T_33_23.span4_vert_b_3
 (14 13)  (1740 381)  (1740 381)  routing T_33_23.span4_horz_19 <X> T_33_23.span4_vert_b_3
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (5 14)  (1731 382)  (1731 382)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g1_7
 (7 14)  (1733 382)  (1733 382)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit
 (8 15)  (1734 383)  (1734 383)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g1_7


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (4 10)  (13 362)  (13 362)  routing T_0_22.span4_horz_34 <X> T_0_22.lc_trk_g1_2
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (5 11)  (12 363)  (12 363)  routing T_0_22.span4_horz_34 <X> T_0_22.lc_trk_g1_2
 (6 11)  (11 363)  (11 363)  routing T_0_22.span4_horz_34 <X> T_0_22.lc_trk_g1_2
 (7 11)  (10 363)  (10 363)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (12 11)  (5 363)  (5 363)  routing T_0_22.lc_trk_g1_2 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_2_22

 (8 14)  (80 366)  (80 366)  routing T_2_22.sp4_h_r_2 <X> T_2_22.sp4_h_l_47
 (10 14)  (82 366)  (82 366)  routing T_2_22.sp4_h_r_2 <X> T_2_22.sp4_h_l_47


LogicTile_6_22

 (11 3)  (299 355)  (299 355)  routing T_6_22.sp4_h_r_2 <X> T_6_22.sp4_h_l_39


LogicTile_7_22

 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (38 0)  (380 352)  (380 352)  LC_0 Logic Functioning bit
 (52 0)  (394 352)  (394 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (346 353)  (346 353)  routing T_7_22.sp4_v_t_42 <X> T_7_22.sp4_h_r_0
 (5 1)  (347 353)  (347 353)  routing T_7_22.sp4_h_r_0 <X> T_7_22.sp4_v_b_0
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 353)  (378 353)  LC_0 Logic Functioning bit
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (25 4)  (367 356)  (367 356)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g1_2
 (14 5)  (356 357)  (356 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (15 5)  (357 357)  (357 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (364 357)  (364 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (365 357)  (365 357)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g1_2
 (24 5)  (366 357)  (366 357)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g1_2
 (25 5)  (367 357)  (367 357)  routing T_7_22.sp4_h_l_7 <X> T_7_22.lc_trk_g1_2


RAM_Tile_8_22

 (5 12)  (401 364)  (401 364)  routing T_8_22.sp4_v_t_44 <X> T_8_22.sp4_h_r_9


LogicTile_9_22

 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 352)  (471 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (38 0)  (476 352)  (476 352)  LC_0 Logic Functioning bit
 (52 0)  (490 352)  (490 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (466 353)  (466 353)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 353)  (475 353)  LC_0 Logic Functioning bit
 (39 1)  (477 353)  (477 353)  LC_0 Logic Functioning bit
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (456 355)  (456 355)  routing T_9_22.sp4_r_v_b_29 <X> T_9_22.lc_trk_g0_5
 (3 6)  (441 358)  (441 358)  routing T_9_22.sp12_h_r_0 <X> T_9_22.sp12_v_t_23
 (3 7)  (441 359)  (441 359)  routing T_9_22.sp12_h_r_0 <X> T_9_22.sp12_v_t_23
 (15 8)  (453 360)  (453 360)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g2_1
 (16 8)  (454 360)  (454 360)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (51 8)  (489 360)  (489 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (456 361)  (456 361)  routing T_9_22.sp4_h_r_25 <X> T_9_22.lc_trk_g2_1
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (15 11)  (453 363)  (453 363)  routing T_9_22.tnr_op_4 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 12)  (452 364)  (452 364)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g3_0
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 364)  (472 364)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (51 12)  (489 364)  (489 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (452 365)  (452 365)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g3_0
 (15 13)  (453 365)  (453 365)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g3_0
 (16 13)  (454 365)  (454 365)  routing T_9_22.sp4_h_r_40 <X> T_9_22.lc_trk_g3_0
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (459 365)  (459 365)  routing T_9_22.sp4_r_v_b_43 <X> T_9_22.lc_trk_g3_3
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (461 365)  (461 365)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g3_2
 (25 13)  (463 365)  (463 365)  routing T_9_22.sp12_v_b_18 <X> T_9_22.lc_trk_g3_2
 (26 13)  (464 365)  (464 365)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 365)  (466 365)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (39 13)  (477 365)  (477 365)  LC_6 Logic Functioning bit


LogicTile_10_22

 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 354)  (526 354)  routing T_10_22.lc_trk_g1_1 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (13 3)  (505 355)  (505 355)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_h_l_39
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 355)  (520 355)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (48 3)  (540 355)  (540 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (507 356)  (507 356)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g1_1
 (16 4)  (508 356)  (508 356)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g1_1
 (17 4)  (509 356)  (509 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (510 356)  (510 356)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g1_1
 (4 6)  (496 358)  (496 358)  routing T_10_22.sp4_h_r_9 <X> T_10_22.sp4_v_t_38
 (6 6)  (498 358)  (498 358)  routing T_10_22.sp4_h_r_9 <X> T_10_22.sp4_v_t_38
 (5 7)  (497 359)  (497 359)  routing T_10_22.sp4_h_r_9 <X> T_10_22.sp4_v_t_38
 (11 7)  (503 359)  (503 359)  routing T_10_22.sp4_h_r_9 <X> T_10_22.sp4_h_l_40
 (13 7)  (505 359)  (505 359)  routing T_10_22.sp4_h_r_9 <X> T_10_22.sp4_h_l_40
 (8 10)  (500 362)  (500 362)  routing T_10_22.sp4_v_t_42 <X> T_10_22.sp4_h_l_42
 (9 10)  (501 362)  (501 362)  routing T_10_22.sp4_v_t_42 <X> T_10_22.sp4_h_l_42
 (14 12)  (506 364)  (506 364)  routing T_10_22.sp12_v_b_0 <X> T_10_22.lc_trk_g3_0
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp12_v_b_0 <X> T_10_22.lc_trk_g3_0
 (15 13)  (507 365)  (507 365)  routing T_10_22.sp12_v_b_0 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0


LogicTile_11_22

 (21 0)  (567 352)  (567 352)  routing T_11_22.bnr_op_3 <X> T_11_22.lc_trk_g0_3
 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 352)  (576 352)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 352)  (577 352)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.input_2_0
 (36 0)  (582 352)  (582 352)  LC_0 Logic Functioning bit
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (41 0)  (587 352)  (587 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (21 1)  (567 353)  (567 353)  routing T_11_22.bnr_op_3 <X> T_11_22.lc_trk_g0_3
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (38 1)  (584 353)  (584 353)  LC_0 Logic Functioning bit
 (39 1)  (585 353)  (585 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (51 1)  (597 353)  (597 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (8 2)  (554 354)  (554 354)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_h_l_36
 (9 2)  (555 354)  (555 354)  routing T_11_22.sp4_v_t_36 <X> T_11_22.sp4_h_l_36
 (14 2)  (560 354)  (560 354)  routing T_11_22.bnr_op_4 <X> T_11_22.lc_trk_g0_4
 (17 2)  (563 354)  (563 354)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (564 354)  (564 354)  routing T_11_22.bnr_op_5 <X> T_11_22.lc_trk_g0_5
 (14 3)  (560 355)  (560 355)  routing T_11_22.bnr_op_4 <X> T_11_22.lc_trk_g0_4
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (564 355)  (564 355)  routing T_11_22.bnr_op_5 <X> T_11_22.lc_trk_g0_5
 (4 6)  (550 358)  (550 358)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38
 (14 6)  (560 358)  (560 358)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g1_4
 (21 6)  (567 358)  (567 358)  routing T_11_22.bnr_op_7 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (571 358)  (571 358)  routing T_11_22.bnr_op_6 <X> T_11_22.lc_trk_g1_6
 (26 6)  (572 358)  (572 358)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 358)  (575 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 358)  (576 358)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 358)  (577 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 358)  (581 358)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.input_2_3
 (36 6)  (582 358)  (582 358)  LC_3 Logic Functioning bit
 (39 6)  (585 358)  (585 358)  LC_3 Logic Functioning bit
 (40 6)  (586 358)  (586 358)  LC_3 Logic Functioning bit
 (43 6)  (589 358)  (589 358)  LC_3 Logic Functioning bit
 (5 7)  (551 359)  (551 359)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_38
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (567 359)  (567 359)  routing T_11_22.bnr_op_7 <X> T_11_22.lc_trk_g1_7
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (571 359)  (571 359)  routing T_11_22.bnr_op_6 <X> T_11_22.lc_trk_g1_6
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 359)  (580 359)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.input_2_3
 (36 7)  (582 359)  (582 359)  LC_3 Logic Functioning bit
 (40 7)  (586 359)  (586 359)  LC_3 Logic Functioning bit
 (14 8)  (560 360)  (560 360)  routing T_11_22.rgt_op_0 <X> T_11_22.lc_trk_g2_0
 (26 8)  (572 360)  (572 360)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (586 360)  (586 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (15 9)  (561 361)  (561 361)  routing T_11_22.rgt_op_0 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 361)  (573 361)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 361)  (576 361)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 361)  (578 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (579 361)  (579 361)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.input_2_4
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (41 9)  (587 361)  (587 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (26 10)  (572 362)  (572 362)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (41 10)  (587 362)  (587 362)  LC_5 Logic Functioning bit
 (43 10)  (589 362)  (589 362)  LC_5 Logic Functioning bit
 (50 10)  (596 362)  (596 362)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 363)  (577 363)  routing T_11_22.lc_trk_g3_7 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 363)  (582 363)  LC_5 Logic Functioning bit
 (38 11)  (584 363)  (584 363)  LC_5 Logic Functioning bit
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (42 11)  (588 363)  (588 363)  LC_5 Logic Functioning bit
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 364)  (577 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (41 12)  (587 364)  (587 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (47 12)  (593 364)  (593 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (48 13)  (594 365)  (594 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (4 14)  (550 366)  (550 366)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_44
 (6 14)  (552 366)  (552 366)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_44
 (21 14)  (567 366)  (567 366)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g3_7
 (22 14)  (568 366)  (568 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g0_5 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 366)  (581 366)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.input_2_7
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (40 14)  (586 366)  (586 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (5 15)  (551 367)  (551 367)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_t_44
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (580 367)  (580 367)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.input_2_7
 (35 15)  (581 367)  (581 367)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (5 0)  (605 352)  (605 352)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_0
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (39 0)  (639 352)  (639 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (43 0)  (643 352)  (643 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (52 0)  (652 352)  (652 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (4 1)  (604 353)  (604 353)  routing T_12_22.sp4_h_l_44 <X> T_12_22.sp4_h_r_0
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (39 1)  (639 353)  (639 353)  LC_0 Logic Functioning bit
 (41 1)  (641 353)  (641 353)  LC_0 Logic Functioning bit
 (43 1)  (643 353)  (643 353)  LC_0 Logic Functioning bit
 (49 1)  (649 353)  (649 353)  Carry_In_Mux bit 

 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 354)  (614 354)  routing T_12_22.bnr_op_4 <X> T_12_22.lc_trk_g0_4
 (9 3)  (609 355)  (609 355)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_v_t_36
 (10 3)  (610 355)  (610 355)  routing T_12_22.sp4_v_b_5 <X> T_12_22.sp4_v_t_36
 (14 3)  (614 355)  (614 355)  routing T_12_22.bnr_op_4 <X> T_12_22.lc_trk_g0_4
 (17 3)  (617 355)  (617 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (1 4)  (601 356)  (601 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (614 356)  (614 356)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g1_0
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (0 5)  (600 357)  (600 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 5)  (601 357)  (601 357)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_h_r_3 <X> T_12_22.lc_trk_g1_3
 (6 10)  (606 362)  (606 362)  routing T_12_22.sp4_v_b_3 <X> T_12_22.sp4_v_t_43
 (5 11)  (605 363)  (605 363)  routing T_12_22.sp4_v_b_3 <X> T_12_22.sp4_v_t_43
 (8 11)  (608 363)  (608 363)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_t_42
 (9 11)  (609 363)  (609 363)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_t_42
 (10 11)  (610 363)  (610 363)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_t_42
 (1 14)  (601 366)  (601 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 367)  (601 367)  routing T_12_22.lc_trk_g0_4 <X> T_12_22.wire_logic_cluster/lc_7/s_r


LogicTile_13_22

 (4 0)  (658 352)  (658 352)  routing T_13_22.sp4_v_t_41 <X> T_13_22.sp4_v_b_0
 (6 0)  (660 352)  (660 352)  routing T_13_22.sp4_v_t_41 <X> T_13_22.sp4_v_b_0
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 352)  (678 352)  routing T_13_22.top_op_3 <X> T_13_22.lc_trk_g0_3
 (21 1)  (675 353)  (675 353)  routing T_13_22.top_op_3 <X> T_13_22.lc_trk_g0_3
 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 353)  (678 353)  routing T_13_22.top_op_2 <X> T_13_22.lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.top_op_2 <X> T_13_22.lc_trk_g0_2
 (6 2)  (660 354)  (660 354)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (13 2)  (667 354)  (667 354)  routing T_13_22.sp4_h_r_2 <X> T_13_22.sp4_v_t_39
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 354)  (687 354)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 354)  (691 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (39 2)  (693 354)  (693 354)  LC_1 Logic Functioning bit
 (40 2)  (694 354)  (694 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (5 3)  (659 355)  (659 355)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_v_t_37
 (12 3)  (666 355)  (666 355)  routing T_13_22.sp4_h_r_2 <X> T_13_22.sp4_v_t_39
 (15 3)  (669 355)  (669 355)  routing T_13_22.bot_op_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (680 355)  (680 355)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (687 355)  (687 355)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.input_2_1
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (41 3)  (695 355)  (695 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (43 3)  (697 355)  (697 355)  LC_1 Logic Functioning bit
 (14 4)  (668 356)  (668 356)  routing T_13_22.lft_op_0 <X> T_13_22.lc_trk_g1_0
 (27 4)  (681 356)  (681 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 356)  (694 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (50 4)  (704 356)  (704 356)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 357)  (669 357)  routing T_13_22.lft_op_0 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (13 6)  (667 358)  (667 358)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_v_t_40
 (27 6)  (681 358)  (681 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 358)  (684 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 358)  (685 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 358)  (690 358)  LC_3 Logic Functioning bit
 (38 6)  (692 358)  (692 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (50 6)  (704 358)  (704 358)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (707 358)  (707 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (681 359)  (681 359)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 359)  (684 359)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 359)  (685 359)  routing T_13_22.lc_trk_g2_6 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (46 7)  (700 359)  (700 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (702 359)  (702 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (707 359)  (707 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 360)  (672 360)  routing T_13_22.bnl_op_1 <X> T_13_22.lc_trk_g2_1
 (25 8)  (679 360)  (679 360)  routing T_13_22.bnl_op_2 <X> T_13_22.lc_trk_g2_2
 (18 9)  (672 361)  (672 361)  routing T_13_22.bnl_op_1 <X> T_13_22.lc_trk_g2_1
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 361)  (679 361)  routing T_13_22.bnl_op_2 <X> T_13_22.lc_trk_g2_2
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (672 362)  (672 362)  routing T_13_22.bnl_op_5 <X> T_13_22.lc_trk_g2_5
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g2_7
 (24 10)  (678 362)  (678 362)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g2_7
 (25 10)  (679 362)  (679 362)  routing T_13_22.bnl_op_6 <X> T_13_22.lc_trk_g2_6
 (18 11)  (672 363)  (672 363)  routing T_13_22.bnl_op_5 <X> T_13_22.lc_trk_g2_5
 (22 11)  (676 363)  (676 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 363)  (679 363)  routing T_13_22.bnl_op_6 <X> T_13_22.lc_trk_g2_6
 (21 12)  (675 364)  (675 364)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (675 365)  (675 365)  routing T_13_22.bnl_op_3 <X> T_13_22.lc_trk_g3_3
 (14 14)  (668 366)  (668 366)  routing T_13_22.bnl_op_4 <X> T_13_22.lc_trk_g3_4
 (21 14)  (675 366)  (675 366)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (680 366)  (680 366)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (37 14)  (691 366)  (691 366)  LC_7 Logic Functioning bit
 (38 14)  (692 366)  (692 366)  LC_7 Logic Functioning bit
 (39 14)  (693 366)  (693 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (14 15)  (668 367)  (668 367)  routing T_13_22.bnl_op_4 <X> T_13_22.lc_trk_g3_4
 (17 15)  (671 367)  (671 367)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (675 367)  (675 367)  routing T_13_22.bnl_op_7 <X> T_13_22.lc_trk_g3_7
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (40 15)  (694 367)  (694 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit
 (46 15)  (700 367)  (700 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_22

 (27 0)  (735 352)  (735 352)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 352)  (741 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g3_4 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (40 0)  (748 352)  (748 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (42 0)  (750 352)  (750 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (9 1)  (717 353)  (717 353)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_v_b_1
 (10 1)  (718 353)  (718 353)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_v_b_1
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (21 4)  (729 356)  (729 356)  routing T_14_22.lft_op_3 <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 356)  (732 356)  routing T_14_22.lft_op_3 <X> T_14_22.lc_trk_g1_3
 (25 4)  (733 356)  (733 356)  routing T_14_22.bnr_op_2 <X> T_14_22.lc_trk_g1_2
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 357)  (733 357)  routing T_14_22.bnr_op_2 <X> T_14_22.lc_trk_g1_2
 (6 8)  (714 360)  (714 360)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_v_b_6
 (5 9)  (713 361)  (713 361)  routing T_14_22.sp4_v_t_38 <X> T_14_22.sp4_v_b_6
 (4 14)  (712 366)  (712 366)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_v_t_44
 (5 15)  (713 367)  (713 367)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_v_t_44
 (6 15)  (714 367)  (714 367)  routing T_14_22.sp4_h_r_9 <X> T_14_22.sp4_h_l_44
 (14 15)  (722 367)  (722 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (15 15)  (723 367)  (723 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (16 15)  (724 367)  (724 367)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g3_4
 (17 15)  (725 367)  (725 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_15_22

 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (40 0)  (802 352)  (802 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (38 1)  (800 353)  (800 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 354)  (788 354)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 354)  (795 354)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (40 2)  (802 354)  (802 354)  LC_1 Logic Functioning bit
 (42 2)  (804 354)  (804 354)  LC_1 Logic Functioning bit
 (45 2)  (807 354)  (807 354)  LC_1 Logic Functioning bit
 (14 3)  (776 355)  (776 355)  routing T_15_22.top_op_4 <X> T_15_22.lc_trk_g0_4
 (15 3)  (777 355)  (777 355)  routing T_15_22.top_op_4 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (788 355)  (788 355)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 355)  (789 355)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 355)  (790 355)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 355)  (791 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 355)  (798 355)  LC_1 Logic Functioning bit
 (37 3)  (799 355)  (799 355)  LC_1 Logic Functioning bit
 (38 3)  (800 355)  (800 355)  LC_1 Logic Functioning bit
 (39 3)  (801 355)  (801 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (14 4)  (776 356)  (776 356)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g1_0
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 356)  (795 356)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 356)  (797 356)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.input_2_2
 (40 4)  (802 356)  (802 356)  LC_2 Logic Functioning bit
 (51 4)  (813 356)  (813 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (47 5)  (809 357)  (809 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (810 357)  (810 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (783 358)  (783 358)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g1_7
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (766 359)  (766 359)  routing T_15_22.sp4_v_b_10 <X> T_15_22.sp4_h_l_38
 (14 8)  (776 360)  (776 360)  routing T_15_22.bnl_op_0 <X> T_15_22.lc_trk_g2_0
 (17 8)  (779 360)  (779 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 360)  (780 360)  routing T_15_22.wire_logic_cluster/lc_1/out <X> T_15_22.lc_trk_g2_1
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 360)  (785 360)  routing T_15_22.sp4_v_t_30 <X> T_15_22.lc_trk_g2_3
 (24 8)  (786 360)  (786 360)  routing T_15_22.sp4_v_t_30 <X> T_15_22.lc_trk_g2_3
 (4 9)  (766 361)  (766 361)  routing T_15_22.sp4_v_t_36 <X> T_15_22.sp4_h_r_6
 (14 9)  (776 361)  (776 361)  routing T_15_22.bnl_op_0 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (25 10)  (787 362)  (787 362)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g2_6
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (40 10)  (802 362)  (802 362)  LC_5 Logic Functioning bit
 (42 10)  (804 362)  (804 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (46 10)  (808 362)  (808 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 363)  (788 363)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 363)  (789 363)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 363)  (790 363)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 363)  (793 363)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 363)  (798 363)  LC_5 Logic Functioning bit
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (38 11)  (800 363)  (800 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (48 11)  (810 363)  (810 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (815 363)  (815 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (783 364)  (783 364)  routing T_15_22.rgt_op_3 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.rgt_op_3 <X> T_15_22.lc_trk_g3_3
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (38 12)  (800 364)  (800 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (40 12)  (802 364)  (802 364)  LC_6 Logic Functioning bit
 (42 12)  (804 364)  (804 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (30 13)  (792 365)  (792 365)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (40 13)  (802 365)  (802 365)  LC_6 Logic Functioning bit
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (26 14)  (788 366)  (788 366)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (37 14)  (799 366)  (799 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (40 14)  (802 366)  (802 366)  LC_7 Logic Functioning bit
 (42 14)  (804 366)  (804 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 367)  (789 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 367)  (790 367)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (4 0)  (820 352)  (820 352)  routing T_16_22.sp4_h_l_37 <X> T_16_22.sp4_v_b_0
 (14 0)  (830 352)  (830 352)  routing T_16_22.sp12_h_r_0 <X> T_16_22.lc_trk_g0_0
 (15 0)  (831 352)  (831 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (16 0)  (832 352)  (832 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 352)  (834 352)  routing T_16_22.sp4_h_r_9 <X> T_16_22.lc_trk_g0_1
 (22 0)  (838 352)  (838 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (841 352)  (841 352)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g0_2
 (26 0)  (842 352)  (842 352)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 352)  (853 352)  LC_0 Logic Functioning bit
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (5 1)  (821 353)  (821 353)  routing T_16_22.sp4_h_l_37 <X> T_16_22.sp4_v_b_0
 (14 1)  (830 353)  (830 353)  routing T_16_22.sp12_h_r_0 <X> T_16_22.lc_trk_g0_0
 (15 1)  (831 353)  (831 353)  routing T_16_22.sp12_h_r_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (837 353)  (837 353)  routing T_16_22.sp4_r_v_b_32 <X> T_16_22.lc_trk_g0_3
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 353)  (839 353)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g0_2
 (24 1)  (840 353)  (840 353)  routing T_16_22.sp4_h_r_10 <X> T_16_22.lc_trk_g0_2
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 353)  (846 353)  routing T_16_22.lc_trk_g0_3 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 353)  (847 353)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 353)  (849 353)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.input_2_0
 (34 1)  (850 353)  (850 353)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.input_2_0
 (35 1)  (851 353)  (851 353)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.input_2_0
 (39 1)  (855 353)  (855 353)  LC_0 Logic Functioning bit
 (40 1)  (856 353)  (856 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (26 2)  (842 354)  (842 354)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (43 2)  (859 354)  (859 354)  LC_1 Logic Functioning bit
 (50 2)  (866 354)  (866 354)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (830 355)  (830 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (15 3)  (831 355)  (831 355)  routing T_16_22.top_op_4 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g1_4 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 355)  (846 355)  routing T_16_22.lc_trk_g2_6 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (15 4)  (831 356)  (831 356)  routing T_16_22.sp4_h_r_1 <X> T_16_22.lc_trk_g1_1
 (16 4)  (832 356)  (832 356)  routing T_16_22.sp4_h_r_1 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (837 356)  (837 356)  routing T_16_22.sp4_h_r_19 <X> T_16_22.lc_trk_g1_3
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 356)  (839 356)  routing T_16_22.sp4_h_r_19 <X> T_16_22.lc_trk_g1_3
 (24 4)  (840 356)  (840 356)  routing T_16_22.sp4_h_r_19 <X> T_16_22.lc_trk_g1_3
 (25 4)  (841 356)  (841 356)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g1_2
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 356)  (847 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (854 356)  (854 356)  LC_2 Logic Functioning bit
 (43 4)  (859 356)  (859 356)  LC_2 Logic Functioning bit
 (50 4)  (866 356)  (866 356)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (834 357)  (834 357)  routing T_16_22.sp4_h_r_1 <X> T_16_22.lc_trk_g1_1
 (21 5)  (837 357)  (837 357)  routing T_16_22.sp4_h_r_19 <X> T_16_22.lc_trk_g1_3
 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (841 357)  (841 357)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g1_2
 (26 5)  (842 357)  (842 357)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (37 5)  (853 357)  (853 357)  LC_2 Logic Functioning bit
 (40 5)  (856 357)  (856 357)  LC_2 Logic Functioning bit
 (53 5)  (869 357)  (869 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (819 358)  (819 358)  routing T_16_22.sp12_v_b_0 <X> T_16_22.sp12_v_t_23
 (8 6)  (824 358)  (824 358)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_h_l_41
 (10 6)  (826 358)  (826 358)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_h_l_41
 (14 6)  (830 358)  (830 358)  routing T_16_22.bnr_op_4 <X> T_16_22.lc_trk_g1_4
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 358)  (834 358)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g1_5
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (14 7)  (830 359)  (830 359)  routing T_16_22.bnr_op_4 <X> T_16_22.lc_trk_g1_4
 (17 7)  (833 359)  (833 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (25 7)  (841 359)  (841 359)  routing T_16_22.top_op_6 <X> T_16_22.lc_trk_g1_6
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (8 8)  (824 360)  (824 360)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_r_7
 (9 8)  (825 360)  (825 360)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_r_7
 (10 8)  (826 360)  (826 360)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_r_7
 (21 8)  (837 360)  (837 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (24 8)  (840 360)  (840 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (12 9)  (828 361)  (828 361)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_b_8
 (4 10)  (820 362)  (820 362)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_v_t_43
 (6 10)  (822 362)  (822 362)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_v_t_43
 (13 10)  (829 362)  (829 362)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_45
 (15 10)  (831 362)  (831 362)  routing T_16_22.rgt_op_5 <X> T_16_22.lc_trk_g2_5
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.rgt_op_5 <X> T_16_22.lc_trk_g2_5
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 362)  (840 362)  routing T_16_22.tnr_op_7 <X> T_16_22.lc_trk_g2_7
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (5 11)  (821 363)  (821 363)  routing T_16_22.sp4_h_r_0 <X> T_16_22.sp4_v_t_43
 (12 11)  (828 363)  (828 363)  routing T_16_22.sp4_h_r_8 <X> T_16_22.sp4_v_t_45
 (22 11)  (838 363)  (838 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 363)  (841 363)  routing T_16_22.sp4_r_v_b_38 <X> T_16_22.lc_trk_g2_6
 (26 11)  (842 363)  (842 363)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (34 11)  (850 363)  (850 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (11 12)  (827 364)  (827 364)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_v_b_11
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.tnr_op_3 <X> T_16_22.lc_trk_g3_3
 (25 12)  (841 364)  (841 364)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (12 13)  (828 365)  (828 365)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_v_b_11
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 365)  (839 365)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (24 13)  (840 365)  (840 365)  routing T_16_22.sp4_h_r_34 <X> T_16_22.lc_trk_g3_2
 (4 14)  (820 366)  (820 366)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_v_t_44
 (6 14)  (822 366)  (822 366)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_v_t_44
 (15 14)  (831 366)  (831 366)  routing T_16_22.tnr_op_5 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (5 15)  (821 367)  (821 367)  routing T_16_22.sp4_h_r_3 <X> T_16_22.sp4_v_t_44
 (8 15)  (824 367)  (824 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (10 15)  (826 367)  (826 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47


LogicTile_17_22

 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (896 352)  (896 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 352)  (900 352)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 352)  (907 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 352)  (908 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (38 0)  (912 352)  (912 352)  LC_0 Logic Functioning bit
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (18 1)  (892 353)  (892 353)  routing T_17_22.sp4_r_v_b_34 <X> T_17_22.lc_trk_g0_1
 (21 1)  (895 353)  (895 353)  routing T_17_22.sp4_r_v_b_32 <X> T_17_22.lc_trk_g0_3
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (899 353)  (899 353)  routing T_17_22.sp4_r_v_b_33 <X> T_17_22.lc_trk_g0_2
 (28 1)  (902 353)  (902 353)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g0_3 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 353)  (908 353)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.input_2_0
 (37 1)  (911 353)  (911 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (42 2)  (916 354)  (916 354)  LC_1 Logic Functioning bit
 (50 2)  (924 354)  (924 354)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (895 355)  (895 355)  routing T_17_22.sp4_h_r_7 <X> T_17_22.lc_trk_g0_7
 (28 3)  (902 355)  (902 355)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (38 3)  (912 355)  (912 355)  LC_1 Logic Functioning bit
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (15 4)  (889 356)  (889 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (16 4)  (890 356)  (890 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (17 4)  (891 356)  (891 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 356)  (892 356)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (40 4)  (914 356)  (914 356)  LC_2 Logic Functioning bit
 (41 4)  (915 356)  (915 356)  LC_2 Logic Functioning bit
 (18 5)  (892 357)  (892 357)  routing T_17_22.sp4_h_l_4 <X> T_17_22.lc_trk_g1_1
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 357)  (901 357)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 357)  (902 357)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 357)  (906 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (909 357)  (909 357)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.input_2_2
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 358)  (898 358)  routing T_17_22.bot_op_7 <X> T_17_22.lc_trk_g1_7
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 358)  (908 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 358)  (909 358)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.input_2_3
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (42 6)  (916 358)  (916 358)  LC_3 Logic Functioning bit
 (43 6)  (917 358)  (917 358)  LC_3 Logic Functioning bit
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.bot_op_6 <X> T_17_22.lc_trk_g1_6
 (28 7)  (902 359)  (902 359)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 359)  (904 359)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 359)  (909 359)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.input_2_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (15 8)  (889 360)  (889 360)  routing T_17_22.tnr_op_1 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (895 360)  (895 360)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g2_3
 (25 8)  (899 360)  (899 360)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g2_2
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (40 8)  (914 360)  (914 360)  LC_4 Logic Functioning bit
 (50 8)  (924 360)  (924 360)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (880 361)  (880 361)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_6
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 361)  (904 361)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (38 9)  (912 361)  (912 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (19 10)  (893 362)  (893 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (899 362)  (899 362)  routing T_17_22.sp4_v_b_30 <X> T_17_22.lc_trk_g2_6
 (26 10)  (900 362)  (900 362)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (43 10)  (917 362)  (917 362)  LC_5 Logic Functioning bit
 (50 10)  (924 362)  (924 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (888 363)  (888 363)  routing T_17_22.sp4_r_v_b_36 <X> T_17_22.lc_trk_g2_4
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_v_b_30 <X> T_17_22.lc_trk_g2_6
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 363)  (902 363)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 363)  (905 363)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (39 11)  (913 363)  (913 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (5 12)  (879 364)  (879 364)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_9
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.wire_logic_cluster/lc_1/out <X> T_17_22.lc_trk_g3_1
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.sp4_v_t_30 <X> T_17_22.lc_trk_g3_3
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (4 13)  (878 365)  (878 365)  routing T_17_22.sp4_h_l_43 <X> T_17_22.sp4_h_r_9
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (897 365)  (897 365)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g3_2
 (25 13)  (899 365)  (899 365)  routing T_17_22.sp4_h_l_15 <X> T_17_22.lc_trk_g3_2
 (26 13)  (900 365)  (900 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 365)  (914 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (14 14)  (888 366)  (888 366)  routing T_17_22.rgt_op_4 <X> T_17_22.lc_trk_g3_4
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.tnr_op_7 <X> T_17_22.lc_trk_g3_7
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 366)  (905 366)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (42 14)  (916 366)  (916 366)  LC_7 Logic Functioning bit
 (43 14)  (917 366)  (917 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 367)  (889 367)  routing T_17_22.rgt_op_4 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 367)  (899 367)  routing T_17_22.sp4_r_v_b_46 <X> T_17_22.lc_trk_g3_6
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (15 0)  (943 352)  (943 352)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g0_1
 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (953 352)  (953 352)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g0_2
 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (38 0)  (966 352)  (966 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (40 0)  (968 352)  (968 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (15 1)  (943 353)  (943 353)  routing T_18_22.bot_op_0 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (946 353)  (946 353)  routing T_18_22.top_op_1 <X> T_18_22.lc_trk_g0_1
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 353)  (951 353)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g0_2
 (24 1)  (952 353)  (952 353)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g0_2
 (25 1)  (953 353)  (953 353)  routing T_18_22.sp4_h_l_7 <X> T_18_22.lc_trk_g0_2
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (946 354)  (946 354)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g0_5
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.bot_op_7 <X> T_18_22.lc_trk_g0_7
 (31 2)  (959 354)  (959 354)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (42 2)  (970 354)  (970 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (46 2)  (974 354)  (974 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (978 354)  (978 354)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (946 355)  (946 355)  routing T_18_22.sp4_v_b_13 <X> T_18_22.lc_trk_g0_5
 (31 3)  (959 355)  (959 355)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (42 3)  (970 355)  (970 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (6 4)  (934 356)  (934 356)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_b_3
 (15 4)  (943 356)  (943 356)  routing T_18_22.lft_op_1 <X> T_18_22.lc_trk_g1_1
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 356)  (946 356)  routing T_18_22.lft_op_1 <X> T_18_22.lc_trk_g1_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 356)  (961 356)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (50 4)  (978 356)  (978 356)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (11 6)  (939 358)  (939 358)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_v_t_40
 (13 6)  (941 358)  (941 358)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_v_t_40
 (15 6)  (943 358)  (943 358)  routing T_18_22.top_op_5 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 358)  (952 358)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g1_7
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 358)  (959 358)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (50 6)  (978 358)  (978 358)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (936 359)  (936 359)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_t_41
 (9 7)  (937 359)  (937 359)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_t_41
 (10 7)  (938 359)  (938 359)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_t_41
 (12 7)  (940 359)  (940 359)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_v_t_40
 (18 7)  (946 359)  (946 359)  routing T_18_22.top_op_5 <X> T_18_22.lc_trk_g1_5
 (21 7)  (949 359)  (949 359)  routing T_18_22.top_op_7 <X> T_18_22.lc_trk_g1_7
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (15 8)  (943 360)  (943 360)  routing T_18_22.tnl_op_1 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (949 360)  (949 360)  routing T_18_22.rgt_op_3 <X> T_18_22.lc_trk_g2_3
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 360)  (952 360)  routing T_18_22.rgt_op_3 <X> T_18_22.lc_trk_g2_3
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 360)  (956 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 360)  (961 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 360)  (966 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (50 8)  (978 360)  (978 360)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 361)  (946 361)  routing T_18_22.tnl_op_1 <X> T_18_22.lc_trk_g2_1
 (26 9)  (954 361)  (954 361)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (40 9)  (968 361)  (968 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 362)  (959 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 363)  (952 363)  routing T_18_22.tnr_op_6 <X> T_18_22.lc_trk_g2_6
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 363)  (959 363)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 363)  (961 363)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.input_2_5
 (36 11)  (964 363)  (964 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (16 12)  (944 364)  (944 364)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (47 12)  (975 364)  (975 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (978 364)  (978 364)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (946 365)  (946 365)  routing T_18_22.sp4_v_b_33 <X> T_18_22.lc_trk_g3_1
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (10 14)  (938 366)  (938 366)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_l_47
 (21 14)  (949 366)  (949 366)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g3_7
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 366)  (953 366)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g3_6
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.input_2_7
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (40 14)  (968 366)  (968 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (4 15)  (932 367)  (932 367)  routing T_18_22.sp4_v_b_4 <X> T_18_22.sp4_h_l_44
 (11 15)  (939 367)  (939 367)  routing T_18_22.sp4_h_r_11 <X> T_18_22.sp4_h_l_46
 (14 15)  (942 367)  (942 367)  routing T_18_22.tnl_op_4 <X> T_18_22.lc_trk_g3_4
 (15 15)  (943 367)  (943 367)  routing T_18_22.tnl_op_4 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g3_6
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit
 (43 15)  (971 367)  (971 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (8 1)  (990 353)  (990 353)  routing T_19_22.sp4_h_r_1 <X> T_19_22.sp4_v_b_1
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 354)  (994 354)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_l_39
 (17 2)  (999 354)  (999 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1003 354)  (1003 354)  routing T_19_22.bnr_op_7 <X> T_19_22.lc_trk_g0_7
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (1007 354)  (1007 354)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g0_6
 (11 3)  (993 355)  (993 355)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_l_39
 (13 3)  (995 355)  (995 355)  routing T_19_22.sp4_v_t_45 <X> T_19_22.sp4_h_l_39
 (18 3)  (1000 355)  (1000 355)  routing T_19_22.sp4_r_v_b_29 <X> T_19_22.lc_trk_g0_5
 (21 3)  (1003 355)  (1003 355)  routing T_19_22.bnr_op_7 <X> T_19_22.lc_trk_g0_7
 (22 3)  (1004 355)  (1004 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1005 355)  (1005 355)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g0_6
 (24 3)  (1006 355)  (1006 355)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g0_6
 (0 4)  (982 356)  (982 356)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_7/cen
 (1 4)  (983 356)  (983 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 356)  (1003 356)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g1_3
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 356)  (1015 356)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (43 4)  (1025 356)  (1025 356)  LC_2 Logic Functioning bit
 (1 5)  (983 357)  (983 357)  routing T_19_22.lc_trk_g2_2 <X> T_19_22.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (40 5)  (1022 357)  (1022 357)  LC_2 Logic Functioning bit
 (42 5)  (1024 357)  (1024 357)  LC_2 Logic Functioning bit
 (53 5)  (1035 357)  (1035 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (988 358)  (988 358)  routing T_19_22.sp4_h_l_47 <X> T_19_22.sp4_v_t_38
 (11 6)  (993 358)  (993 358)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_t_40
 (13 6)  (995 358)  (995 358)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_t_40
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (46 6)  (1028 358)  (1028 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (994 359)  (994 359)  routing T_19_22.sp4_h_r_11 <X> T_19_22.sp4_v_t_40
 (31 7)  (1013 359)  (1013 359)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (37 7)  (1019 359)  (1019 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (39 7)  (1021 359)  (1021 359)  LC_3 Logic Functioning bit
 (47 7)  (1029 359)  (1029 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1030 359)  (1030 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1033 359)  (1033 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1035 359)  (1035 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1004 360)  (1004 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 360)  (1005 360)  routing T_19_22.sp4_v_t_30 <X> T_19_22.lc_trk_g2_3
 (24 8)  (1006 360)  (1006 360)  routing T_19_22.sp4_v_t_30 <X> T_19_22.lc_trk_g2_3
 (25 8)  (1007 360)  (1007 360)  routing T_19_22.sp4_h_r_42 <X> T_19_22.lc_trk_g2_2
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g0_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 360)  (1015 360)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (51 8)  (1033 360)  (1033 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (1000 361)  (1000 361)  routing T_19_22.sp4_r_v_b_33 <X> T_19_22.lc_trk_g2_1
 (22 9)  (1004 361)  (1004 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 361)  (1005 361)  routing T_19_22.sp4_h_r_42 <X> T_19_22.lc_trk_g2_2
 (24 9)  (1006 361)  (1006 361)  routing T_19_22.sp4_h_r_42 <X> T_19_22.lc_trk_g2_2
 (25 9)  (1007 361)  (1007 361)  routing T_19_22.sp4_h_r_42 <X> T_19_22.lc_trk_g2_2
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 361)  (1009 361)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (43 9)  (1025 361)  (1025 361)  LC_4 Logic Functioning bit
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g2_5
 (31 10)  (1013 362)  (1013 362)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 362)  (1018 362)  LC_5 Logic Functioning bit
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (38 10)  (1020 362)  (1020 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (45 10)  (1027 362)  (1027 362)  LC_5 Logic Functioning bit
 (31 11)  (1013 363)  (1013 363)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (38 11)  (1020 363)  (1020 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (48 11)  (1030 363)  (1030 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (8 12)  (990 364)  (990 364)  routing T_19_22.sp4_v_b_4 <X> T_19_22.sp4_h_r_10
 (9 12)  (991 364)  (991 364)  routing T_19_22.sp4_v_b_4 <X> T_19_22.sp4_h_r_10
 (10 12)  (992 364)  (992 364)  routing T_19_22.sp4_v_b_4 <X> T_19_22.sp4_h_r_10
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 364)  (1013 364)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 364)  (1017 364)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.input_2_6
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 365)  (1014 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 365)  (1015 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.input_2_6
 (34 13)  (1016 365)  (1016 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.input_2_6
 (35 13)  (1017 365)  (1017 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.input_2_6
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (37 13)  (1019 365)  (1019 365)  LC_6 Logic Functioning bit
 (39 13)  (1021 365)  (1021 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (4 14)  (986 366)  (986 366)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_v_t_44
 (8 14)  (990 366)  (990 366)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_h_l_47
 (10 14)  (992 366)  (992 366)  routing T_19_22.sp4_h_r_2 <X> T_19_22.sp4_h_l_47
 (11 14)  (993 366)  (993 366)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 366)  (1006 366)  routing T_19_22.rgt_op_7 <X> T_19_22.lc_trk_g3_7
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 366)  (1018 366)  LC_7 Logic Functioning bit
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (38 14)  (1020 366)  (1020 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (51 14)  (1033 366)  (1033 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (982 367)  (982 367)  routing T_19_22.glb_netwk_2 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (5 15)  (987 367)  (987 367)  routing T_19_22.sp4_h_r_9 <X> T_19_22.sp4_v_t_44
 (12 15)  (994 367)  (994 367)  routing T_19_22.sp4_v_b_8 <X> T_19_22.sp4_v_t_46
 (31 15)  (1013 367)  (1013 367)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (38 15)  (1020 367)  (1020 367)  LC_7 Logic Functioning bit
 (39 15)  (1021 367)  (1021 367)  LC_7 Logic Functioning bit
 (48 15)  (1030 367)  (1030 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (1033 367)  (1033 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_22

 (21 0)  (1057 352)  (1057 352)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g0_3
 (22 0)  (1058 352)  (1058 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 352)  (1061 352)  routing T_20_22.sp4_h_r_10 <X> T_20_22.lc_trk_g0_2
 (31 0)  (1067 352)  (1067 352)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp4_h_r_10 <X> T_20_22.lc_trk_g0_2
 (24 1)  (1060 353)  (1060 353)  routing T_20_22.sp4_h_r_10 <X> T_20_22.lc_trk_g0_2
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (48 1)  (1084 353)  (1084 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 354)  (1044 354)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_l_36
 (9 2)  (1045 354)  (1045 354)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_l_36
 (10 2)  (1046 354)  (1046 354)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_h_l_36
 (11 2)  (1047 354)  (1047 354)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_39
 (15 2)  (1051 354)  (1051 354)  routing T_20_22.lft_op_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 354)  (1054 354)  routing T_20_22.lft_op_5 <X> T_20_22.lc_trk_g0_5
 (19 2)  (1055 354)  (1055 354)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (1062 354)  (1062 354)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 354)  (1067 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (40 2)  (1076 354)  (1076 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (4 3)  (1040 355)  (1040 355)  routing T_20_22.sp4_h_r_4 <X> T_20_22.sp4_h_l_37
 (6 3)  (1042 355)  (1042 355)  routing T_20_22.sp4_h_r_4 <X> T_20_22.sp4_h_l_37
 (12 3)  (1048 355)  (1048 355)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_39
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 355)  (1060 355)  routing T_20_22.bot_op_6 <X> T_20_22.lc_trk_g0_6
 (26 3)  (1062 355)  (1062 355)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 355)  (1063 355)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1071 355)  (1071 355)  routing T_20_22.lc_trk_g0_3 <X> T_20_22.input_2_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (47 3)  (1083 355)  (1083 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1084 355)  (1084 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1087 355)  (1087 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1037 356)  (1037 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (1053 356)  (1053 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1054 356)  (1054 356)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g1_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 356)  (1070 356)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 356)  (1076 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (46 4)  (1082 356)  (1082 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1037 357)  (1037 357)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (18 5)  (1054 357)  (1054 357)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g1_1
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (1076 357)  (1076 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (46 5)  (1082 357)  (1082 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (1044 358)  (1044 358)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_41
 (9 6)  (1045 358)  (1045 358)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_41
 (10 6)  (1046 358)  (1046 358)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_41
 (14 6)  (1050 358)  (1050 358)  routing T_20_22.bnr_op_4 <X> T_20_22.lc_trk_g1_4
 (16 6)  (1052 358)  (1052 358)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g1_5
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g1_5
 (26 6)  (1062 358)  (1062 358)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 358)  (1070 358)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (40 6)  (1076 358)  (1076 358)  LC_3 Logic Functioning bit
 (43 6)  (1079 358)  (1079 358)  LC_3 Logic Functioning bit
 (46 6)  (1082 358)  (1082 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 358)  (1086 358)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (1050 359)  (1050 359)  routing T_20_22.bnr_op_4 <X> T_20_22.lc_trk_g1_4
 (17 7)  (1053 359)  (1053 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (1054 359)  (1054 359)  routing T_20_22.sp4_v_b_13 <X> T_20_22.lc_trk_g1_5
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 359)  (1060 359)  routing T_20_22.bot_op_6 <X> T_20_22.lc_trk_g1_6
 (27 7)  (1063 359)  (1063 359)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 359)  (1065 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.wire_logic_cluster/lc_0/out <X> T_20_22.lc_trk_g2_0
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 360)  (1070 360)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (1064 361)  (1064 361)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 361)  (1065 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 361)  (1068 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1070 361)  (1070 361)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_4
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (12 10)  (1048 362)  (1048 362)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 362)  (1054 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (25 10)  (1061 362)  (1061 362)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g2_6
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 362)  (1067 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (37 10)  (1073 362)  (1073 362)  LC_5 Logic Functioning bit
 (39 10)  (1075 362)  (1075 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (50 10)  (1086 362)  (1086 362)  Cascade bit: LH_LC05_inmux02_5

 (9 11)  (1045 363)  (1045 363)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_42
 (10 11)  (1046 363)  (1046 363)  routing T_20_22.sp4_v_b_11 <X> T_20_22.sp4_v_t_42
 (11 11)  (1047 363)  (1047 363)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (12 11)  (1048 363)  (1048 363)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_v_t_45
 (13 11)  (1049 363)  (1049 363)  routing T_20_22.sp4_v_t_39 <X> T_20_22.sp4_h_l_45
 (22 11)  (1058 363)  (1058 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g2_6 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (38 11)  (1074 363)  (1074 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (9 12)  (1045 364)  (1045 364)  routing T_20_22.sp4_h_l_42 <X> T_20_22.sp4_h_r_10
 (10 12)  (1046 364)  (1046 364)  routing T_20_22.sp4_h_l_42 <X> T_20_22.sp4_h_r_10
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (10 13)  (1046 365)  (1046 365)  routing T_20_22.sp4_h_r_5 <X> T_20_22.sp4_v_b_10
 (15 13)  (1051 365)  (1051 365)  routing T_20_22.tnr_op_0 <X> T_20_22.lc_trk_g3_0
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (32 13)  (1068 365)  (1068 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1070 365)  (1070 365)  routing T_20_22.lc_trk_g1_1 <X> T_20_22.input_2_6
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 366)  (1044 366)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_47
 (9 14)  (1045 366)  (1045 366)  routing T_20_22.sp4_v_t_47 <X> T_20_22.sp4_h_l_47
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1054 366)  (1054 366)  routing T_20_22.bnl_op_5 <X> T_20_22.lc_trk_g3_5
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 366)  (1064 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 366)  (1069 366)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 366)  (1071 366)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.input_2_7
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (37 14)  (1073 366)  (1073 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (40 14)  (1076 366)  (1076 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (0 15)  (1036 367)  (1036 367)  routing T_20_22.glb_netwk_2 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 367)  (1040 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (6 15)  (1042 367)  (1042 367)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_h_l_44
 (18 15)  (1054 367)  (1054 367)  routing T_20_22.bnl_op_5 <X> T_20_22.lc_trk_g3_5
 (26 15)  (1062 367)  (1062 367)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 367)  (1063 367)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 367)  (1068 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1070 367)  (1070 367)  routing T_20_22.lc_trk_g1_4 <X> T_20_22.input_2_7
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (38 15)  (1074 367)  (1074 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (40 15)  (1076 367)  (1076 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit


LogicTile_21_22

 (5 2)  (1095 354)  (1095 354)  routing T_21_22.sp4_v_b_0 <X> T_21_22.sp4_h_l_37
 (15 3)  (1105 355)  (1105 355)  routing T_21_22.bot_op_4 <X> T_21_22.lc_trk_g0_4
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (4 4)  (1094 356)  (1094 356)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3
 (6 4)  (1096 356)  (1096 356)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3
 (8 4)  (1098 356)  (1098 356)  routing T_21_22.sp4_v_b_4 <X> T_21_22.sp4_h_r_4
 (9 4)  (1099 356)  (1099 356)  routing T_21_22.sp4_v_b_4 <X> T_21_22.sp4_h_r_4
 (15 4)  (1105 356)  (1105 356)  routing T_21_22.bot_op_1 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (5 5)  (1095 357)  (1095 357)  routing T_21_22.sp4_h_l_44 <X> T_21_22.sp4_v_b_3
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 357)  (1114 357)  routing T_21_22.bot_op_2 <X> T_21_22.lc_trk_g1_2
 (3 6)  (1093 358)  (1093 358)  routing T_21_22.sp12_v_b_0 <X> T_21_22.sp12_v_t_23
 (4 8)  (1094 360)  (1094 360)  routing T_21_22.sp4_h_l_43 <X> T_21_22.sp4_v_b_6
 (5 9)  (1095 361)  (1095 361)  routing T_21_22.sp4_h_l_43 <X> T_21_22.sp4_v_b_6
 (9 9)  (1099 361)  (1099 361)  routing T_21_22.sp4_v_t_46 <X> T_21_22.sp4_v_b_7
 (10 9)  (1100 361)  (1100 361)  routing T_21_22.sp4_v_t_46 <X> T_21_22.sp4_v_b_7
 (27 10)  (1117 362)  (1117 362)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 362)  (1118 362)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 362)  (1119 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 362)  (1122 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 362)  (1124 362)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 362)  (1126 362)  LC_5 Logic Functioning bit
 (37 10)  (1127 362)  (1127 362)  LC_5 Logic Functioning bit
 (38 10)  (1128 362)  (1128 362)  LC_5 Logic Functioning bit
 (39 10)  (1129 362)  (1129 362)  LC_5 Logic Functioning bit
 (40 10)  (1130 362)  (1130 362)  LC_5 Logic Functioning bit
 (41 10)  (1131 362)  (1131 362)  LC_5 Logic Functioning bit
 (42 10)  (1132 362)  (1132 362)  LC_5 Logic Functioning bit
 (43 10)  (1133 362)  (1133 362)  LC_5 Logic Functioning bit
 (46 10)  (1136 362)  (1136 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1116 363)  (1116 363)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 363)  (1117 363)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 363)  (1119 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1127 363)  (1127 363)  LC_5 Logic Functioning bit
 (39 11)  (1129 363)  (1129 363)  LC_5 Logic Functioning bit
 (41 11)  (1131 363)  (1131 363)  LC_5 Logic Functioning bit
 (43 11)  (1133 363)  (1133 363)  LC_5 Logic Functioning bit
 (6 12)  (1096 364)  (1096 364)  routing T_21_22.sp4_v_t_43 <X> T_21_22.sp4_v_b_9
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1108 364)  (1108 364)  routing T_21_22.bnl_op_1 <X> T_21_22.lc_trk_g3_1
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 364)  (1124 364)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 364)  (1126 364)  LC_6 Logic Functioning bit
 (38 12)  (1128 364)  (1128 364)  LC_6 Logic Functioning bit
 (51 12)  (1141 364)  (1141 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1095 365)  (1095 365)  routing T_21_22.sp4_v_t_43 <X> T_21_22.sp4_v_b_9
 (18 13)  (1108 365)  (1108 365)  routing T_21_22.bnl_op_1 <X> T_21_22.lc_trk_g3_1
 (27 13)  (1117 365)  (1117 365)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 365)  (1118 365)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 365)  (1119 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 365)  (1121 365)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 365)  (1127 365)  LC_6 Logic Functioning bit
 (39 13)  (1129 365)  (1129 365)  LC_6 Logic Functioning bit
 (46 13)  (1136 365)  (1136 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.bnl_op_6 <X> T_21_22.lc_trk_g3_6
 (29 14)  (1119 366)  (1119 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 366)  (1120 366)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 366)  (1122 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 366)  (1124 366)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 366)  (1125 366)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_7
 (36 14)  (1126 366)  (1126 366)  LC_7 Logic Functioning bit
 (38 14)  (1128 366)  (1128 366)  LC_7 Logic Functioning bit
 (39 14)  (1129 366)  (1129 366)  LC_7 Logic Functioning bit
 (40 14)  (1130 366)  (1130 366)  LC_7 Logic Functioning bit
 (42 14)  (1132 366)  (1132 366)  LC_7 Logic Functioning bit
 (43 14)  (1133 366)  (1133 366)  LC_7 Logic Functioning bit
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1115 367)  (1115 367)  routing T_21_22.bnl_op_6 <X> T_21_22.lc_trk_g3_6
 (32 15)  (1122 367)  (1122 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1123 367)  (1123 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_7
 (34 15)  (1124 367)  (1124 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_7
 (35 15)  (1125 367)  (1125 367)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_7
 (36 15)  (1126 367)  (1126 367)  LC_7 Logic Functioning bit
 (38 15)  (1128 367)  (1128 367)  LC_7 Logic Functioning bit
 (39 15)  (1129 367)  (1129 367)  LC_7 Logic Functioning bit
 (40 15)  (1130 367)  (1130 367)  LC_7 Logic Functioning bit
 (42 15)  (1132 367)  (1132 367)  LC_7 Logic Functioning bit
 (43 15)  (1133 367)  (1133 367)  LC_7 Logic Functioning bit
 (48 15)  (1138 367)  (1138 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_22

 (14 0)  (1158 352)  (1158 352)  routing T_22_22.sp4_h_r_8 <X> T_22_22.lc_trk_g0_0
 (15 1)  (1159 353)  (1159 353)  routing T_22_22.sp4_h_r_8 <X> T_22_22.lc_trk_g0_0
 (16 1)  (1160 353)  (1160 353)  routing T_22_22.sp4_h_r_8 <X> T_22_22.lc_trk_g0_0
 (17 1)  (1161 353)  (1161 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1167 353)  (1167 353)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g0_2
 (24 1)  (1168 353)  (1168 353)  routing T_22_22.sp4_v_b_18 <X> T_22_22.lc_trk_g0_2
 (0 2)  (1144 354)  (1144 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 354)  (1145 354)  routing T_22_22.glb_netwk_6 <X> T_22_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 354)  (1146 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 354)  (1158 354)  routing T_22_22.sp4_v_t_1 <X> T_22_22.lc_trk_g0_4
 (25 2)  (1169 354)  (1169 354)  routing T_22_22.sp12_h_l_5 <X> T_22_22.lc_trk_g0_6
 (27 2)  (1171 354)  (1171 354)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 354)  (1172 354)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 354)  (1173 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 354)  (1174 354)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 354)  (1176 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 354)  (1177 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 354)  (1178 354)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 354)  (1181 354)  LC_1 Logic Functioning bit
 (40 2)  (1184 354)  (1184 354)  LC_1 Logic Functioning bit
 (45 2)  (1189 354)  (1189 354)  LC_1 Logic Functioning bit
 (46 2)  (1190 354)  (1190 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (1158 355)  (1158 355)  routing T_22_22.sp4_v_t_1 <X> T_22_22.lc_trk_g0_4
 (16 3)  (1160 355)  (1160 355)  routing T_22_22.sp4_v_t_1 <X> T_22_22.lc_trk_g0_4
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1166 355)  (1166 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1168 355)  (1168 355)  routing T_22_22.sp12_h_l_5 <X> T_22_22.lc_trk_g0_6
 (25 3)  (1169 355)  (1169 355)  routing T_22_22.sp12_h_l_5 <X> T_22_22.lc_trk_g0_6
 (27 3)  (1171 355)  (1171 355)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 355)  (1172 355)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 355)  (1173 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 355)  (1174 355)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 355)  (1176 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 355)  (1178 355)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.input_2_1
 (35 3)  (1179 355)  (1179 355)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.input_2_1
 (36 3)  (1180 355)  (1180 355)  LC_1 Logic Functioning bit
 (37 3)  (1181 355)  (1181 355)  LC_1 Logic Functioning bit
 (39 3)  (1183 355)  (1183 355)  LC_1 Logic Functioning bit
 (40 3)  (1184 355)  (1184 355)  LC_1 Logic Functioning bit
 (41 3)  (1185 355)  (1185 355)  LC_1 Logic Functioning bit
 (42 3)  (1186 355)  (1186 355)  LC_1 Logic Functioning bit
 (1 4)  (1145 356)  (1145 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (19 4)  (1163 356)  (1163 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (1170 356)  (1170 356)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 356)  (1174 356)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 356)  (1178 356)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 356)  (1179 356)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.input_2_2
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (41 4)  (1185 356)  (1185 356)  LC_2 Logic Functioning bit
 (43 4)  (1187 356)  (1187 356)  LC_2 Logic Functioning bit
 (45 4)  (1189 356)  (1189 356)  LC_2 Logic Functioning bit
 (46 4)  (1190 356)  (1190 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1145 357)  (1145 357)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.wire_logic_cluster/lc_7/cen
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1167 357)  (1167 357)  routing T_22_22.sp4_h_r_2 <X> T_22_22.lc_trk_g1_2
 (24 5)  (1168 357)  (1168 357)  routing T_22_22.sp4_h_r_2 <X> T_22_22.lc_trk_g1_2
 (25 5)  (1169 357)  (1169 357)  routing T_22_22.sp4_h_r_2 <X> T_22_22.lc_trk_g1_2
 (26 5)  (1170 357)  (1170 357)  routing T_22_22.lc_trk_g0_6 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 357)  (1176 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1180 357)  (1180 357)  LC_2 Logic Functioning bit
 (40 5)  (1184 357)  (1184 357)  LC_2 Logic Functioning bit
 (42 5)  (1186 357)  (1186 357)  LC_2 Logic Functioning bit
 (5 6)  (1149 358)  (1149 358)  routing T_22_22.sp4_v_b_3 <X> T_22_22.sp4_h_l_38
 (14 6)  (1158 358)  (1158 358)  routing T_22_22.sp4_v_b_4 <X> T_22_22.lc_trk_g1_4
 (16 7)  (1160 359)  (1160 359)  routing T_22_22.sp4_v_b_4 <X> T_22_22.lc_trk_g1_4
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (22 11)  (1166 363)  (1166 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (13 12)  (1157 364)  (1157 364)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_11
 (14 12)  (1158 364)  (1158 364)  routing T_22_22.sp4_h_l_21 <X> T_22_22.lc_trk_g3_0
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.wire_logic_cluster/lc_1/out <X> T_22_22.lc_trk_g3_1
 (27 12)  (1171 364)  (1171 364)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 364)  (1173 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 364)  (1174 364)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 364)  (1176 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 364)  (1177 364)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 364)  (1178 364)  routing T_22_22.lc_trk_g3_0 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 364)  (1179 364)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.input_2_6
 (36 12)  (1180 364)  (1180 364)  LC_6 Logic Functioning bit
 (41 12)  (1185 364)  (1185 364)  LC_6 Logic Functioning bit
 (43 12)  (1187 364)  (1187 364)  LC_6 Logic Functioning bit
 (45 12)  (1189 364)  (1189 364)  LC_6 Logic Functioning bit
 (12 13)  (1156 365)  (1156 365)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_b_11
 (15 13)  (1159 365)  (1159 365)  routing T_22_22.sp4_h_l_21 <X> T_22_22.lc_trk_g3_0
 (16 13)  (1160 365)  (1160 365)  routing T_22_22.sp4_h_l_21 <X> T_22_22.lc_trk_g3_0
 (17 13)  (1161 365)  (1161 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (29 13)  (1173 365)  (1173 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 365)  (1176 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1177 365)  (1177 365)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.input_2_6
 (35 13)  (1179 365)  (1179 365)  routing T_22_22.lc_trk_g2_6 <X> T_22_22.input_2_6
 (36 13)  (1180 365)  (1180 365)  LC_6 Logic Functioning bit
 (40 13)  (1184 365)  (1184 365)  LC_6 Logic Functioning bit
 (42 13)  (1186 365)  (1186 365)  LC_6 Logic Functioning bit
 (46 13)  (1190 365)  (1190 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (21 14)  (1165 366)  (1165 366)  routing T_22_22.sp4_h_l_34 <X> T_22_22.lc_trk_g3_7
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 366)  (1167 366)  routing T_22_22.sp4_h_l_34 <X> T_22_22.lc_trk_g3_7
 (24 14)  (1168 366)  (1168 366)  routing T_22_22.sp4_h_l_34 <X> T_22_22.lc_trk_g3_7
 (12 15)  (1156 367)  (1156 367)  routing T_22_22.sp4_h_l_46 <X> T_22_22.sp4_v_t_46
 (21 15)  (1165 367)  (1165 367)  routing T_22_22.sp4_h_l_34 <X> T_22_22.lc_trk_g3_7


LogicTile_23_22

 (15 0)  (1213 352)  (1213 352)  routing T_23_22.bot_op_1 <X> T_23_22.lc_trk_g0_1
 (17 0)  (1215 352)  (1215 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1220 352)  (1220 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1222 352)  (1222 352)  routing T_23_22.bot_op_3 <X> T_23_22.lc_trk_g0_3
 (25 0)  (1223 352)  (1223 352)  routing T_23_22.lft_op_2 <X> T_23_22.lc_trk_g0_2
 (26 0)  (1224 352)  (1224 352)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 352)  (1226 352)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 352)  (1229 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 352)  (1231 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 352)  (1232 352)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 352)  (1233 352)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.input_2_0
 (36 0)  (1234 352)  (1234 352)  LC_0 Logic Functioning bit
 (45 0)  (1243 352)  (1243 352)  LC_0 Logic Functioning bit
 (22 1)  (1220 353)  (1220 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 353)  (1222 353)  routing T_23_22.lft_op_2 <X> T_23_22.lc_trk_g0_2
 (27 1)  (1225 353)  (1225 353)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 353)  (1226 353)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 353)  (1227 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 353)  (1228 353)  routing T_23_22.lc_trk_g2_3 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 353)  (1229 353)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 353)  (1230 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1231 353)  (1231 353)  routing T_23_22.lc_trk_g2_4 <X> T_23_22.input_2_0
 (36 1)  (1234 353)  (1234 353)  LC_0 Logic Functioning bit
 (37 1)  (1235 353)  (1235 353)  LC_0 Logic Functioning bit
 (38 1)  (1236 353)  (1236 353)  LC_0 Logic Functioning bit
 (41 1)  (1239 353)  (1239 353)  LC_0 Logic Functioning bit
 (43 1)  (1241 353)  (1241 353)  LC_0 Logic Functioning bit
 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 354)  (1206 354)  routing T_23_22.sp4_h_r_1 <X> T_23_22.sp4_h_l_36
 (14 2)  (1212 354)  (1212 354)  routing T_23_22.sp4_v_t_1 <X> T_23_22.lc_trk_g0_4
 (17 2)  (1215 354)  (1215 354)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 354)  (1216 354)  routing T_23_22.wire_logic_cluster/lc_5/out <X> T_23_22.lc_trk_g0_5
 (25 2)  (1223 354)  (1223 354)  routing T_23_22.lft_op_6 <X> T_23_22.lc_trk_g0_6
 (26 2)  (1224 354)  (1224 354)  routing T_23_22.lc_trk_g0_5 <X> T_23_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 354)  (1229 354)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 354)  (1238 354)  LC_1 Logic Functioning bit
 (14 3)  (1212 355)  (1212 355)  routing T_23_22.sp4_v_t_1 <X> T_23_22.lc_trk_g0_4
 (16 3)  (1214 355)  (1214 355)  routing T_23_22.sp4_v_t_1 <X> T_23_22.lc_trk_g0_4
 (17 3)  (1215 355)  (1215 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1220 355)  (1220 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1222 355)  (1222 355)  routing T_23_22.lft_op_6 <X> T_23_22.lc_trk_g0_6
 (29 3)  (1227 355)  (1227 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 355)  (1228 355)  routing T_23_22.lc_trk_g0_2 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 355)  (1229 355)  routing T_23_22.lc_trk_g0_6 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 355)  (1230 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1232 355)  (1232 355)  routing T_23_22.lc_trk_g1_0 <X> T_23_22.input_2_1
 (1 4)  (1199 356)  (1199 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 356)  (1212 356)  routing T_23_22.wire_logic_cluster/lc_0/out <X> T_23_22.lc_trk_g1_0
 (15 4)  (1213 356)  (1213 356)  routing T_23_22.lft_op_1 <X> T_23_22.lc_trk_g1_1
 (17 4)  (1215 356)  (1215 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1216 356)  (1216 356)  routing T_23_22.lft_op_1 <X> T_23_22.lc_trk_g1_1
 (22 4)  (1220 356)  (1220 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1221 356)  (1221 356)  routing T_23_22.sp4_v_b_19 <X> T_23_22.lc_trk_g1_3
 (24 4)  (1222 356)  (1222 356)  routing T_23_22.sp4_v_b_19 <X> T_23_22.lc_trk_g1_3
 (0 5)  (1198 357)  (1198 357)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 357)  (1199 357)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_7/cen
 (17 5)  (1215 357)  (1215 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 6)  (1224 358)  (1224 358)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 358)  (1225 358)  routing T_23_22.lc_trk_g1_1 <X> T_23_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 358)  (1227 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 358)  (1229 358)  routing T_23_22.lc_trk_g0_4 <X> T_23_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 358)  (1230 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1238 358)  (1238 358)  LC_3 Logic Functioning bit
 (27 7)  (1225 359)  (1225 359)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 359)  (1226 359)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 359)  (1227 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 359)  (1230 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 359)  (1233 359)  routing T_23_22.lc_trk_g0_3 <X> T_23_22.input_2_3
 (17 8)  (1215 360)  (1215 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 360)  (1216 360)  routing T_23_22.wire_logic_cluster/lc_1/out <X> T_23_22.lc_trk_g2_1
 (21 8)  (1219 360)  (1219 360)  routing T_23_22.rgt_op_3 <X> T_23_22.lc_trk_g2_3
 (22 8)  (1220 360)  (1220 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1222 360)  (1222 360)  routing T_23_22.rgt_op_3 <X> T_23_22.lc_trk_g2_3
 (25 8)  (1223 360)  (1223 360)  routing T_23_22.rgt_op_2 <X> T_23_22.lc_trk_g2_2
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 360)  (1231 360)  routing T_23_22.lc_trk_g2_1 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (50 8)  (1248 360)  (1248 360)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1249 360)  (1249 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (8 9)  (1206 361)  (1206 361)  routing T_23_22.sp4_h_r_7 <X> T_23_22.sp4_v_b_7
 (22 9)  (1220 361)  (1220 361)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 361)  (1222 361)  routing T_23_22.rgt_op_2 <X> T_23_22.lc_trk_g2_2
 (27 9)  (1225 361)  (1225 361)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 361)  (1226 361)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (47 9)  (1245 361)  (1245 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1246 361)  (1246 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1249 361)  (1249 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1219 362)  (1219 362)  routing T_23_22.bnl_op_7 <X> T_23_22.lc_trk_g2_7
 (22 10)  (1220 362)  (1220 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1224 362)  (1224 362)  routing T_23_22.lc_trk_g0_5 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 362)  (1226 362)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 362)  (1231 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 362)  (1232 362)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 362)  (1233 362)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.input_2_5
 (36 10)  (1234 362)  (1234 362)  LC_5 Logic Functioning bit
 (37 10)  (1235 362)  (1235 362)  LC_5 Logic Functioning bit
 (40 10)  (1238 362)  (1238 362)  LC_5 Logic Functioning bit
 (41 10)  (1239 362)  (1239 362)  LC_5 Logic Functioning bit
 (42 10)  (1240 362)  (1240 362)  LC_5 Logic Functioning bit
 (43 10)  (1241 362)  (1241 362)  LC_5 Logic Functioning bit
 (45 10)  (1243 362)  (1243 362)  LC_5 Logic Functioning bit
 (17 11)  (1215 363)  (1215 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1219 363)  (1219 363)  routing T_23_22.bnl_op_7 <X> T_23_22.lc_trk_g2_7
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 363)  (1228 363)  routing T_23_22.lc_trk_g2_2 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 363)  (1230 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1231 363)  (1231 363)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.input_2_5
 (35 11)  (1233 363)  (1233 363)  routing T_23_22.lc_trk_g2_7 <X> T_23_22.input_2_5
 (36 11)  (1234 363)  (1234 363)  LC_5 Logic Functioning bit
 (37 11)  (1235 363)  (1235 363)  LC_5 Logic Functioning bit
 (46 11)  (1244 363)  (1244 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (1215 364)  (1215 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1216 364)  (1216 364)  routing T_23_22.bnl_op_1 <X> T_23_22.lc_trk_g3_1
 (18 13)  (1216 365)  (1216 365)  routing T_23_22.bnl_op_1 <X> T_23_22.lc_trk_g3_1
 (15 14)  (1213 366)  (1213 366)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g3_5
 (16 14)  (1214 366)  (1214 366)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g3_5
 (17 14)  (1215 366)  (1215 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 366)  (1216 366)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g3_5
 (14 15)  (1212 367)  (1212 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (15 15)  (1213 367)  (1213 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (16 15)  (1214 367)  (1214 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (17 15)  (1215 367)  (1215 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1216 367)  (1216 367)  routing T_23_22.sp4_h_r_45 <X> T_23_22.lc_trk_g3_5
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_24_22

 (14 0)  (1266 352)  (1266 352)  routing T_24_22.lft_op_0 <X> T_24_22.lc_trk_g0_0
 (28 0)  (1280 352)  (1280 352)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 352)  (1281 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 352)  (1284 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 352)  (1288 352)  LC_0 Logic Functioning bit
 (39 0)  (1291 352)  (1291 352)  LC_0 Logic Functioning bit
 (41 0)  (1293 352)  (1293 352)  LC_0 Logic Functioning bit
 (42 0)  (1294 352)  (1294 352)  LC_0 Logic Functioning bit
 (44 0)  (1296 352)  (1296 352)  LC_0 Logic Functioning bit
 (15 1)  (1267 353)  (1267 353)  routing T_24_22.lft_op_0 <X> T_24_22.lc_trk_g0_0
 (17 1)  (1269 353)  (1269 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (1282 353)  (1282 353)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 353)  (1284 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1286 353)  (1286 353)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.input_2_0
 (36 1)  (1288 353)  (1288 353)  LC_0 Logic Functioning bit
 (39 1)  (1291 353)  (1291 353)  LC_0 Logic Functioning bit
 (41 1)  (1293 353)  (1293 353)  LC_0 Logic Functioning bit
 (42 1)  (1294 353)  (1294 353)  LC_0 Logic Functioning bit
 (47 1)  (1299 353)  (1299 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (1301 353)  (1301 353)  Carry_In_Mux bit 

 (13 2)  (1265 354)  (1265 354)  routing T_24_22.sp4_v_b_2 <X> T_24_22.sp4_v_t_39
 (28 2)  (1280 354)  (1280 354)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 354)  (1281 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 354)  (1282 354)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 354)  (1284 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 354)  (1288 354)  LC_1 Logic Functioning bit
 (39 2)  (1291 354)  (1291 354)  LC_1 Logic Functioning bit
 (41 2)  (1293 354)  (1293 354)  LC_1 Logic Functioning bit
 (42 2)  (1294 354)  (1294 354)  LC_1 Logic Functioning bit
 (44 2)  (1296 354)  (1296 354)  LC_1 Logic Functioning bit
 (47 2)  (1299 354)  (1299 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (32 3)  (1284 355)  (1284 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1285 355)  (1285 355)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_1
 (35 3)  (1287 355)  (1287 355)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_1
 (36 3)  (1288 355)  (1288 355)  LC_1 Logic Functioning bit
 (39 3)  (1291 355)  (1291 355)  LC_1 Logic Functioning bit
 (41 3)  (1293 355)  (1293 355)  LC_1 Logic Functioning bit
 (42 3)  (1294 355)  (1294 355)  LC_1 Logic Functioning bit
 (2 4)  (1254 356)  (1254 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (1269 356)  (1269 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (28 4)  (1280 356)  (1280 356)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 356)  (1281 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 356)  (1287 356)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.input_2_2
 (36 4)  (1288 356)  (1288 356)  LC_2 Logic Functioning bit
 (37 4)  (1289 356)  (1289 356)  LC_2 Logic Functioning bit
 (38 4)  (1290 356)  (1290 356)  LC_2 Logic Functioning bit
 (39 4)  (1291 356)  (1291 356)  LC_2 Logic Functioning bit
 (44 4)  (1296 356)  (1296 356)  LC_2 Logic Functioning bit
 (30 5)  (1282 357)  (1282 357)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 357)  (1284 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1286 357)  (1286 357)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.input_2_2
 (35 5)  (1287 357)  (1287 357)  routing T_24_22.lc_trk_g1_7 <X> T_24_22.input_2_2
 (36 5)  (1288 357)  (1288 357)  LC_2 Logic Functioning bit
 (37 5)  (1289 357)  (1289 357)  LC_2 Logic Functioning bit
 (38 5)  (1290 357)  (1290 357)  LC_2 Logic Functioning bit
 (39 5)  (1291 357)  (1291 357)  LC_2 Logic Functioning bit
 (16 6)  (1268 358)  (1268 358)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (17 6)  (1269 358)  (1269 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1270 358)  (1270 358)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (21 6)  (1273 358)  (1273 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (22 6)  (1274 358)  (1274 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1275 358)  (1275 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (24 6)  (1276 358)  (1276 358)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 358)  (1288 358)  LC_3 Logic Functioning bit
 (39 6)  (1291 358)  (1291 358)  LC_3 Logic Functioning bit
 (41 6)  (1293 358)  (1293 358)  LC_3 Logic Functioning bit
 (42 6)  (1294 358)  (1294 358)  LC_3 Logic Functioning bit
 (44 6)  (1296 358)  (1296 358)  LC_3 Logic Functioning bit
 (18 7)  (1270 359)  (1270 359)  routing T_24_22.sp4_v_b_13 <X> T_24_22.lc_trk_g1_5
 (21 7)  (1273 359)  (1273 359)  routing T_24_22.sp4_h_l_10 <X> T_24_22.lc_trk_g1_7
 (32 7)  (1284 359)  (1284 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1285 359)  (1285 359)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_3
 (35 7)  (1287 359)  (1287 359)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_3
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (39 7)  (1291 359)  (1291 359)  LC_3 Logic Functioning bit
 (41 7)  (1293 359)  (1293 359)  LC_3 Logic Functioning bit
 (42 7)  (1294 359)  (1294 359)  LC_3 Logic Functioning bit
 (22 8)  (1274 360)  (1274 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1275 360)  (1275 360)  routing T_24_22.sp4_v_t_30 <X> T_24_22.lc_trk_g2_3
 (24 8)  (1276 360)  (1276 360)  routing T_24_22.sp4_v_t_30 <X> T_24_22.lc_trk_g2_3
 (25 8)  (1277 360)  (1277 360)  routing T_24_22.sp4_h_r_42 <X> T_24_22.lc_trk_g2_2
 (28 8)  (1280 360)  (1280 360)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 360)  (1287 360)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.input_2_4
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (39 8)  (1291 360)  (1291 360)  LC_4 Logic Functioning bit
 (41 8)  (1293 360)  (1293 360)  LC_4 Logic Functioning bit
 (42 8)  (1294 360)  (1294 360)  LC_4 Logic Functioning bit
 (44 8)  (1296 360)  (1296 360)  LC_4 Logic Functioning bit
 (22 9)  (1274 361)  (1274 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1275 361)  (1275 361)  routing T_24_22.sp4_h_r_42 <X> T_24_22.lc_trk_g2_2
 (24 9)  (1276 361)  (1276 361)  routing T_24_22.sp4_h_r_42 <X> T_24_22.lc_trk_g2_2
 (25 9)  (1277 361)  (1277 361)  routing T_24_22.sp4_h_r_42 <X> T_24_22.lc_trk_g2_2
 (30 9)  (1282 361)  (1282 361)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 361)  (1284 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1286 361)  (1286 361)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.input_2_4
 (36 9)  (1288 361)  (1288 361)  LC_4 Logic Functioning bit
 (39 9)  (1291 361)  (1291 361)  LC_4 Logic Functioning bit
 (41 9)  (1293 361)  (1293 361)  LC_4 Logic Functioning bit
 (42 9)  (1294 361)  (1294 361)  LC_4 Logic Functioning bit
 (48 9)  (1300 361)  (1300 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1266 362)  (1266 362)  routing T_24_22.sp4_h_r_44 <X> T_24_22.lc_trk_g2_4
 (28 10)  (1280 362)  (1280 362)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 362)  (1281 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 362)  (1284 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 362)  (1288 362)  LC_5 Logic Functioning bit
 (37 10)  (1289 362)  (1289 362)  LC_5 Logic Functioning bit
 (38 10)  (1290 362)  (1290 362)  LC_5 Logic Functioning bit
 (39 10)  (1291 362)  (1291 362)  LC_5 Logic Functioning bit
 (44 10)  (1296 362)  (1296 362)  LC_5 Logic Functioning bit
 (46 10)  (1298 362)  (1298 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (13 11)  (1265 363)  (1265 363)  routing T_24_22.sp4_v_b_3 <X> T_24_22.sp4_h_l_45
 (14 11)  (1266 363)  (1266 363)  routing T_24_22.sp4_h_r_44 <X> T_24_22.lc_trk_g2_4
 (15 11)  (1267 363)  (1267 363)  routing T_24_22.sp4_h_r_44 <X> T_24_22.lc_trk_g2_4
 (16 11)  (1268 363)  (1268 363)  routing T_24_22.sp4_h_r_44 <X> T_24_22.lc_trk_g2_4
 (17 11)  (1269 363)  (1269 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (1282 363)  (1282 363)  routing T_24_22.lc_trk_g2_2 <X> T_24_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 363)  (1284 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1285 363)  (1285 363)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_5
 (35 11)  (1287 363)  (1287 363)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.input_2_5
 (36 11)  (1288 363)  (1288 363)  LC_5 Logic Functioning bit
 (37 11)  (1289 363)  (1289 363)  LC_5 Logic Functioning bit
 (38 11)  (1290 363)  (1290 363)  LC_5 Logic Functioning bit
 (39 11)  (1291 363)  (1291 363)  LC_5 Logic Functioning bit
 (15 12)  (1267 364)  (1267 364)  routing T_24_22.sp4_h_r_41 <X> T_24_22.lc_trk_g3_1
 (16 12)  (1268 364)  (1268 364)  routing T_24_22.sp4_h_r_41 <X> T_24_22.lc_trk_g3_1
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 364)  (1270 364)  routing T_24_22.sp4_h_r_41 <X> T_24_22.lc_trk_g3_1
 (21 12)  (1273 364)  (1273 364)  routing T_24_22.bnl_op_3 <X> T_24_22.lc_trk_g3_3
 (22 12)  (1274 364)  (1274 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (28 12)  (1280 364)  (1280 364)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 364)  (1288 364)  LC_6 Logic Functioning bit
 (39 12)  (1291 364)  (1291 364)  LC_6 Logic Functioning bit
 (41 12)  (1293 364)  (1293 364)  LC_6 Logic Functioning bit
 (42 12)  (1294 364)  (1294 364)  LC_6 Logic Functioning bit
 (44 12)  (1296 364)  (1296 364)  LC_6 Logic Functioning bit
 (18 13)  (1270 365)  (1270 365)  routing T_24_22.sp4_h_r_41 <X> T_24_22.lc_trk_g3_1
 (21 13)  (1273 365)  (1273 365)  routing T_24_22.bnl_op_3 <X> T_24_22.lc_trk_g3_3
 (30 13)  (1282 365)  (1282 365)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1285 365)  (1285 365)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_6
 (34 13)  (1286 365)  (1286 365)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_6
 (36 13)  (1288 365)  (1288 365)  LC_6 Logic Functioning bit
 (39 13)  (1291 365)  (1291 365)  LC_6 Logic Functioning bit
 (41 13)  (1293 365)  (1293 365)  LC_6 Logic Functioning bit
 (42 13)  (1294 365)  (1294 365)  LC_6 Logic Functioning bit
 (46 13)  (1298 365)  (1298 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (27 14)  (1279 366)  (1279 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 366)  (1280 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 366)  (1288 366)  LC_7 Logic Functioning bit
 (38 14)  (1290 366)  (1290 366)  LC_7 Logic Functioning bit
 (40 14)  (1292 366)  (1292 366)  LC_7 Logic Functioning bit
 (42 14)  (1294 366)  (1294 366)  LC_7 Logic Functioning bit
 (30 15)  (1282 367)  (1282 367)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 367)  (1288 367)  LC_7 Logic Functioning bit
 (38 15)  (1290 367)  (1290 367)  LC_7 Logic Functioning bit
 (40 15)  (1292 367)  (1292 367)  LC_7 Logic Functioning bit
 (42 15)  (1294 367)  (1294 367)  LC_7 Logic Functioning bit
 (48 15)  (1300 367)  (1300 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_22

 (4 0)  (1310 352)  (1310 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (6 0)  (1312 352)  (1312 352)  routing T_25_22.sp4_v_t_41 <X> T_25_22.sp4_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (8 1)  (1314 353)  (1314 353)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_b_1
 (9 1)  (1315 353)  (1315 353)  routing T_25_22.sp4_h_l_36 <X> T_25_22.sp4_v_b_1
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 358)  (1323 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 359)  (1324 359)  routing T_25_22.sp4_r_v_b_29 <X> T_25_22.lc_trk_g1_5
 (25 8)  (1331 360)  (1331 360)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g2_2
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (38 8)  (1344 360)  (1344 360)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 9)  (1328 361)  (1328 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1329 361)  (1329 361)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g2_2
 (25 9)  (1331 361)  (1331 361)  routing T_25_22.sp4_v_t_23 <X> T_25_22.lc_trk_g2_2
 (11 12)  (1317 364)  (1317 364)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_11
 (12 13)  (1318 365)  (1318 365)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_11
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g1_5 <X> T_25_22.wire_bram/ram/WE


LogicTile_26_22

 (19 10)  (1367 362)  (1367 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23
 (19 10)  (1583 362)  (1583 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 344)  (1 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 346)  (6 346)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 346)  (5 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g1_4 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g1_7 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 348)  (13 348)  routing T_0_21.span4_horz_4 <X> T_0_21.lc_trk_g1_4
 (6 13)  (11 349)  (11 349)  routing T_0_21.span4_horz_4 <X> T_0_21.lc_trk_g1_4
 (7 13)  (10 349)  (10 349)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (5 14)  (12 350)  (12 350)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g1_7
 (7 14)  (10 350)  (10 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 350)  (9 350)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g1_7
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_2_21

 (3 5)  (75 341)  (75 341)  routing T_2_21.sp12_h_l_23 <X> T_2_21.sp12_h_r_0


LogicTile_4_21

 (8 6)  (188 342)  (188 342)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_h_l_41
 (10 6)  (190 342)  (190 342)  routing T_4_21.sp4_h_r_8 <X> T_4_21.sp4_h_l_41


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


LogicTile_7_21

 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 342)  (360 342)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g1_5
 (31 10)  (373 346)  (373 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 346)  (376 346)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 346)  (382 346)  LC_5 Logic Functioning bit
 (41 10)  (383 346)  (383 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (43 10)  (385 346)  (385 346)  LC_5 Logic Functioning bit
 (45 10)  (387 346)  (387 346)  LC_5 Logic Functioning bit
 (40 11)  (382 347)  (382 347)  LC_5 Logic Functioning bit
 (41 11)  (383 347)  (383 347)  LC_5 Logic Functioning bit
 (42 11)  (384 347)  (384 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (46 11)  (388 347)  (388 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (0 14)  (342 350)  (342 350)  routing T_7_21.glb_netwk_4 <X> T_7_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 350)  (343 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_21

 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (10 3)  (406 339)  (406 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (3 4)  (399 340)  (399 340)  routing T_8_21.sp12_v_t_23 <X> T_8_21.sp12_h_r_0
 (9 7)  (405 343)  (405 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (10 7)  (406 343)  (406 343)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_v_t_41
 (12 10)  (408 346)  (408 346)  routing T_8_21.sp4_v_b_8 <X> T_8_21.sp4_h_l_45


LogicTile_9_21

 (17 0)  (455 336)  (455 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 336)  (456 336)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g0_1
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 338)  (469 338)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (1 6)  (439 342)  (439 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (439 343)  (439 343)  routing T_9_21.glb_netwk_4 <X> T_9_21.glb2local_0
 (25 8)  (463 344)  (463 344)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g2_2
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.sp4_h_r_34 <X> T_9_21.lc_trk_g2_2
 (4 10)  (442 346)  (442 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (6 10)  (444 346)  (444 346)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (28 10)  (466 346)  (466 346)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 346)  (469 346)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (47 10)  (485 346)  (485 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (443 347)  (443 347)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_43
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (46 11)  (484 347)  (484 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (489 347)  (489 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (491 347)  (491 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (450 348)  (450 348)  routing T_9_21.sp4_v_b_5 <X> T_9_21.sp4_h_r_11
 (11 13)  (449 349)  (449 349)  routing T_9_21.sp4_v_b_5 <X> T_9_21.sp4_h_r_11
 (13 13)  (451 349)  (451 349)  routing T_9_21.sp4_v_b_5 <X> T_9_21.sp4_h_r_11


LogicTile_10_21

 (11 0)  (503 336)  (503 336)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_v_b_2
 (13 0)  (505 336)  (505 336)  routing T_10_21.sp4_v_t_43 <X> T_10_21.sp4_v_b_2
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 336)  (527 336)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.input_2_0
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (39 0)  (531 336)  (531 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (38 1)  (530 337)  (530 337)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (14 2)  (506 338)  (506 338)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (25 2)  (517 338)  (517 338)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g0_6
 (15 3)  (507 339)  (507 339)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (16 3)  (508 339)  (508 339)  routing T_10_21.sp4_h_l_1 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (515 339)  (515 339)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g0_6
 (24 3)  (516 339)  (516 339)  routing T_10_21.sp4_h_r_14 <X> T_10_21.lc_trk_g0_6
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 340)  (525 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 340)  (527 340)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.input_2_2
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (40 4)  (532 340)  (532 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (26 5)  (518 341)  (518 341)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (14 6)  (506 342)  (506 342)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (2 8)  (494 344)  (494 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 8)  (507 344)  (507 344)  routing T_10_21.rgt_op_1 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 344)  (510 344)  routing T_10_21.rgt_op_1 <X> T_10_21.lc_trk_g2_1
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 344)  (516 344)  routing T_10_21.tnr_op_3 <X> T_10_21.lc_trk_g2_3
 (26 8)  (518 344)  (518 344)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 344)  (520 344)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 344)  (527 344)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.input_2_4
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (40 8)  (532 344)  (532 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (43 8)  (535 344)  (535 344)  LC_4 Logic Functioning bit
 (19 9)  (511 345)  (511 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 345)  (522 345)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (53 9)  (545 345)  (545 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (40 10)  (532 346)  (532 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.tnr_op_6 <X> T_10_21.lc_trk_g3_6


LogicTile_11_21

 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 336)  (574 336)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 336)  (576 336)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 336)  (581 336)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_0
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (15 1)  (561 337)  (561 337)  routing T_11_21.bot_op_0 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (572 337)  (572 337)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 337)  (579 337)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 338)  (579 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (50 2)  (596 338)  (596 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (598 338)  (598 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (560 339)  (560 339)  routing T_11_21.sp4_r_v_b_28 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 339)  (576 339)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (40 3)  (586 339)  (586 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.bot_op_3 <X> T_11_21.lc_trk_g1_3
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 340)  (574 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 340)  (577 340)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 340)  (581 340)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_2
 (36 4)  (582 340)  (582 340)  LC_2 Logic Functioning bit
 (37 4)  (583 340)  (583 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (14 5)  (560 341)  (560 341)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g1_0
 (15 5)  (561 341)  (561 341)  routing T_11_21.top_op_0 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 341)  (578 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (39 5)  (585 341)  (585 341)  LC_2 Logic Functioning bit
 (43 5)  (589 341)  (589 341)  LC_2 Logic Functioning bit
 (15 6)  (561 342)  (561 342)  routing T_11_21.bot_op_5 <X> T_11_21.lc_trk_g1_5
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.top_op_7 <X> T_11_21.lc_trk_g1_7
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 342)  (581 342)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.input_2_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (37 6)  (583 342)  (583 342)  LC_3 Logic Functioning bit
 (40 6)  (586 342)  (586 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (15 7)  (561 343)  (561 343)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 343)  (567 343)  routing T_11_21.top_op_7 <X> T_11_21.lc_trk_g1_7
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.top_op_6 <X> T_11_21.lc_trk_g1_6
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (580 343)  (580 343)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.input_2_3
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (15 8)  (561 344)  (561 344)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.rgt_op_1 <X> T_11_21.lc_trk_g2_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (46 8)  (592 344)  (592 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (554 345)  (554 345)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_b_7
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 345)  (574 345)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (14 10)  (560 346)  (560 346)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g2_4
 (15 10)  (561 346)  (561 346)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.rgt_op_5 <X> T_11_21.lc_trk_g2_5
 (21 10)  (567 346)  (567 346)  routing T_11_21.wire_logic_cluster/lc_7/out <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (15 11)  (561 347)  (561 347)  routing T_11_21.rgt_op_4 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 347)  (571 347)  routing T_11_21.sp4_r_v_b_38 <X> T_11_21.lc_trk_g2_6
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (567 348)  (567 348)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g3_3
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (571 348)  (571 348)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g3_2
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 348)  (577 348)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (40 12)  (586 348)  (586 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_r_v_b_41 <X> T_11_21.lc_trk_g3_1
 (21 13)  (567 349)  (567 349)  routing T_11_21.bnl_op_3 <X> T_11_21.lc_trk_g3_3
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (25 14)  (571 350)  (571 350)  routing T_11_21.wire_logic_cluster/lc_6/out <X> T_11_21.lc_trk_g3_6
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 350)  (574 350)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (16 0)  (616 336)  (616 336)  routing T_12_21.sp12_h_r_9 <X> T_12_21.lc_trk_g0_1
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (625 336)  (625 336)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 336)  (635 336)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_0
 (44 0)  (644 336)  (644 336)  LC_0 Logic Functioning bit
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp4_h_l_7 <X> T_12_21.lc_trk_g0_2
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 337)  (633 337)  routing T_12_21.lc_trk_g2_4 <X> T_12_21.input_2_0
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (44 2)  (644 338)  (644 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (46 2)  (646 338)  (646 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (48 3)  (648 339)  (648 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 339)  (651 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (16 4)  (616 340)  (616 340)  routing T_12_21.sp12_h_r_9 <X> T_12_21.lc_trk_g1_1
 (17 4)  (617 340)  (617 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (621 340)  (621 340)  routing T_12_21.wire_logic_cluster/lc_3/out <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 340)  (625 340)  routing T_12_21.wire_logic_cluster/lc_2/out <X> T_12_21.lc_trk_g1_2
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (44 4)  (644 340)  (644 340)  LC_2 Logic Functioning bit
 (45 4)  (645 340)  (645 340)  LC_2 Logic Functioning bit
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (627 341)  (627 341)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 341)  (630 341)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (37 5)  (637 341)  (637 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (39 5)  (639 341)  (639 341)  LC_2 Logic Functioning bit
 (41 5)  (641 341)  (641 341)  LC_2 Logic Functioning bit
 (43 5)  (643 341)  (643 341)  LC_2 Logic Functioning bit
 (47 5)  (647 341)  (647 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (648 341)  (648 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 341)  (651 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (653 341)  (653 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (25 6)  (625 342)  (625 342)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g1_6
 (27 6)  (627 342)  (627 342)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 342)  (629 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 342)  (632 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (641 342)  (641 342)  LC_3 Logic Functioning bit
 (43 6)  (643 342)  (643 342)  LC_3 Logic Functioning bit
 (44 6)  (644 342)  (644 342)  LC_3 Logic Functioning bit
 (45 6)  (645 342)  (645 342)  LC_3 Logic Functioning bit
 (22 7)  (622 343)  (622 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (629 343)  (629 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 343)  (630 343)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 343)  (636 343)  LC_3 Logic Functioning bit
 (37 7)  (637 343)  (637 343)  LC_3 Logic Functioning bit
 (38 7)  (638 343)  (638 343)  LC_3 Logic Functioning bit
 (39 7)  (639 343)  (639 343)  LC_3 Logic Functioning bit
 (41 7)  (641 343)  (641 343)  LC_3 Logic Functioning bit
 (43 7)  (643 343)  (643 343)  LC_3 Logic Functioning bit
 (47 7)  (647 343)  (647 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (651 343)  (651 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 344)  (630 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (641 344)  (641 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (44 8)  (644 344)  (644 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (51 8)  (651 344)  (651 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 345)  (636 345)  LC_4 Logic Functioning bit
 (37 9)  (637 345)  (637 345)  LC_4 Logic Functioning bit
 (38 9)  (638 345)  (638 345)  LC_4 Logic Functioning bit
 (39 9)  (639 345)  (639 345)  LC_4 Logic Functioning bit
 (41 9)  (641 345)  (641 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (14 10)  (614 346)  (614 346)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g2_4
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (44 10)  (644 346)  (644 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (51 10)  (651 346)  (651 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (16 11)  (616 347)  (616 347)  routing T_12_21.sp4_v_t_17 <X> T_12_21.lc_trk_g2_4
 (17 11)  (617 347)  (617 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (25 12)  (625 348)  (625 348)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 348)  (630 348)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (44 12)  (644 348)  (644 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (52 12)  (652 348)  (652 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 349)  (623 349)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g3_2
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_1 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g1_6 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (0 14)  (600 350)  (600 350)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 350)  (601 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 350)  (614 350)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g3_4
 (15 14)  (615 350)  (615 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (16 14)  (616 350)  (616 350)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 350)  (621 350)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 350)  (628 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (44 14)  (644 350)  (644 350)  LC_7 Logic Functioning bit
 (45 14)  (645 350)  (645 350)  LC_7 Logic Functioning bit
 (52 14)  (652 350)  (652 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (600 351)  (600 351)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 351)  (601 351)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (618 351)  (618 351)  routing T_12_21.sp4_h_l_16 <X> T_12_21.lc_trk_g3_5
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 351)  (630 351)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (37 15)  (637 351)  (637 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (39 15)  (639 351)  (639 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (4 0)  (658 336)  (658 336)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_v_b_0
 (6 0)  (660 336)  (660 336)  routing T_13_21.sp4_v_t_41 <X> T_13_21.sp4_v_b_0
 (12 0)  (666 336)  (666 336)  routing T_13_21.sp4_h_l_46 <X> T_13_21.sp4_h_r_2
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 336)  (678 336)  routing T_13_21.top_op_3 <X> T_13_21.lc_trk_g0_3
 (13 1)  (667 337)  (667 337)  routing T_13_21.sp4_h_l_46 <X> T_13_21.sp4_h_r_2
 (21 1)  (675 337)  (675 337)  routing T_13_21.top_op_3 <X> T_13_21.lc_trk_g0_3
 (22 5)  (676 341)  (676 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 341)  (677 341)  routing T_13_21.sp12_h_r_10 <X> T_13_21.lc_trk_g1_2
 (27 8)  (681 344)  (681 344)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (38 8)  (692 344)  (692 344)  LC_4 Logic Functioning bit
 (52 8)  (706 344)  (706 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (30 9)  (684 345)  (684 345)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (47 9)  (701 345)  (701 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (4 12)  (658 348)  (658 348)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_v_b_9
 (5 13)  (659 349)  (659 349)  routing T_13_21.sp4_h_l_44 <X> T_13_21.sp4_v_b_9
 (8 15)  (662 351)  (662 351)  routing T_13_21.sp4_h_l_47 <X> T_13_21.sp4_v_t_47


LogicTile_14_21

 (12 0)  (720 336)  (720 336)  routing T_14_21.sp4_v_t_39 <X> T_14_21.sp4_h_r_2
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (731 336)  (731 336)  routing T_14_21.sp12_h_l_16 <X> T_14_21.lc_trk_g0_3
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 336)  (741 336)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (38 0)  (746 336)  (746 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (40 0)  (748 336)  (748 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (21 1)  (729 337)  (729 337)  routing T_14_21.sp12_h_l_16 <X> T_14_21.lc_trk_g0_3
 (30 1)  (738 337)  (738 337)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (40 1)  (748 337)  (748 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 338)  (723 338)  routing T_14_21.bot_op_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 338)  (738 338)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 338)  (739 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 338)  (742 338)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 338)  (745 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 339)  (739 339)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (47 3)  (755 339)  (755 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 339)  (756 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 340)  (732 340)  routing T_14_21.bot_op_3 <X> T_14_21.lc_trk_g1_3
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp12_h_r_13 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (724 344)  (724 344)  routing T_14_21.sp12_v_t_6 <X> T_14_21.lc_trk_g2_1
 (17 8)  (725 344)  (725 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (729 344)  (729 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (22 8)  (730 344)  (730 344)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 344)  (732 344)  routing T_14_21.rgt_op_3 <X> T_14_21.lc_trk_g2_3
 (15 10)  (723 346)  (723 346)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g2_5
 (16 10)  (724 346)  (724 346)  routing T_14_21.sp4_v_t_32 <X> T_14_21.lc_trk_g2_5
 (17 10)  (725 346)  (725 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (729 346)  (729 346)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g2_7
 (22 10)  (730 346)  (730 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 346)  (734 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (38 10)  (746 346)  (746 346)  LC_5 Logic Functioning bit
 (51 10)  (759 346)  (759 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (28 11)  (736 347)  (736 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (53 11)  (761 347)  (761 347)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (719 348)  (719 348)  routing T_14_21.sp4_h_r_6 <X> T_14_21.sp4_v_b_11
 (22 12)  (730 348)  (730 348)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 348)  (732 348)  routing T_14_21.tnl_op_3 <X> T_14_21.lc_trk_g3_3
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 348)  (741 348)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (21 13)  (729 349)  (729 349)  routing T_14_21.tnl_op_3 <X> T_14_21.lc_trk_g3_3
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g2_3 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (16 14)  (724 350)  (724 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (21 14)  (729 350)  (729 350)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g3_7
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 350)  (732 350)  routing T_14_21.rgt_op_7 <X> T_14_21.lc_trk_g3_7
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (50 14)  (758 350)  (758 350)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (726 351)  (726 351)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (26 15)  (734 351)  (734 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g2_7 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 351)  (739 351)  routing T_14_21.lc_trk_g3_3 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (15 0)  (777 336)  (777 336)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g0_1
 (16 0)  (778 336)  (778 336)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 336)  (780 336)  routing T_15_21.sp4_h_r_9 <X> T_15_21.lc_trk_g0_1
 (25 0)  (787 336)  (787 336)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (52 0)  (814 336)  (814 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g2_0 <X> T_15_21.input_2_0
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (16 4)  (778 340)  (778 340)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 340)  (797 340)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (14 5)  (776 341)  (776 341)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (780 341)  (780 341)  routing T_15_21.sp4_h_r_1 <X> T_15_21.lc_trk_g1_1
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (2 6)  (764 342)  (764 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (3 6)  (765 342)  (765 342)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_v_t_23
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g1_5
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.sp4_h_l_2 <X> T_15_21.lc_trk_g1_7
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (50 6)  (812 342)  (812 342)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (765 343)  (765 343)  routing T_15_21.sp12_h_r_0 <X> T_15_21.sp12_v_t_23
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (785 343)  (785 343)  routing T_15_21.sp12_h_r_14 <X> T_15_21.lc_trk_g1_6
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 344)  (785 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (24 8)  (786 344)  (786 344)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (28 8)  (790 344)  (790 344)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 344)  (802 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (14 9)  (776 345)  (776 345)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g2_0
 (15 9)  (777 345)  (777 345)  routing T_15_21.tnl_op_0 <X> T_15_21.lc_trk_g2_0
 (17 9)  (779 345)  (779 345)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (783 345)  (783 345)  routing T_15_21.sp4_h_r_27 <X> T_15_21.lc_trk_g2_3
 (30 9)  (792 345)  (792 345)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (4 10)  (766 346)  (766 346)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_43
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 346)  (785 346)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (24 10)  (786 346)  (786 346)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (42 10)  (804 346)  (804 346)  LC_5 Logic Functioning bit
 (43 10)  (805 346)  (805 346)  LC_5 Logic Functioning bit
 (50 10)  (812 346)  (812 346)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (767 347)  (767 347)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_t_43
 (21 11)  (783 347)  (783 347)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (40 12)  (802 348)  (802 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (50 12)  (812 348)  (812 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (777 349)  (777 349)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (16 13)  (778 349)  (778 349)  routing T_15_21.sp4_h_l_21 <X> T_15_21.lc_trk_g3_0
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (783 349)  (783 349)  routing T_15_21.sp4_r_v_b_43 <X> T_15_21.lc_trk_g3_3
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 350)  (796 350)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 350)  (802 350)  LC_7 Logic Functioning bit
 (43 14)  (805 350)  (805 350)  LC_7 Logic Functioning bit
 (50 14)  (812 350)  (812 350)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (770 351)  (770 351)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_v_t_47
 (9 15)  (771 351)  (771 351)  routing T_15_21.sp4_h_r_10 <X> T_15_21.sp4_v_t_47
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (16 0)  (832 336)  (832 336)  routing T_16_21.sp12_h_l_14 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp12_h_l_14 <X> T_16_21.lc_trk_g0_1
 (8 3)  (824 339)  (824 339)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_v_t_36
 (10 3)  (826 339)  (826 339)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_v_t_36
 (14 4)  (830 340)  (830 340)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g1_0
 (8 5)  (824 341)  (824 341)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_4
 (9 5)  (825 341)  (825 341)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_4
 (10 5)  (826 341)  (826 341)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_4
 (15 5)  (831 341)  (831 341)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g1_0
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (41 12)  (857 348)  (857 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (47 12)  (863 348)  (863 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (867 348)  (867 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (38 13)  (854 349)  (854 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (41 13)  (857 349)  (857 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (48 13)  (864 349)  (864 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (19 15)  (835 351)  (835 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_21

 (9 0)  (883 336)  (883 336)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_h_r_1
 (15 0)  (889 336)  (889 336)  routing T_17_21.top_op_1 <X> T_17_21.lc_trk_g0_1
 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (895 336)  (895 336)  routing T_17_21.wire_logic_cluster/lc_3/out <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (892 337)  (892 337)  routing T_17_21.top_op_1 <X> T_17_21.lc_trk_g0_1
 (26 1)  (900 337)  (900 337)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (40 1)  (914 337)  (914 337)  LC_0 Logic Functioning bit
 (41 1)  (915 337)  (915 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (43 1)  (917 337)  (917 337)  LC_0 Logic Functioning bit
 (22 2)  (896 338)  (896 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (50 2)  (924 338)  (924 338)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (877 339)  (877 339)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_l_23
 (14 3)  (888 339)  (888 339)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g0_4
 (15 3)  (889 339)  (889 339)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (895 339)  (895 339)  routing T_17_21.sp4_r_v_b_31 <X> T_17_21.lc_trk_g0_7
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g1_3
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 340)  (901 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 340)  (902 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (40 4)  (914 340)  (914 340)  LC_2 Logic Functioning bit
 (50 4)  (924 340)  (924 340)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (895 341)  (895 341)  routing T_17_21.top_op_3 <X> T_17_21.lc_trk_g1_3
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.top_op_2 <X> T_17_21.lc_trk_g1_2
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 341)  (905 341)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (39 5)  (913 341)  (913 341)  LC_2 Logic Functioning bit
 (40 5)  (914 341)  (914 341)  LC_2 Logic Functioning bit
 (41 5)  (915 341)  (915 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (5 6)  (879 342)  (879 342)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_h_l_38
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g1_5
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_3
 (36 6)  (910 342)  (910 342)  LC_3 Logic Functioning bit
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (40 6)  (914 342)  (914 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (4 7)  (878 343)  (878 343)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_h_l_38
 (5 7)  (879 343)  (879 343)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_t_38
 (8 7)  (882 343)  (882 343)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_v_t_41
 (9 7)  (883 343)  (883 343)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_v_t_41
 (14 7)  (888 343)  (888 343)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g1_4
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g1_4
 (16 7)  (890 343)  (890 343)  routing T_17_21.sp4_h_r_4 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.top_op_6 <X> T_17_21.lc_trk_g1_6
 (25 7)  (899 343)  (899 343)  routing T_17_21.top_op_6 <X> T_17_21.lc_trk_g1_6
 (26 7)  (900 343)  (900 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 343)  (901 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 343)  (902 343)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 343)  (904 343)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 343)  (905 343)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 343)  (907 343)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_3
 (34 7)  (908 343)  (908 343)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_3
 (35 7)  (909 343)  (909 343)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.input_2_3
 (37 7)  (911 343)  (911 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (40 7)  (914 343)  (914 343)  LC_3 Logic Functioning bit
 (43 7)  (917 343)  (917 343)  LC_3 Logic Functioning bit
 (25 8)  (899 344)  (899 344)  routing T_17_21.rgt_op_2 <X> T_17_21.lc_trk_g2_2
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 344)  (907 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 344)  (909 344)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_4
 (38 8)  (912 344)  (912 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (42 8)  (916 344)  (916 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (15 9)  (889 345)  (889 345)  routing T_17_21.sp4_v_t_29 <X> T_17_21.lc_trk_g2_0
 (16 9)  (890 345)  (890 345)  routing T_17_21.sp4_v_t_29 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.rgt_op_2 <X> T_17_21.lc_trk_g2_2
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 345)  (901 345)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 345)  (902 345)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 345)  (907 345)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_4
 (34 9)  (908 345)  (908 345)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (37 9)  (911 345)  (911 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (41 9)  (915 345)  (915 345)  LC_4 Logic Functioning bit
 (4 10)  (878 346)  (878 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (6 10)  (880 346)  (880 346)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (9 10)  (883 346)  (883 346)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_h_l_42
 (10 10)  (884 346)  (884 346)  routing T_17_21.sp4_h_r_4 <X> T_17_21.sp4_h_l_42
 (12 10)  (886 346)  (886 346)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_45
 (19 10)  (893 346)  (893 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (37 10)  (911 346)  (911 346)  LC_5 Logic Functioning bit
 (40 10)  (914 346)  (914 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (5 11)  (879 347)  (879 347)  routing T_17_21.sp4_h_r_0 <X> T_17_21.sp4_v_t_43
 (13 11)  (887 347)  (887 347)  routing T_17_21.sp4_h_r_5 <X> T_17_21.sp4_h_l_45
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g3_2 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 347)  (906 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (39 11)  (913 347)  (913 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (8 12)  (882 348)  (882 348)  routing T_17_21.sp4_h_l_39 <X> T_17_21.sp4_h_r_10
 (10 12)  (884 348)  (884 348)  routing T_17_21.sp4_h_l_39 <X> T_17_21.sp4_h_r_10
 (14 12)  (888 348)  (888 348)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (15 12)  (889 348)  (889 348)  routing T_17_21.tnr_op_1 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (895 348)  (895 348)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.rgt_op_3 <X> T_17_21.lc_trk_g3_3
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 348)  (904 348)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 348)  (909 348)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.input_2_6
 (36 12)  (910 348)  (910 348)  LC_6 Logic Functioning bit
 (37 12)  (911 348)  (911 348)  LC_6 Logic Functioning bit
 (40 12)  (914 348)  (914 348)  LC_6 Logic Functioning bit
 (41 12)  (915 348)  (915 348)  LC_6 Logic Functioning bit
 (12 13)  (886 349)  (886 349)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_v_b_11
 (14 13)  (888 349)  (888 349)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (16 13)  (890 349)  (890 349)  routing T_17_21.sp4_v_t_21 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (896 349)  (896 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 349)  (898 349)  routing T_17_21.tnr_op_2 <X> T_17_21.lc_trk_g3_2
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 349)  (904 349)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 349)  (905 349)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (41 13)  (915 349)  (915 349)  LC_6 Logic Functioning bit
 (14 14)  (888 350)  (888 350)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (15 14)  (889 350)  (889 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.rgt_op_5 <X> T_17_21.lc_trk_g3_5
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 350)  (898 350)  routing T_17_21.tnr_op_7 <X> T_17_21.lc_trk_g3_7
 (25 14)  (899 350)  (899 350)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g3_6
 (27 14)  (901 350)  (901 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 350)  (902 350)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 350)  (905 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 350)  (907 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 350)  (912 350)  LC_7 Logic Functioning bit
 (39 14)  (913 350)  (913 350)  LC_7 Logic Functioning bit
 (42 14)  (916 350)  (916 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (50 14)  (924 350)  (924 350)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 351)  (889 351)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (901 351)  (901 351)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 351)  (910 351)  LC_7 Logic Functioning bit
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit
 (40 15)  (914 351)  (914 351)  LC_7 Logic Functioning bit
 (41 15)  (915 351)  (915 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.input_2_0
 (43 0)  (971 336)  (971 336)  LC_0 Logic Functioning bit
 (11 1)  (939 337)  (939 337)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_2
 (13 1)  (941 337)  (941 337)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_2
 (14 1)  (942 337)  (942 337)  routing T_18_21.top_op_0 <X> T_18_21.lc_trk_g0_0
 (15 1)  (943 337)  (943 337)  routing T_18_21.top_op_0 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (949 337)  (949 337)  routing T_18_21.sp4_r_v_b_32 <X> T_18_21.lc_trk_g0_3
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 337)  (952 337)  routing T_18_21.top_op_2 <X> T_18_21.lc_trk_g0_2
 (25 1)  (953 337)  (953 337)  routing T_18_21.top_op_2 <X> T_18_21.lc_trk_g0_2
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 337)  (958 337)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 337)  (963 337)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.input_2_0
 (48 1)  (976 337)  (976 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (942 338)  (942 338)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (25 2)  (953 338)  (953 338)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g0_6
 (26 2)  (954 338)  (954 338)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 338)  (955 338)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 338)  (959 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 338)  (961 338)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (50 2)  (978 338)  (978 338)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (943 339)  (943 339)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_h_l_1 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (950 339)  (950 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (951 339)  (951 339)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g0_6
 (25 3)  (953 339)  (953 339)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g0_6
 (26 3)  (954 339)  (954 339)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 339)  (955 339)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 339)  (957 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 339)  (959 339)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_1/in_3
 (38 3)  (966 339)  (966 339)  LC_1 Logic Functioning bit
 (39 3)  (967 339)  (967 339)  LC_1 Logic Functioning bit
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (17 4)  (945 340)  (945 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 340)  (946 340)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g1_1
 (25 4)  (953 340)  (953 340)  routing T_18_21.bnr_op_2 <X> T_18_21.lc_trk_g1_2
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 340)  (956 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 340)  (961 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (42 4)  (970 340)  (970 340)  LC_2 Logic Functioning bit
 (50 4)  (978 340)  (978 340)  Cascade bit: LH_LC02_inmux02_5

 (3 5)  (931 341)  (931 341)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_h_r_0
 (5 5)  (933 341)  (933 341)  routing T_18_21.sp4_h_r_3 <X> T_18_21.sp4_v_b_3
 (18 5)  (946 341)  (946 341)  routing T_18_21.bnr_op_1 <X> T_18_21.lc_trk_g1_1
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (953 341)  (953 341)  routing T_18_21.bnr_op_2 <X> T_18_21.lc_trk_g1_2
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 341)  (958 341)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (21 6)  (949 342)  (949 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (22 6)  (950 342)  (950 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 342)  (951 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (24 6)  (952 342)  (952 342)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (25 6)  (953 342)  (953 342)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (970 342)  (970 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (50 6)  (978 342)  (978 342)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 343)  (949 343)  routing T_18_21.sp4_h_l_10 <X> T_18_21.lc_trk_g1_7
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 343)  (951 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.sp4_v_t_3 <X> T_18_21.lc_trk_g1_6
 (31 7)  (959 343)  (959 343)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (42 7)  (970 343)  (970 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (14 8)  (942 344)  (942 344)  routing T_18_21.sp4_v_b_24 <X> T_18_21.lc_trk_g2_0
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.tnl_op_3 <X> T_18_21.lc_trk_g2_3
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 344)  (964 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (50 8)  (978 344)  (978 344)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_v_b_24 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (949 345)  (949 345)  routing T_18_21.tnl_op_3 <X> T_18_21.lc_trk_g2_3
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g1_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (39 9)  (967 345)  (967 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g2_7
 (25 10)  (953 346)  (953 346)  routing T_18_21.wire_logic_cluster/lc_6/out <X> T_18_21.lc_trk_g2_6
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g2_4 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (15 11)  (943 347)  (943 347)  routing T_18_21.sp4_v_t_33 <X> T_18_21.lc_trk_g2_4
 (16 11)  (944 347)  (944 347)  routing T_18_21.sp4_v_t_33 <X> T_18_21.lc_trk_g2_4
 (17 11)  (945 347)  (945 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (949 347)  (949 347)  routing T_18_21.tnl_op_7 <X> T_18_21.lc_trk_g2_7
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (2 12)  (930 348)  (930 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (5 12)  (933 348)  (933 348)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_9
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 348)  (963 348)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.input_2_6
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (40 12)  (968 348)  (968 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (4 13)  (932 349)  (932 349)  routing T_18_21.sp4_h_l_43 <X> T_18_21.sp4_h_r_9
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp4_r_v_b_40 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (27 13)  (955 349)  (955 349)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 349)  (960 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (25 14)  (953 350)  (953 350)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 350)  (958 350)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 350)  (962 350)  routing T_18_21.lc_trk_g1_1 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 350)  (964 350)  LC_7 Logic Functioning bit
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (42 14)  (970 350)  (970 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (50 14)  (978 350)  (978 350)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_v_b_38 <X> T_18_21.lc_trk_g3_6
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (39 15)  (967 351)  (967 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit
 (43 15)  (971 351)  (971 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 336)  (1013 336)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 336)  (1017 336)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_0
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (14 1)  (996 337)  (996 337)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g0_0
 (15 1)  (997 337)  (997 337)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g0_0
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp4_h_r_0 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.bot_op_2 <X> T_19_21.lc_trk_g0_2
 (26 1)  (1008 337)  (1008 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (41 1)  (1023 337)  (1023 337)  LC_0 Logic Functioning bit
 (53 1)  (1035 337)  (1035 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (991 338)  (991 338)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_36
 (10 2)  (992 338)  (992 338)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_36
 (1 4)  (983 340)  (983 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (988 340)  (988 340)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_v_b_3
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 340)  (1005 340)  routing T_19_21.sp12_h_r_11 <X> T_19_21.lc_trk_g1_3
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (0 5)  (982 341)  (982 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (1 5)  (983 341)  (983 341)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 342)  (1006 342)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g1_7
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (37 6)  (1019 342)  (1019 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (39 6)  (1021 342)  (1021 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (47 6)  (1029 342)  (1029 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (8 7)  (990 343)  (990 343)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_v_t_41
 (9 7)  (991 343)  (991 343)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_v_t_41
 (10 7)  (992 343)  (992 343)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_v_t_41
 (21 7)  (1003 343)  (1003 343)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g1_7
 (36 7)  (1018 343)  (1018 343)  LC_3 Logic Functioning bit
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (38 7)  (1020 343)  (1020 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (53 7)  (1035 343)  (1035 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (987 344)  (987 344)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_h_r_6
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_r_1 <X> T_19_21.sp4_v_b_6
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 344)  (1018 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (40 8)  (1022 344)  (1022 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (4 9)  (986 345)  (986 345)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_h_r_6
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_h_l_15 <X> T_19_21.lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.sp4_h_l_15 <X> T_19_21.lc_trk_g2_2
 (25 9)  (1007 345)  (1007 345)  routing T_19_21.sp4_h_l_15 <X> T_19_21.lc_trk_g2_2
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (43 9)  (1025 345)  (1025 345)  LC_4 Logic Functioning bit
 (53 9)  (1035 345)  (1035 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (993 346)  (993 346)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_v_t_45
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.wire_logic_cluster/lc_5/out <X> T_19_21.lc_trk_g2_5
 (21 10)  (1003 346)  (1003 346)  routing T_19_21.sp4_v_t_26 <X> T_19_21.lc_trk_g2_7
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 346)  (1005 346)  routing T_19_21.sp4_v_t_26 <X> T_19_21.lc_trk_g2_7
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.rgt_op_6 <X> T_19_21.lc_trk_g2_6
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 346)  (1016 346)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (45 10)  (1027 346)  (1027 346)  LC_5 Logic Functioning bit
 (51 10)  (1033 346)  (1033 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (986 347)  (986 347)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_43
 (6 11)  (988 347)  (988 347)  routing T_19_21.sp4_h_r_10 <X> T_19_21.sp4_h_l_43
 (8 11)  (990 347)  (990 347)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_t_42
 (9 11)  (991 347)  (991 347)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_v_t_42
 (14 11)  (996 347)  (996 347)  routing T_19_21.sp4_h_l_17 <X> T_19_21.lc_trk_g2_4
 (15 11)  (997 347)  (997 347)  routing T_19_21.sp4_h_l_17 <X> T_19_21.lc_trk_g2_4
 (16 11)  (998 347)  (998 347)  routing T_19_21.sp4_h_l_17 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.sp4_v_t_26 <X> T_19_21.lc_trk_g2_7
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 347)  (1006 347)  routing T_19_21.rgt_op_6 <X> T_19_21.lc_trk_g2_6
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (15 12)  (997 348)  (997 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 348)  (1012 348)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (51 12)  (1033 348)  (1033 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (993 349)  (993 349)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_h_r_11
 (13 13)  (995 349)  (995 349)  routing T_19_21.sp4_h_l_38 <X> T_19_21.sp4_h_r_11
 (14 13)  (996 349)  (996 349)  routing T_19_21.tnl_op_0 <X> T_19_21.lc_trk_g3_0
 (15 13)  (997 349)  (997 349)  routing T_19_21.tnl_op_0 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1017 349)  (1017 349)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.input_2_6
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 350)  (987 350)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_h_l_44
 (9 14)  (991 350)  (991 350)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_h_l_47
 (10 14)  (992 350)  (992 350)  routing T_19_21.sp4_h_r_7 <X> T_19_21.sp4_h_l_47
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_v_b_37 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 350)  (1000 350)  routing T_19_21.sp4_v_b_37 <X> T_19_21.lc_trk_g3_5
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 350)  (1017 350)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.input_2_7
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (39 14)  (1021 350)  (1021 350)  LC_7 Logic Functioning bit
 (40 14)  (1022 350)  (1022 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (42 14)  (1024 350)  (1024 350)  LC_7 Logic Functioning bit
 (43 14)  (1025 350)  (1025 350)  LC_7 Logic Functioning bit
 (51 14)  (1033 350)  (1033 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (982 351)  (982 351)  routing T_19_21.glb_netwk_2 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 351)  (986 351)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_h_l_44
 (6 15)  (988 351)  (988 351)  routing T_19_21.sp4_v_t_38 <X> T_19_21.sp4_h_l_44
 (18 15)  (1000 351)  (1000 351)  routing T_19_21.sp4_v_b_37 <X> T_19_21.lc_trk_g3_5
 (19 15)  (1001 351)  (1001 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (1008 351)  (1008 351)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 351)  (1009 351)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.input_2_7
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (39 15)  (1021 351)  (1021 351)  LC_7 Logic Functioning bit
 (40 15)  (1022 351)  (1022 351)  LC_7 Logic Functioning bit
 (42 15)  (1024 351)  (1024 351)  LC_7 Logic Functioning bit
 (43 15)  (1025 351)  (1025 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 336)  (1064 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (40 0)  (1076 336)  (1076 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (42 0)  (1078 336)  (1078 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 337)  (1064 337)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (38 1)  (1074 337)  (1074 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1054 338)  (1054 338)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g0_5
 (21 2)  (1057 338)  (1057 338)  routing T_20_21.bnr_op_7 <X> T_20_21.lc_trk_g0_7
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (46 2)  (1082 338)  (1082 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (1057 339)  (1057 339)  routing T_20_21.bnr_op_7 <X> T_20_21.lc_trk_g0_7
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 339)  (1059 339)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g0_6
 (24 3)  (1060 339)  (1060 339)  routing T_20_21.sp4_v_b_22 <X> T_20_21.lc_trk_g0_6
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (40 3)  (1076 339)  (1076 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (51 3)  (1087 339)  (1087 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1037 340)  (1037 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 340)  (1071 340)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_2
 (41 4)  (1077 340)  (1077 340)  LC_2 Logic Functioning bit
 (0 5)  (1036 341)  (1036 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 341)  (1037 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 341)  (1057 341)  routing T_20_21.sp4_h_r_19 <X> T_20_21.lc_trk_g1_3
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 341)  (1070 341)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_2
 (38 5)  (1074 341)  (1074 341)  LC_2 Logic Functioning bit
 (41 5)  (1077 341)  (1077 341)  LC_2 Logic Functioning bit
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.lft_op_5 <X> T_20_21.lc_trk_g1_5
 (25 6)  (1061 342)  (1061 342)  routing T_20_21.wire_logic_cluster/lc_6/out <X> T_20_21.lc_trk_g1_6
 (26 6)  (1062 342)  (1062 342)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 342)  (1067 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 342)  (1070 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (40 6)  (1076 342)  (1076 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (50 6)  (1086 342)  (1086 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (38 7)  (1074 343)  (1074 343)  LC_3 Logic Functioning bit
 (39 7)  (1075 343)  (1075 343)  LC_3 Logic Functioning bit
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (41 7)  (1077 343)  (1077 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (8 8)  (1044 344)  (1044 344)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_r_7
 (9 8)  (1045 344)  (1045 344)  routing T_20_21.sp4_v_b_7 <X> T_20_21.sp4_h_r_7
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.wire_logic_cluster/lc_1/out <X> T_20_21.lc_trk_g2_1
 (25 8)  (1061 344)  (1061 344)  routing T_20_21.bnl_op_2 <X> T_20_21.lc_trk_g2_2
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 344)  (1069 344)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (40 8)  (1076 344)  (1076 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (50 8)  (1086 344)  (1086 344)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (1089 344)  (1089 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.bnl_op_2 <X> T_20_21.lc_trk_g2_2
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (38 9)  (1074 345)  (1074 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (40 9)  (1076 345)  (1076 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (43 9)  (1079 345)  (1079 345)  LC_4 Logic Functioning bit
 (53 9)  (1089 345)  (1089 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g2_4
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g2_5
 (25 10)  (1061 346)  (1061 346)  routing T_20_21.wire_logic_cluster/lc_6/out <X> T_20_21.lc_trk_g2_6
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (15 11)  (1051 347)  (1051 347)  routing T_20_21.rgt_op_4 <X> T_20_21.lc_trk_g2_4
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (40 11)  (1076 347)  (1076 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 348)  (1054 348)  routing T_20_21.rgt_op_1 <X> T_20_21.lc_trk_g3_1
 (25 12)  (1061 348)  (1061 348)  routing T_20_21.rgt_op_2 <X> T_20_21.lc_trk_g3_2
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (45 12)  (1081 348)  (1081 348)  LC_6 Logic Functioning bit
 (19 13)  (1055 349)  (1055 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1058 349)  (1058 349)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 349)  (1060 349)  routing T_20_21.rgt_op_2 <X> T_20_21.lc_trk_g3_2
 (31 13)  (1067 349)  (1067 349)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (38 13)  (1074 349)  (1074 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (28 14)  (1064 350)  (1064 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 350)  (1071 350)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.input_2_7
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (40 14)  (1076 350)  (1076 350)  LC_7 Logic Functioning bit
 (41 14)  (1077 350)  (1077 350)  LC_7 Logic Functioning bit
 (42 14)  (1078 350)  (1078 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.glb_netwk_2 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 351)  (1068 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (37 15)  (1073 351)  (1073 351)  LC_7 Logic Functioning bit
 (38 15)  (1074 351)  (1074 351)  LC_7 Logic Functioning bit
 (40 15)  (1076 351)  (1076 351)  LC_7 Logic Functioning bit
 (41 15)  (1077 351)  (1077 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_v_b_2
 (12 0)  (1102 336)  (1102 336)  routing T_21_21.sp4_v_b_8 <X> T_21_21.sp4_h_r_2
 (27 0)  (1117 336)  (1117 336)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (37 0)  (1127 336)  (1127 336)  LC_0 Logic Functioning bit
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (39 0)  (1129 336)  (1129 336)  LC_0 Logic Functioning bit
 (44 0)  (1134 336)  (1134 336)  LC_0 Logic Functioning bit
 (11 1)  (1101 337)  (1101 337)  routing T_21_21.sp4_v_b_8 <X> T_21_21.sp4_h_r_2
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_v_t_46 <X> T_21_21.sp4_v_b_2
 (13 1)  (1103 337)  (1103 337)  routing T_21_21.sp4_v_b_8 <X> T_21_21.sp4_h_r_2
 (30 1)  (1120 337)  (1120 337)  routing T_21_21.lc_trk_g1_2 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (40 1)  (1130 337)  (1130 337)  LC_0 Logic Functioning bit
 (41 1)  (1131 337)  (1131 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (43 1)  (1133 337)  (1133 337)  LC_0 Logic Functioning bit
 (49 1)  (1139 337)  (1139 337)  Carry_In_Mux bit 

 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 338)  (1101 338)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_v_t_39
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (41 2)  (1131 338)  (1131 338)  LC_1 Logic Functioning bit
 (43 2)  (1133 338)  (1133 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (4 3)  (1094 339)  (1094 339)  routing T_21_21.sp4_v_b_7 <X> T_21_21.sp4_h_l_37
 (9 3)  (1099 339)  (1099 339)  routing T_21_21.sp4_v_b_1 <X> T_21_21.sp4_v_t_36
 (12 3)  (1102 339)  (1102 339)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_v_t_39
 (13 3)  (1103 339)  (1103 339)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_h_l_39
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (47 3)  (1137 339)  (1137 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1141 339)  (1141 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 340)  (1104 340)  routing T_21_21.wire_logic_cluster/lc_0/out <X> T_21_21.lc_trk_g1_0
 (25 4)  (1115 340)  (1115 340)  routing T_21_21.wire_logic_cluster/lc_2/out <X> T_21_21.lc_trk_g1_2
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (37 4)  (1127 340)  (1127 340)  LC_2 Logic Functioning bit
 (38 4)  (1128 340)  (1128 340)  LC_2 Logic Functioning bit
 (39 4)  (1129 340)  (1129 340)  LC_2 Logic Functioning bit
 (45 4)  (1135 340)  (1135 340)  LC_2 Logic Functioning bit
 (47 4)  (1137 340)  (1137 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (9 5)  (1099 341)  (1099 341)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_4
 (10 5)  (1100 341)  (1100 341)  routing T_21_21.sp4_v_t_45 <X> T_21_21.sp4_v_b_4
 (17 5)  (1107 341)  (1107 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1112 341)  (1112 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (36 5)  (1126 341)  (1126 341)  LC_2 Logic Functioning bit
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (38 5)  (1128 341)  (1128 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (51 5)  (1141 341)  (1141 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (1094 342)  (1094 342)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_t_38
 (6 6)  (1096 342)  (1096 342)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_t_38
 (10 6)  (1100 342)  (1100 342)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_h_l_41
 (12 6)  (1102 342)  (1102 342)  routing T_21_21.sp4_v_b_5 <X> T_21_21.sp4_h_l_40
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (38 6)  (1128 342)  (1128 342)  LC_3 Logic Functioning bit
 (41 6)  (1131 342)  (1131 342)  LC_3 Logic Functioning bit
 (43 6)  (1133 342)  (1133 342)  LC_3 Logic Functioning bit
 (45 6)  (1135 342)  (1135 342)  LC_3 Logic Functioning bit
 (5 7)  (1095 343)  (1095 343)  routing T_21_21.sp4_h_r_9 <X> T_21_21.sp4_v_t_38
 (27 7)  (1117 343)  (1117 343)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1127 343)  (1127 343)  LC_3 Logic Functioning bit
 (39 7)  (1129 343)  (1129 343)  LC_3 Logic Functioning bit
 (40 7)  (1130 343)  (1130 343)  LC_3 Logic Functioning bit
 (42 7)  (1132 343)  (1132 343)  LC_3 Logic Functioning bit
 (51 7)  (1141 343)  (1141 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (1102 344)  (1102 344)  routing T_21_21.sp4_v_b_8 <X> T_21_21.sp4_h_r_8
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g1_0 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (37 8)  (1127 344)  (1127 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (39 8)  (1129 344)  (1129 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (46 8)  (1136 344)  (1136 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (11 9)  (1101 345)  (1101 345)  routing T_21_21.sp4_v_b_8 <X> T_21_21.sp4_h_r_8
 (36 9)  (1126 345)  (1126 345)  LC_4 Logic Functioning bit
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (38 9)  (1128 345)  (1128 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (8 12)  (1098 348)  (1098 348)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_h_r_10
 (9 12)  (1099 348)  (1099 348)  routing T_21_21.sp4_v_b_10 <X> T_21_21.sp4_h_r_10
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 348)  (1108 348)  routing T_21_21.wire_logic_cluster/lc_1/out <X> T_21_21.lc_trk_g3_1
 (21 12)  (1111 348)  (1111 348)  routing T_21_21.sp4_h_r_35 <X> T_21_21.lc_trk_g3_3
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 348)  (1113 348)  routing T_21_21.sp4_h_r_35 <X> T_21_21.lc_trk_g3_3
 (24 12)  (1114 348)  (1114 348)  routing T_21_21.sp4_h_r_35 <X> T_21_21.lc_trk_g3_3
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.glb_netwk_2 <X> T_21_21.wire_logic_cluster/lc_7/s_r


LogicTile_22_21

 (14 0)  (1158 336)  (1158 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.lc_trk_g0_0
 (17 0)  (1161 336)  (1161 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1169 336)  (1169 336)  routing T_22_21.sp4_h_l_7 <X> T_22_21.lc_trk_g0_2
 (13 1)  (1157 337)  (1157 337)  routing T_22_21.sp4_v_t_44 <X> T_22_21.sp4_h_r_2
 (14 1)  (1158 337)  (1158 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.lc_trk_g0_0
 (15 1)  (1159 337)  (1159 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (1162 337)  (1162 337)  routing T_22_21.sp4_r_v_b_34 <X> T_22_21.lc_trk_g0_1
 (22 1)  (1166 337)  (1166 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 337)  (1167 337)  routing T_22_21.sp4_h_l_7 <X> T_22_21.lc_trk_g0_2
 (24 1)  (1168 337)  (1168 337)  routing T_22_21.sp4_h_l_7 <X> T_22_21.lc_trk_g0_2
 (25 1)  (1169 337)  (1169 337)  routing T_22_21.sp4_h_l_7 <X> T_22_21.lc_trk_g0_2
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1157 338)  (1157 338)  routing T_22_21.sp4_v_b_2 <X> T_22_21.sp4_v_t_39
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 338)  (1168 338)  routing T_22_21.bot_op_7 <X> T_22_21.lc_trk_g0_7
 (26 2)  (1170 338)  (1170 338)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 338)  (1177 338)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 338)  (1179 338)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.input_2_1
 (40 2)  (1184 338)  (1184 338)  LC_1 Logic Functioning bit
 (8 3)  (1152 339)  (1152 339)  routing T_22_21.sp4_v_b_10 <X> T_22_21.sp4_v_t_36
 (10 3)  (1154 339)  (1154 339)  routing T_22_21.sp4_v_b_10 <X> T_22_21.sp4_v_t_36
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1167 339)  (1167 339)  routing T_22_21.sp4_h_r_6 <X> T_22_21.lc_trk_g0_6
 (24 3)  (1168 339)  (1168 339)  routing T_22_21.sp4_h_r_6 <X> T_22_21.lc_trk_g0_6
 (25 3)  (1169 339)  (1169 339)  routing T_22_21.sp4_h_r_6 <X> T_22_21.lc_trk_g0_6
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 339)  (1171 339)  routing T_22_21.lc_trk_g1_6 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 339)  (1174 339)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 339)  (1176 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1177 339)  (1177 339)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.input_2_1
 (34 3)  (1178 339)  (1178 339)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.input_2_1
 (0 4)  (1144 340)  (1144 340)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 340)  (1145 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1157 340)  (1157 340)  routing T_22_21.sp4_v_t_40 <X> T_22_21.sp4_v_b_5
 (21 4)  (1165 340)  (1165 340)  routing T_22_21.wire_logic_cluster/lc_3/out <X> T_22_21.lc_trk_g1_3
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (1144 341)  (1144 341)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 341)  (1145 341)  routing T_22_21.lc_trk_g3_3 <X> T_22_21.wire_logic_cluster/lc_7/cen
 (9 5)  (1153 341)  (1153 341)  routing T_22_21.sp4_v_t_45 <X> T_22_21.sp4_v_b_4
 (10 5)  (1154 341)  (1154 341)  routing T_22_21.sp4_v_t_45 <X> T_22_21.sp4_v_b_4
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1167 341)  (1167 341)  routing T_22_21.sp4_h_r_2 <X> T_22_21.lc_trk_g1_2
 (24 5)  (1168 341)  (1168 341)  routing T_22_21.sp4_h_r_2 <X> T_22_21.lc_trk_g1_2
 (25 5)  (1169 341)  (1169 341)  routing T_22_21.sp4_h_r_2 <X> T_22_21.lc_trk_g1_2
 (1 6)  (1145 342)  (1145 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (1165 342)  (1165 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (22 6)  (1166 342)  (1166 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 342)  (1167 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (24 6)  (1168 342)  (1168 342)  routing T_22_21.sp4_h_l_2 <X> T_22_21.lc_trk_g1_7
 (25 6)  (1169 342)  (1169 342)  routing T_22_21.wire_logic_cluster/lc_6/out <X> T_22_21.lc_trk_g1_6
 (26 6)  (1170 342)  (1170 342)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 342)  (1184 342)  LC_3 Logic Functioning bit
 (42 6)  (1186 342)  (1186 342)  LC_3 Logic Functioning bit
 (45 6)  (1189 342)  (1189 342)  LC_3 Logic Functioning bit
 (46 6)  (1190 342)  (1190 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (1 7)  (1145 343)  (1145 343)  routing T_22_21.glb_netwk_4 <X> T_22_21.glb2local_0
 (22 7)  (1166 343)  (1166 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1170 343)  (1170 343)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 343)  (1172 343)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 343)  (1173 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 343)  (1174 343)  routing T_22_21.lc_trk_g0_2 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 343)  (1175 343)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (38 7)  (1182 343)  (1182 343)  LC_3 Logic Functioning bit
 (2 8)  (1146 344)  (1146 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (1155 344)  (1155 344)  routing T_22_21.sp4_h_l_39 <X> T_22_21.sp4_v_b_8
 (13 8)  (1157 344)  (1157 344)  routing T_22_21.sp4_h_l_39 <X> T_22_21.sp4_v_b_8
 (14 8)  (1158 344)  (1158 344)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g2_0
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 344)  (1172 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 344)  (1174 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 344)  (1177 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 344)  (1184 344)  LC_4 Logic Functioning bit
 (42 8)  (1186 344)  (1186 344)  LC_4 Logic Functioning bit
 (45 8)  (1189 344)  (1189 344)  LC_4 Logic Functioning bit
 (12 9)  (1156 345)  (1156 345)  routing T_22_21.sp4_h_l_39 <X> T_22_21.sp4_v_b_8
 (15 9)  (1159 345)  (1159 345)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g2_0
 (16 9)  (1160 345)  (1160 345)  routing T_22_21.sp4_h_l_21 <X> T_22_21.lc_trk_g2_0
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (1170 345)  (1170 345)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 345)  (1181 345)  LC_4 Logic Functioning bit
 (39 9)  (1183 345)  (1183 345)  LC_4 Logic Functioning bit
 (46 9)  (1190 345)  (1190 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 346)  (1167 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (24 10)  (1168 346)  (1168 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (25 10)  (1169 346)  (1169 346)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g2_6
 (26 10)  (1170 346)  (1170 346)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 346)  (1174 346)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 346)  (1181 346)  LC_5 Logic Functioning bit
 (39 10)  (1183 346)  (1183 346)  LC_5 Logic Functioning bit
 (40 10)  (1184 346)  (1184 346)  LC_5 Logic Functioning bit
 (42 10)  (1186 346)  (1186 346)  LC_5 Logic Functioning bit
 (21 11)  (1165 347)  (1165 347)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1167 347)  (1167 347)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g2_6
 (25 11)  (1169 347)  (1169 347)  routing T_22_21.sp4_v_b_38 <X> T_22_21.lc_trk_g2_6
 (26 11)  (1170 347)  (1170 347)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 347)  (1173 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 347)  (1175 347)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (40 11)  (1184 347)  (1184 347)  LC_5 Logic Functioning bit
 (42 11)  (1186 347)  (1186 347)  LC_5 Logic Functioning bit
 (4 12)  (1148 348)  (1148 348)  routing T_22_21.sp4_h_l_44 <X> T_22_21.sp4_v_b_9
 (13 12)  (1157 348)  (1157 348)  routing T_22_21.sp4_v_t_46 <X> T_22_21.sp4_v_b_11
 (22 12)  (1166 348)  (1166 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 348)  (1167 348)  routing T_22_21.sp4_v_t_30 <X> T_22_21.lc_trk_g3_3
 (24 12)  (1168 348)  (1168 348)  routing T_22_21.sp4_v_t_30 <X> T_22_21.lc_trk_g3_3
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 348)  (1174 348)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 348)  (1175 348)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (41 12)  (1185 348)  (1185 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (45 12)  (1189 348)  (1189 348)  LC_6 Logic Functioning bit
 (50 12)  (1194 348)  (1194 348)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (1149 349)  (1149 349)  routing T_22_21.sp4_h_l_44 <X> T_22_21.sp4_v_b_9
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 349)  (1175 349)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (40 13)  (1184 349)  (1184 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (46 13)  (1190 349)  (1190 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1158 350)  (1158 350)  routing T_22_21.wire_logic_cluster/lc_4/out <X> T_22_21.lc_trk_g3_4
 (27 14)  (1171 350)  (1171 350)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 350)  (1175 350)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 350)  (1180 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1170 351)  (1170 351)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 351)  (1171 351)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 351)  (1174 351)  routing T_22_21.lc_trk_g1_7 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1176 351)  (1176 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1180 351)  (1180 351)  LC_7 Logic Functioning bit
 (40 15)  (1184 351)  (1184 351)  LC_7 Logic Functioning bit
 (42 15)  (1186 351)  (1186 351)  LC_7 Logic Functioning bit
 (43 15)  (1187 351)  (1187 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 338)  (1209 338)  routing T_23_21.sp4_v_b_11 <X> T_23_21.sp4_v_t_39
 (26 2)  (1224 338)  (1224 338)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 338)  (1226 338)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 338)  (1227 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 338)  (1228 338)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 338)  (1229 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 338)  (1238 338)  LC_1 Logic Functioning bit
 (12 3)  (1210 339)  (1210 339)  routing T_23_21.sp4_v_b_11 <X> T_23_21.sp4_v_t_39
 (26 3)  (1224 339)  (1224 339)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 339)  (1226 339)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 339)  (1228 339)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 339)  (1230 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1231 339)  (1231 339)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.input_2_1
 (34 3)  (1232 339)  (1232 339)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.input_2_1
 (35 3)  (1233 339)  (1233 339)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.input_2_1
 (0 4)  (1198 340)  (1198 340)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 340)  (1199 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (13 4)  (1211 340)  (1211 340)  routing T_23_21.sp4_v_t_40 <X> T_23_21.sp4_v_b_5
 (17 4)  (1215 340)  (1215 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (1199 341)  (1199 341)  routing T_23_21.lc_trk_g2_2 <X> T_23_21.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1221 341)  (1221 341)  routing T_23_21.sp4_v_b_18 <X> T_23_21.lc_trk_g1_2
 (24 5)  (1222 341)  (1222 341)  routing T_23_21.sp4_v_b_18 <X> T_23_21.lc_trk_g1_2
 (15 6)  (1213 342)  (1213 342)  routing T_23_21.bot_op_5 <X> T_23_21.lc_trk_g1_5
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (1226 342)  (1226 342)  routing T_23_21.lc_trk_g2_0 <X> T_23_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 342)  (1227 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 342)  (1230 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 342)  (1232 342)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 342)  (1234 342)  LC_3 Logic Functioning bit
 (41 6)  (1239 342)  (1239 342)  LC_3 Logic Functioning bit
 (43 6)  (1241 342)  (1241 342)  LC_3 Logic Functioning bit
 (45 6)  (1243 342)  (1243 342)  LC_3 Logic Functioning bit
 (26 7)  (1224 343)  (1224 343)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 343)  (1227 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1230 343)  (1230 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1232 343)  (1232 343)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_3
 (35 7)  (1233 343)  (1233 343)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.input_2_3
 (36 7)  (1234 343)  (1234 343)  LC_3 Logic Functioning bit
 (40 7)  (1238 343)  (1238 343)  LC_3 Logic Functioning bit
 (42 7)  (1240 343)  (1240 343)  LC_3 Logic Functioning bit
 (14 8)  (1212 344)  (1212 344)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g2_0
 (15 8)  (1213 344)  (1213 344)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g2_1
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.rgt_op_1 <X> T_23_21.lc_trk_g2_1
 (15 9)  (1213 345)  (1213 345)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g2_0
 (16 9)  (1214 345)  (1214 345)  routing T_23_21.sp4_h_l_21 <X> T_23_21.lc_trk_g2_0
 (17 9)  (1215 345)  (1215 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (1220 345)  (1220 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 345)  (1221 345)  routing T_23_21.sp4_v_b_42 <X> T_23_21.lc_trk_g2_2
 (24 9)  (1222 345)  (1222 345)  routing T_23_21.sp4_v_b_42 <X> T_23_21.lc_trk_g2_2
 (21 10)  (1219 346)  (1219 346)  routing T_23_21.wire_logic_cluster/lc_7/out <X> T_23_21.lc_trk_g2_7
 (22 10)  (1220 346)  (1220 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 346)  (1223 346)  routing T_23_21.wire_logic_cluster/lc_6/out <X> T_23_21.lc_trk_g2_6
 (14 11)  (1212 347)  (1212 347)  routing T_23_21.sp4_r_v_b_36 <X> T_23_21.lc_trk_g2_4
 (17 11)  (1215 347)  (1215 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1220 347)  (1220 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (1223 348)  (1223 348)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (26 12)  (1224 348)  (1224 348)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 348)  (1231 348)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (1236 348)  (1236 348)  LC_6 Logic Functioning bit
 (40 12)  (1238 348)  (1238 348)  LC_6 Logic Functioning bit
 (45 12)  (1243 348)  (1243 348)  LC_6 Logic Functioning bit
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (24 13)  (1222 349)  (1222 349)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (26 13)  (1224 349)  (1224 349)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 349)  (1226 349)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 349)  (1230 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1232 349)  (1232 349)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.input_2_6
 (39 13)  (1237 349)  (1237 349)  LC_6 Logic Functioning bit
 (41 13)  (1239 349)  (1239 349)  LC_6 Logic Functioning bit
 (26 14)  (1224 350)  (1224 350)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 350)  (1226 350)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 350)  (1228 350)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 350)  (1232 350)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (1238 350)  (1238 350)  LC_7 Logic Functioning bit
 (41 14)  (1239 350)  (1239 350)  LC_7 Logic Functioning bit
 (42 14)  (1240 350)  (1240 350)  LC_7 Logic Functioning bit
 (43 14)  (1241 350)  (1241 350)  LC_7 Logic Functioning bit
 (45 14)  (1243 350)  (1243 350)  LC_7 Logic Functioning bit
 (26 15)  (1224 351)  (1224 351)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 351)  (1226 351)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 351)  (1227 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0


LogicTile_24_21

 (21 0)  (1273 336)  (1273 336)  routing T_24_21.sp4_v_b_3 <X> T_24_21.lc_trk_g0_3
 (22 0)  (1274 336)  (1274 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1275 336)  (1275 336)  routing T_24_21.sp4_v_b_3 <X> T_24_21.lc_trk_g0_3
 (28 0)  (1280 336)  (1280 336)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 336)  (1282 336)  routing T_24_21.lc_trk_g2_5 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (44 0)  (1296 336)  (1296 336)  LC_0 Logic Functioning bit
 (8 1)  (1260 337)  (1260 337)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_b_1
 (9 1)  (1261 337)  (1261 337)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_b_1
 (10 1)  (1262 337)  (1262 337)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_b_1
 (50 1)  (1302 337)  (1302 337)  Carry_In_Mux bit 

 (6 2)  (1258 338)  (1258 338)  routing T_24_21.sp4_h_l_42 <X> T_24_21.sp4_v_t_37
 (21 2)  (1273 338)  (1273 338)  routing T_24_21.lft_op_7 <X> T_24_21.lc_trk_g0_7
 (22 2)  (1274 338)  (1274 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1276 338)  (1276 338)  routing T_24_21.lft_op_7 <X> T_24_21.lc_trk_g0_7
 (25 2)  (1277 338)  (1277 338)  routing T_24_21.lft_op_6 <X> T_24_21.lc_trk_g0_6
 (29 2)  (1281 338)  (1281 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 338)  (1282 338)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 338)  (1288 338)  LC_1 Logic Functioning bit
 (37 2)  (1289 338)  (1289 338)  LC_1 Logic Functioning bit
 (38 2)  (1290 338)  (1290 338)  LC_1 Logic Functioning bit
 (39 2)  (1291 338)  (1291 338)  LC_1 Logic Functioning bit
 (44 2)  (1296 338)  (1296 338)  LC_1 Logic Functioning bit
 (22 3)  (1274 339)  (1274 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1276 339)  (1276 339)  routing T_24_21.lft_op_6 <X> T_24_21.lc_trk_g0_6
 (30 3)  (1282 339)  (1282 339)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 339)  (1284 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1287 339)  (1287 339)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.input_2_1
 (36 3)  (1288 339)  (1288 339)  LC_1 Logic Functioning bit
 (37 3)  (1289 339)  (1289 339)  LC_1 Logic Functioning bit
 (38 3)  (1290 339)  (1290 339)  LC_1 Logic Functioning bit
 (39 3)  (1291 339)  (1291 339)  LC_1 Logic Functioning bit
 (21 4)  (1273 340)  (1273 340)  routing T_24_21.sp4_v_b_3 <X> T_24_21.lc_trk_g1_3
 (22 4)  (1274 340)  (1274 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1275 340)  (1275 340)  routing T_24_21.sp4_v_b_3 <X> T_24_21.lc_trk_g1_3
 (29 4)  (1281 340)  (1281 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 340)  (1282 340)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 340)  (1284 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 340)  (1288 340)  LC_2 Logic Functioning bit
 (37 4)  (1289 340)  (1289 340)  LC_2 Logic Functioning bit
 (38 4)  (1290 340)  (1290 340)  LC_2 Logic Functioning bit
 (39 4)  (1291 340)  (1291 340)  LC_2 Logic Functioning bit
 (44 4)  (1296 340)  (1296 340)  LC_2 Logic Functioning bit
 (30 5)  (1282 341)  (1282 341)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 341)  (1284 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1286 341)  (1286 341)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_2
 (35 5)  (1287 341)  (1287 341)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_2
 (36 5)  (1288 341)  (1288 341)  LC_2 Logic Functioning bit
 (37 5)  (1289 341)  (1289 341)  LC_2 Logic Functioning bit
 (38 5)  (1290 341)  (1290 341)  LC_2 Logic Functioning bit
 (39 5)  (1291 341)  (1291 341)  LC_2 Logic Functioning bit
 (51 5)  (1303 341)  (1303 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (1258 342)  (1258 342)  routing T_24_21.sp4_v_b_0 <X> T_24_21.sp4_v_t_38
 (27 6)  (1279 342)  (1279 342)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 342)  (1280 342)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 342)  (1281 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 342)  (1282 342)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 342)  (1284 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 342)  (1288 342)  LC_3 Logic Functioning bit
 (37 6)  (1289 342)  (1289 342)  LC_3 Logic Functioning bit
 (38 6)  (1290 342)  (1290 342)  LC_3 Logic Functioning bit
 (39 6)  (1291 342)  (1291 342)  LC_3 Logic Functioning bit
 (44 6)  (1296 342)  (1296 342)  LC_3 Logic Functioning bit
 (48 6)  (1300 342)  (1300 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (1257 343)  (1257 343)  routing T_24_21.sp4_v_b_0 <X> T_24_21.sp4_v_t_38
 (30 7)  (1282 343)  (1282 343)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 343)  (1284 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1287 343)  (1287 343)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.input_2_3
 (36 7)  (1288 343)  (1288 343)  LC_3 Logic Functioning bit
 (37 7)  (1289 343)  (1289 343)  LC_3 Logic Functioning bit
 (38 7)  (1290 343)  (1290 343)  LC_3 Logic Functioning bit
 (39 7)  (1291 343)  (1291 343)  LC_3 Logic Functioning bit
 (14 8)  (1266 344)  (1266 344)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g2_0
 (27 8)  (1279 344)  (1279 344)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 344)  (1280 344)  routing T_24_21.lc_trk_g3_0 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 344)  (1288 344)  LC_4 Logic Functioning bit
 (37 8)  (1289 344)  (1289 344)  LC_4 Logic Functioning bit
 (38 8)  (1290 344)  (1290 344)  LC_4 Logic Functioning bit
 (39 8)  (1291 344)  (1291 344)  LC_4 Logic Functioning bit
 (44 8)  (1296 344)  (1296 344)  LC_4 Logic Functioning bit
 (15 9)  (1267 345)  (1267 345)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g2_0
 (16 9)  (1268 345)  (1268 345)  routing T_24_21.sp4_h_l_21 <X> T_24_21.lc_trk_g2_0
 (17 9)  (1269 345)  (1269 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (32 9)  (1284 345)  (1284 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1286 345)  (1286 345)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_4
 (35 9)  (1287 345)  (1287 345)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_4
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (37 9)  (1289 345)  (1289 345)  LC_4 Logic Functioning bit
 (38 9)  (1290 345)  (1290 345)  LC_4 Logic Functioning bit
 (39 9)  (1291 345)  (1291 345)  LC_4 Logic Functioning bit
 (53 9)  (1305 345)  (1305 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 10)  (1258 346)  (1258 346)  routing T_24_21.sp4_v_b_3 <X> T_24_21.sp4_v_t_43
 (12 10)  (1264 346)  (1264 346)  routing T_24_21.sp4_v_t_45 <X> T_24_21.sp4_h_l_45
 (17 10)  (1269 346)  (1269 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1270 346)  (1270 346)  routing T_24_21.bnl_op_5 <X> T_24_21.lc_trk_g2_5
 (25 10)  (1277 346)  (1277 346)  routing T_24_21.sp4_h_r_46 <X> T_24_21.lc_trk_g2_6
 (28 10)  (1280 346)  (1280 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 346)  (1282 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (37 10)  (1289 346)  (1289 346)  LC_5 Logic Functioning bit
 (38 10)  (1290 346)  (1290 346)  LC_5 Logic Functioning bit
 (39 10)  (1291 346)  (1291 346)  LC_5 Logic Functioning bit
 (44 10)  (1296 346)  (1296 346)  LC_5 Logic Functioning bit
 (5 11)  (1257 347)  (1257 347)  routing T_24_21.sp4_v_b_3 <X> T_24_21.sp4_v_t_43
 (11 11)  (1263 347)  (1263 347)  routing T_24_21.sp4_v_t_45 <X> T_24_21.sp4_h_l_45
 (18 11)  (1270 347)  (1270 347)  routing T_24_21.bnl_op_5 <X> T_24_21.lc_trk_g2_5
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1275 347)  (1275 347)  routing T_24_21.sp4_h_r_46 <X> T_24_21.lc_trk_g2_6
 (24 11)  (1276 347)  (1276 347)  routing T_24_21.sp4_h_r_46 <X> T_24_21.lc_trk_g2_6
 (25 11)  (1277 347)  (1277 347)  routing T_24_21.sp4_h_r_46 <X> T_24_21.lc_trk_g2_6
 (30 11)  (1282 347)  (1282 347)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1287 347)  (1287 347)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.input_2_5
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (37 11)  (1289 347)  (1289 347)  LC_5 Logic Functioning bit
 (38 11)  (1290 347)  (1290 347)  LC_5 Logic Functioning bit
 (39 11)  (1291 347)  (1291 347)  LC_5 Logic Functioning bit
 (47 11)  (1299 347)  (1299 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (1257 348)  (1257 348)  routing T_24_21.sp4_v_b_3 <X> T_24_21.sp4_h_r_9
 (27 12)  (1279 348)  (1279 348)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 348)  (1280 348)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 348)  (1281 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 348)  (1282 348)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 348)  (1284 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 348)  (1288 348)  LC_6 Logic Functioning bit
 (39 12)  (1291 348)  (1291 348)  LC_6 Logic Functioning bit
 (41 12)  (1293 348)  (1293 348)  LC_6 Logic Functioning bit
 (42 12)  (1294 348)  (1294 348)  LC_6 Logic Functioning bit
 (44 12)  (1296 348)  (1296 348)  LC_6 Logic Functioning bit
 (47 12)  (1299 348)  (1299 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (1256 349)  (1256 349)  routing T_24_21.sp4_v_b_3 <X> T_24_21.sp4_h_r_9
 (6 13)  (1258 349)  (1258 349)  routing T_24_21.sp4_v_b_3 <X> T_24_21.sp4_h_r_9
 (15 13)  (1267 349)  (1267 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (16 13)  (1268 349)  (1268 349)  routing T_24_21.sp4_v_t_29 <X> T_24_21.lc_trk_g3_0
 (17 13)  (1269 349)  (1269 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (32 13)  (1284 349)  (1284 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1286 349)  (1286 349)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_6
 (35 13)  (1287 349)  (1287 349)  routing T_24_21.lc_trk_g1_3 <X> T_24_21.input_2_6
 (36 13)  (1288 349)  (1288 349)  LC_6 Logic Functioning bit
 (39 13)  (1291 349)  (1291 349)  LC_6 Logic Functioning bit
 (41 13)  (1293 349)  (1293 349)  LC_6 Logic Functioning bit
 (42 13)  (1294 349)  (1294 349)  LC_6 Logic Functioning bit
 (14 14)  (1266 350)  (1266 350)  routing T_24_21.sp4_h_r_36 <X> T_24_21.lc_trk_g3_4
 (21 14)  (1273 350)  (1273 350)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g3_7
 (22 14)  (1274 350)  (1274 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 350)  (1275 350)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g3_7
 (24 14)  (1276 350)  (1276 350)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g3_7
 (28 14)  (1280 350)  (1280 350)  routing T_24_21.lc_trk_g2_0 <X> T_24_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 350)  (1281 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 350)  (1284 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 350)  (1288 350)  LC_7 Logic Functioning bit
 (37 14)  (1289 350)  (1289 350)  LC_7 Logic Functioning bit
 (38 14)  (1290 350)  (1290 350)  LC_7 Logic Functioning bit
 (39 14)  (1291 350)  (1291 350)  LC_7 Logic Functioning bit
 (44 14)  (1296 350)  (1296 350)  LC_7 Logic Functioning bit
 (46 14)  (1298 350)  (1298 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (1267 351)  (1267 351)  routing T_24_21.sp4_h_r_36 <X> T_24_21.lc_trk_g3_4
 (16 15)  (1268 351)  (1268 351)  routing T_24_21.sp4_h_r_36 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1273 351)  (1273 351)  routing T_24_21.sp4_h_l_34 <X> T_24_21.lc_trk_g3_7
 (32 15)  (1284 351)  (1284 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1287 351)  (1287 351)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.input_2_7
 (36 15)  (1288 351)  (1288 351)  LC_7 Logic Functioning bit
 (37 15)  (1289 351)  (1289 351)  LC_7 Logic Functioning bit
 (38 15)  (1290 351)  (1290 351)  LC_7 Logic Functioning bit
 (39 15)  (1291 351)  (1291 351)  LC_7 Logic Functioning bit


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 338)  (1320 338)  routing T_25_21.sp4_h_l_9 <X> T_25_21.lc_trk_g0_4
 (14 3)  (1320 339)  (1320 339)  routing T_25_21.sp4_h_l_9 <X> T_25_21.lc_trk_g0_4
 (15 3)  (1321 339)  (1321 339)  routing T_25_21.sp4_h_l_9 <X> T_25_21.lc_trk_g0_4
 (16 3)  (1322 339)  (1322 339)  routing T_25_21.sp4_h_l_9 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (4 6)  (1310 342)  (1310 342)  routing T_25_21.sp4_v_b_3 <X> T_25_21.sp4_v_t_38
 (11 6)  (1317 342)  (1317 342)  routing T_25_21.sp4_v_b_2 <X> T_25_21.sp4_v_t_40
 (12 7)  (1318 343)  (1318 343)  routing T_25_21.sp4_v_b_2 <X> T_25_21.sp4_v_t_40
 (22 8)  (1328 344)  (1328 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 344)  (1344 344)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 345)  (1336 345)  routing T_25_21.lc_trk_g2_3 <X> T_25_21.wire_bram/ram/WDATA_11
 (4 10)  (1310 346)  (1310 346)  routing T_25_21.sp4_v_b_6 <X> T_25_21.sp4_v_t_43
 (19 10)  (1325 346)  (1325 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.wire_bram/ram/RE


LogicTile_26_21

 (11 2)  (1359 338)  (1359 338)  routing T_26_21.sp4_v_b_11 <X> T_26_21.sp4_v_t_39
 (12 3)  (1360 339)  (1360 339)  routing T_26_21.sp4_v_b_11 <X> T_26_21.sp4_v_t_39


LogicTile_30_21

 (3 7)  (1567 343)  (1567 343)  routing T_30_21.sp12_h_l_23 <X> T_30_21.sp12_v_t_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (5 4)  (1731 340)  (1731 340)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g0_5
 (7 4)  (1733 340)  (1733 340)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 340)  (1734 340)  routing T_33_21.span4_vert_b_13 <X> T_33_21.lc_trk_g0_5
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_3 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (5 10)  (1731 346)  (1731 346)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g1_3
 (7 10)  (1733 346)  (1733 346)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 346)  (1734 346)  routing T_33_21.span4_vert_b_11 <X> T_33_21.lc_trk_g1_3
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 346)  (1737 346)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_5 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (10 11)  (1736 347)  (1736 347)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (11 12)  (6 332)  (6 332)  routing T_0_20.span4_vert_b_3 <X> T_0_20.span4_vert_t_15
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (27 0)  (315 320)  (315 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 320)  (316 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 320)  (324 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (14 1)  (302 321)  (302 321)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g0_0
 (16 1)  (304 321)  (304 321)  routing T_6_20.sp12_h_r_16 <X> T_6_20.lc_trk_g0_0
 (17 1)  (305 321)  (305 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (30 1)  (318 321)  (318 321)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (38 1)  (326 321)  (326 321)  LC_0 Logic Functioning bit
 (48 1)  (336 321)  (336 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (302 325)  (302 325)  routing T_6_20.sp4_r_v_b_24 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (11 8)  (299 328)  (299 328)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_v_b_8
 (12 9)  (300 329)  (300 329)  routing T_6_20.sp4_v_t_40 <X> T_6_20.sp4_v_b_8
 (36 12)  (324 332)  (324 332)  LC_6 Logic Functioning bit
 (38 12)  (326 332)  (326 332)  LC_6 Logic Functioning bit
 (41 12)  (329 332)  (329 332)  LC_6 Logic Functioning bit
 (43 12)  (331 332)  (331 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 333)  (313 333)  routing T_6_20.sp4_r_v_b_42 <X> T_6_20.lc_trk_g3_2
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (325 333)  (325 333)  LC_6 Logic Functioning bit
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (40 13)  (328 333)  (328 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit


LogicTile_7_20

 (8 0)  (350 320)  (350 320)  routing T_7_20.sp4_v_b_7 <X> T_7_20.sp4_h_r_1
 (9 0)  (351 320)  (351 320)  routing T_7_20.sp4_v_b_7 <X> T_7_20.sp4_h_r_1
 (10 0)  (352 320)  (352 320)  routing T_7_20.sp4_v_b_7 <X> T_7_20.sp4_h_r_1
 (15 2)  (357 322)  (357 322)  routing T_7_20.sp4_h_r_21 <X> T_7_20.lc_trk_g0_5
 (16 2)  (358 322)  (358 322)  routing T_7_20.sp4_h_r_21 <X> T_7_20.lc_trk_g0_5
 (17 2)  (359 322)  (359 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (360 322)  (360 322)  routing T_7_20.sp4_h_r_21 <X> T_7_20.lc_trk_g0_5
 (18 3)  (360 323)  (360 323)  routing T_7_20.sp4_h_r_21 <X> T_7_20.lc_trk_g0_5
 (5 4)  (347 324)  (347 324)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_h_r_3
 (6 5)  (348 325)  (348 325)  routing T_7_20.sp4_v_b_3 <X> T_7_20.sp4_h_r_3
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (26 12)  (368 332)  (368 332)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (373 332)  (373 332)  routing T_7_20.lc_trk_g0_5 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (378 332)  (378 332)  LC_6 Logic Functioning bit
 (38 12)  (380 332)  (380 332)  LC_6 Logic Functioning bit
 (26 13)  (368 333)  (368 333)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 333)  (369 333)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 333)  (371 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 333)  (379 333)  LC_6 Logic Functioning bit
 (39 13)  (381 333)  (381 333)  LC_6 Logic Functioning bit


RAM_Tile_8_20

 (27 0)  (423 320)  (423 320)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_7
 (29 0)  (425 320)  (425 320)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_7
 (30 0)  (426 320)  (426 320)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_7
 (41 0)  (437 320)  (437 320)  Enable bit of Mux _out_links/OutMuxb_0 => wire_bram/ram/RDATA_7 sp4_r_v_b_33
 (22 1)  (418 321)  (418 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (419 321)  (419 321)  routing T_8_20.sp4_v_t_7 <X> T_8_20.lc_trk_g0_2
 (24 1)  (420 321)  (420 321)  routing T_8_20.sp4_v_t_7 <X> T_8_20.lc_trk_g0_2
 (30 1)  (426 321)  (426 321)  routing T_8_20.lc_trk_g1_6 <X> T_8_20.wire_bram/ram/WDATA_7
 (0 2)  (396 322)  (396 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_6 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 322)  (410 322)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g0_4
 (21 2)  (417 322)  (417 322)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g0_7
 (22 2)  (418 322)  (418 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (419 322)  (419 322)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g0_7
 (24 2)  (420 322)  (420 322)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g0_7
 (25 2)  (421 322)  (421 322)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (28 2)  (424 322)  (424 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (29 2)  (425 322)  (425 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 322)  (426 322)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WDATA_6
 (15 3)  (411 323)  (411 323)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g0_4
 (16 3)  (412 323)  (412 323)  routing T_8_20.sp4_h_r_12 <X> T_8_20.lc_trk_g0_4
 (17 3)  (413 323)  (413 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (21 3)  (417 323)  (417 323)  routing T_8_20.sp4_h_l_10 <X> T_8_20.lc_trk_g0_7
 (22 3)  (418 323)  (418 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (419 323)  (419 323)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (24 3)  (420 323)  (420 323)  routing T_8_20.sp4_h_l_3 <X> T_8_20.lc_trk_g0_6
 (37 3)  (433 323)  (433 323)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (5 4)  (401 324)  (401 324)  routing T_8_20.sp4_v_b_3 <X> T_8_20.sp4_h_r_3
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (14 4)  (410 324)  (410 324)  routing T_8_20.sp4_v_b_0 <X> T_8_20.lc_trk_g1_0
 (26 4)  (422 324)  (422 324)  routing T_8_20.lc_trk_g0_4 <X> T_8_20.input0_2
 (28 4)  (424 324)  (424 324)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_5
 (29 4)  (425 324)  (425 324)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g2_3 wire_bram/ram/WDATA_5
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g0_2 <X> T_8_20.wire_bram/ram/WCLKE
 (6 5)  (402 325)  (402 325)  routing T_8_20.sp4_v_b_3 <X> T_8_20.sp4_h_r_3
 (16 5)  (412 325)  (412 325)  routing T_8_20.sp4_v_b_0 <X> T_8_20.lc_trk_g1_0
 (17 5)  (413 325)  (413 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (29 5)  (425 325)  (425 325)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (30 5)  (426 325)  (426 325)  routing T_8_20.lc_trk_g2_3 <X> T_8_20.wire_bram/ram/WDATA_5
 (3 6)  (399 326)  (399 326)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (14 6)  (410 326)  (410 326)  routing T_8_20.sp4_v_b_4 <X> T_8_20.lc_trk_g1_4
 (15 6)  (411 326)  (411 326)  routing T_8_20.sp4_v_t_8 <X> T_8_20.lc_trk_g1_5
 (16 6)  (412 326)  (412 326)  routing T_8_20.sp4_v_t_8 <X> T_8_20.lc_trk_g1_5
 (17 6)  (413 326)  (413 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 6)  (418 326)  (418 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (419 326)  (419 326)  routing T_8_20.sp4_h_r_7 <X> T_8_20.lc_trk_g1_7
 (24 6)  (420 326)  (420 326)  routing T_8_20.sp4_h_r_7 <X> T_8_20.lc_trk_g1_7
 (25 6)  (421 326)  (421 326)  routing T_8_20.lft_op_6 <X> T_8_20.lc_trk_g1_6
 (26 6)  (422 326)  (422 326)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.input0_3
 (27 6)  (423 326)  (423 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_4
 (28 6)  (424 326)  (424 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_4
 (29 6)  (425 326)  (425 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (426 326)  (426 326)  routing T_8_20.lc_trk_g3_5 <X> T_8_20.wire_bram/ram/WDATA_4
 (3 7)  (399 327)  (399 327)  routing T_8_20.sp12_h_r_0 <X> T_8_20.sp12_v_t_23
 (16 7)  (412 327)  (412 327)  routing T_8_20.sp4_v_b_4 <X> T_8_20.lc_trk_g1_4
 (17 7)  (413 327)  (413 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (417 327)  (417 327)  routing T_8_20.sp4_h_r_7 <X> T_8_20.lc_trk_g1_7
 (22 7)  (418 327)  (418 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (420 327)  (420 327)  routing T_8_20.lft_op_6 <X> T_8_20.lc_trk_g1_6
 (27 7)  (423 327)  (423 327)  routing T_8_20.lc_trk_g1_4 <X> T_8_20.input0_3
 (29 7)  (425 327)  (425 327)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_4 input0_3
 (21 8)  (417 328)  (417 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (22 8)  (418 328)  (418 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (419 328)  (419 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (24 8)  (420 328)  (420 328)  routing T_8_20.sp4_h_r_35 <X> T_8_20.lc_trk_g2_3
 (25 8)  (421 328)  (421 328)  routing T_8_20.sp4_v_t_23 <X> T_8_20.lc_trk_g2_2
 (26 8)  (422 328)  (422 328)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.input0_4
 (27 8)  (423 328)  (423 328)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_3
 (28 8)  (424 328)  (424 328)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_3
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (22 9)  (418 329)  (418 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (419 329)  (419 329)  routing T_8_20.sp4_v_t_23 <X> T_8_20.lc_trk_g2_2
 (25 9)  (421 329)  (421 329)  routing T_8_20.sp4_v_t_23 <X> T_8_20.lc_trk_g2_2
 (26 9)  (422 329)  (422 329)  routing T_8_20.lc_trk_g0_6 <X> T_8_20.input0_4
 (29 9)  (425 329)  (425 329)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (30 9)  (426 329)  (426 329)  routing T_8_20.lc_trk_g3_2 <X> T_8_20.wire_bram/ram/WDATA_3
 (28 10)  (424 330)  (424 330)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WDATA_2
 (29 10)  (425 330)  (425 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (14 11)  (410 331)  (410 331)  routing T_8_20.sp4_h_l_17 <X> T_8_20.lc_trk_g2_4
 (15 11)  (411 331)  (411 331)  routing T_8_20.sp4_h_l_17 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_h_l_17 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (418 331)  (418 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (423 331)  (423 331)  routing T_8_20.lc_trk_g1_0 <X> T_8_20.input0_5
 (29 11)  (425 331)  (425 331)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (30 11)  (426 331)  (426 331)  routing T_8_20.lc_trk_g2_2 <X> T_8_20.wire_bram/ram/WDATA_2
 (26 12)  (422 332)  (422 332)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (29 12)  (425 332)  (425 332)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g0_7 wire_bram/ram/WDATA_1
 (30 12)  (426 332)  (426 332)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_1
 (15 13)  (411 333)  (411 333)  routing T_8_20.sp4_v_b_40 <X> T_8_20.lc_trk_g3_0
 (16 13)  (412 333)  (412 333)  routing T_8_20.sp4_v_b_40 <X> T_8_20.lc_trk_g3_0
 (17 13)  (413 333)  (413 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_40 lc_trk_g3_0
 (22 13)  (418 333)  (418 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 333)  (422 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (28 13)  (424 333)  (424 333)  routing T_8_20.lc_trk_g2_6 <X> T_8_20.input0_6
 (29 13)  (425 333)  (425 333)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (30 13)  (426 333)  (426 333)  routing T_8_20.lc_trk_g0_7 <X> T_8_20.wire_bram/ram/WDATA_1
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (17 14)  (413 334)  (413 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (414 334)  (414 334)  routing T_8_20.bnl_op_5 <X> T_8_20.lc_trk_g3_5
 (27 14)  (423 334)  (423 334)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_0
 (29 14)  (425 334)  (425 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_7 wire_bram/ram/WDATA_0
 (30 14)  (426 334)  (426 334)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_0
 (39 14)  (435 334)  (435 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_bram/ram/RDATA_0 sp4_v_b_46
 (0 15)  (396 335)  (396 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g1_5 <X> T_8_20.wire_bram/ram/WE
 (18 15)  (414 335)  (414 335)  routing T_8_20.bnl_op_5 <X> T_8_20.lc_trk_g3_5
 (27 15)  (423 335)  (423 335)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input0_7
 (28 15)  (424 335)  (424 335)  routing T_8_20.lc_trk_g3_0 <X> T_8_20.input0_7
 (29 15)  (425 335)  (425 335)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (30 15)  (426 335)  (426 335)  routing T_8_20.lc_trk_g1_7 <X> T_8_20.wire_bram/ram/WDATA_0


LogicTile_9_20

 (15 0)  (453 320)  (453 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (16 0)  (454 320)  (454 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (456 320)  (456 320)  routing T_9_20.sp4_h_r_9 <X> T_9_20.lc_trk_g0_1
 (25 0)  (463 320)  (463 320)  routing T_9_20.lft_op_2 <X> T_9_20.lc_trk_g0_2
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (41 0)  (479 320)  (479 320)  LC_0 Logic Functioning bit
 (43 0)  (481 320)  (481 320)  LC_0 Logic Functioning bit
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (462 321)  (462 321)  routing T_9_20.lft_op_2 <X> T_9_20.lc_trk_g0_2
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (37 1)  (475 321)  (475 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (43 1)  (481 321)  (481 321)  LC_0 Logic Functioning bit
 (48 1)  (486 321)  (486 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (4 2)  (442 322)  (442 322)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_v_t_37
 (25 2)  (463 322)  (463 322)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (478 322)  (478 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (42 2)  (480 322)  (480 322)  LC_1 Logic Functioning bit
 (43 2)  (481 322)  (481 322)  LC_1 Logic Functioning bit
 (5 3)  (443 323)  (443 323)  routing T_9_20.sp4_h_r_0 <X> T_9_20.sp4_v_t_37
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_h_r_14 <X> T_9_20.lc_trk_g0_6
 (31 3)  (469 323)  (469 323)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (43 3)  (481 323)  (481 323)  LC_1 Logic Functioning bit
 (21 4)  (459 324)  (459 324)  routing T_9_20.lft_op_3 <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (462 324)  (462 324)  routing T_9_20.lft_op_3 <X> T_9_20.lc_trk_g1_3
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (48 4)  (486 324)  (486 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (16 5)  (454 325)  (454 325)  routing T_9_20.sp12_h_r_8 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp12_h_r_10 <X> T_9_20.lc_trk_g1_2
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (15 6)  (453 326)  (453 326)  routing T_9_20.lft_op_5 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.lft_op_5 <X> T_9_20.lc_trk_g1_5
 (25 6)  (463 326)  (463 326)  routing T_9_20.lft_op_6 <X> T_9_20.lc_trk_g1_6
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (462 327)  (462 327)  routing T_9_20.lft_op_6 <X> T_9_20.lc_trk_g1_6
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (51 7)  (489 327)  (489 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (43 8)  (481 328)  (481 328)  LC_4 Logic Functioning bit
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (42 9)  (480 329)  (480 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (14 13)  (452 333)  (452 333)  routing T_9_20.sp4_r_v_b_40 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (3 14)  (441 334)  (441 334)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 334)  (478 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (3 15)  (441 335)  (441 335)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (25 3)  (517 323)  (517 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (25 5)  (517 325)  (517 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (9 6)  (501 326)  (501 326)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_l_41
 (11 6)  (503 326)  (503 326)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_40
 (13 6)  (505 326)  (505 326)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_40
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (12 7)  (504 327)  (504 327)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_40
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (525 327)  (525 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (34 7)  (526 327)  (526 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (35 7)  (527 327)  (527 327)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_3
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (51 7)  (543 327)  (543 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (517 328)  (517 328)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (24 9)  (516 329)  (516 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (25 9)  (517 329)  (517 329)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g2_2
 (13 11)  (505 331)  (505 331)  routing T_10_20.sp4_v_b_3 <X> T_10_20.sp4_h_l_45
 (15 12)  (507 332)  (507 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.rgt_op_1 <X> T_10_20.lc_trk_g3_1
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (532 334)  (532 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (13 15)  (505 335)  (505 335)  routing T_10_20.sp4_v_b_6 <X> T_10_20.sp4_h_l_46
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (42 15)  (534 335)  (534 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 320)  (580 320)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 320)  (581 320)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_0
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (42 0)  (588 320)  (588 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 321)  (571 321)  routing T_11_20.sp4_r_v_b_33 <X> T_11_20.lc_trk_g0_2
 (27 1)  (573 321)  (573 321)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (574 322)  (574 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (21 3)  (567 323)  (567 323)  routing T_11_20.sp4_r_v_b_31 <X> T_11_20.lc_trk_g0_7
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (15 4)  (561 324)  (561 324)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (564 325)  (564 325)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g1_1
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (46 6)  (592 326)  (592 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 327)  (573 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (14 8)  (560 328)  (560 328)  routing T_11_20.wire_logic_cluster/lc_0/out <X> T_11_20.lc_trk_g2_0
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.wire_logic_cluster/lc_1/out <X> T_11_20.lc_trk_g2_1
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.tnr_op_3 <X> T_11_20.lc_trk_g2_3
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g3_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (46 8)  (592 328)  (592 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g2_2
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 329)  (574 329)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (579 329)  (579 329)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_4
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (41 9)  (587 329)  (587 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (15 10)  (561 330)  (561 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (40 10)  (586 330)  (586 330)  LC_5 Logic Functioning bit
 (50 10)  (596 330)  (596 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 331)  (560 331)  routing T_11_20.tnl_op_4 <X> T_11_20.lc_trk_g2_4
 (15 11)  (561 331)  (561 331)  routing T_11_20.tnl_op_4 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (15 12)  (561 332)  (561 332)  routing T_11_20.tnr_op_1 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (14 13)  (560 333)  (560 333)  routing T_11_20.tnl_op_0 <X> T_11_20.lc_trk_g3_0
 (15 13)  (561 333)  (561 333)  routing T_11_20.tnl_op_0 <X> T_11_20.lc_trk_g3_0
 (17 13)  (563 333)  (563 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g3_2
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (579 333)  (579 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_6
 (34 13)  (580 333)  (580 333)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.input_2_6
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (10 14)  (556 334)  (556 334)  routing T_11_20.sp4_v_b_5 <X> T_11_20.sp4_h_l_47
 (14 14)  (560 334)  (560 334)  routing T_11_20.sp4_v_b_36 <X> T_11_20.lc_trk_g3_4
 (15 14)  (561 334)  (561 334)  routing T_11_20.tnl_op_5 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (14 15)  (560 335)  (560 335)  routing T_11_20.sp4_v_b_36 <X> T_11_20.lc_trk_g3_4
 (16 15)  (562 335)  (562 335)  routing T_11_20.sp4_v_b_36 <X> T_11_20.lc_trk_g3_4
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (564 335)  (564 335)  routing T_11_20.tnl_op_5 <X> T_11_20.lc_trk_g3_5
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp4_h_r_30 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (15 0)  (615 320)  (615 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (18 1)  (618 321)  (618 321)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.bot_op_2 <X> T_12_20.lc_trk_g0_2
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_1
 (42 2)  (642 322)  (642 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (46 2)  (646 322)  (646 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (633 323)  (633 323)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_1
 (42 3)  (642 323)  (642 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (3 6)  (603 326)  (603 326)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (3 7)  (603 327)  (603 327)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (25 8)  (625 328)  (625 328)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (12 9)  (612 329)  (612 329)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_v_b_8
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.rgt_op_2 <X> T_12_20.lc_trk_g2_2
 (10 10)  (610 330)  (610 330)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_l_42
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 334)  (614 334)  routing T_12_20.rgt_op_4 <X> T_12_20.lc_trk_g3_4
 (15 15)  (615 335)  (615 335)  routing T_12_20.rgt_op_4 <X> T_12_20.lc_trk_g3_4
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_13_20

 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g0_3
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g0_3
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 324)  (689 324)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.input_2_2
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp4_r_v_b_25 <X> T_13_20.lc_trk_g1_1
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (25 5)  (679 325)  (679 325)  routing T_13_20.sp4_h_r_2 <X> T_13_20.lc_trk_g1_2
 (26 5)  (680 325)  (680 325)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.input_2_2
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (12 6)  (666 326)  (666 326)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (11 7)  (665 327)  (665 327)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (13 7)  (667 327)  (667 327)  routing T_13_20.sp4_v_t_46 <X> T_13_20.sp4_h_l_40
 (14 7)  (668 327)  (668 327)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g1_4
 (15 7)  (669 327)  (669 327)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g1_4
 (16 7)  (670 327)  (670 327)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (21 7)  (675 327)  (675 327)  routing T_13_20.sp4_r_v_b_31 <X> T_13_20.lc_trk_g1_7
 (15 8)  (669 328)  (669 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 328)  (687 328)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 329)  (682 329)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 329)  (685 329)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (677 330)  (677 330)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.wire_logic_cluster/lc_6/out <X> T_13_20.lc_trk_g2_6
 (27 10)  (681 330)  (681 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 330)  (682 330)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (4 11)  (658 331)  (658 331)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (6 11)  (660 331)  (660 331)  routing T_13_20.sp4_v_t_37 <X> T_13_20.sp4_h_l_43
 (21 11)  (675 331)  (675 331)  routing T_13_20.sp4_h_r_31 <X> T_13_20.lc_trk_g2_7
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 331)  (694 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g3_1
 (27 12)  (681 332)  (681 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 332)  (683 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 332)  (684 332)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 332)  (686 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 332)  (688 332)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (45 12)  (699 332)  (699 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (672 333)  (672 333)  routing T_13_20.bnl_op_1 <X> T_13_20.lc_trk_g3_1
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 333)  (685 333)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.wire_logic_cluster/lc_6/in_3
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (0 14)  (654 334)  (654 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 334)  (655 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 334)  (659 334)  routing T_13_20.sp4_v_b_9 <X> T_13_20.sp4_h_l_44
 (21 14)  (675 334)  (675 334)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (37 14)  (691 334)  (691 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (45 14)  (699 334)  (699 334)  LC_7 Logic Functioning bit
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (37 15)  (691 335)  (691 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (9 0)  (717 320)  (717 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (14 0)  (722 320)  (722 320)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g0_0
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g0_2
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 320)  (739 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 320)  (744 320)  LC_0 Logic Functioning bit
 (37 0)  (745 320)  (745 320)  LC_0 Logic Functioning bit
 (38 0)  (746 320)  (746 320)  LC_0 Logic Functioning bit
 (41 0)  (749 320)  (749 320)  LC_0 Logic Functioning bit
 (43 0)  (751 320)  (751 320)  LC_0 Logic Functioning bit
 (15 1)  (723 321)  (723 321)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g0_0
 (16 1)  (724 321)  (724 321)  routing T_14_20.sp4_h_r_8 <X> T_14_20.lc_trk_g0_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp4_r_v_b_34 <X> T_14_20.lc_trk_g0_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_r_10 <X> T_14_20.lc_trk_g0_2
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.input_2_0
 (36 1)  (744 321)  (744 321)  LC_0 Logic Functioning bit
 (38 1)  (746 321)  (746 321)  LC_0 Logic Functioning bit
 (41 1)  (749 321)  (749 321)  LC_0 Logic Functioning bit
 (43 1)  (751 321)  (751 321)  LC_0 Logic Functioning bit
 (47 1)  (755 321)  (755 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (759 321)  (759 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (712 322)  (712 322)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (46 2)  (754 322)  (754 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (713 323)  (713 323)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_t_37
 (21 3)  (729 323)  (729 323)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_b_22 <X> T_14_20.lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.sp4_v_b_22 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (15 4)  (723 324)  (723 324)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (46 4)  (754 324)  (754 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 325)  (726 325)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g1_1
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (52 5)  (760 325)  (760 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (11 6)  (719 326)  (719 326)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (13 6)  (721 326)  (721 326)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (14 6)  (722 326)  (722 326)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g1_4
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (46 6)  (754 326)  (754 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 327)  (720 327)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_t_40
 (15 7)  (723 327)  (723 327)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g1_4
 (16 7)  (724 327)  (724 327)  routing T_14_20.sp4_h_l_1 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g2_1
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (732 328)  (732 328)  routing T_14_20.tnr_op_3 <X> T_14_20.lc_trk_g2_3
 (25 8)  (733 328)  (733 328)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (25 9)  (733 329)  (733 329)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g2_2
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (11 10)  (719 330)  (719 330)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_45
 (13 10)  (721 330)  (721 330)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_45
 (15 10)  (723 330)  (723 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 330)  (731 330)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g2_7
 (24 10)  (732 330)  (732 330)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g2_7
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 330)  (736 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (41 10)  (749 330)  (749 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (720 331)  (720 331)  routing T_14_20.sp4_h_r_2 <X> T_14_20.sp4_v_t_45
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (52 12)  (760 332)  (760 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.input_2_6
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (52 13)  (760 333)  (760 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.wire_logic_cluster/lc_5/out <X> T_14_20.lc_trk_g3_5
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.tnr_op_7 <X> T_14_20.lc_trk_g3_7


LogicTile_15_20

 (5 0)  (767 320)  (767 320)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (14 0)  (776 320)  (776 320)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.lft_op_2 <X> T_15_20.lc_trk_g0_2
 (4 1)  (766 321)  (766 321)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (6 1)  (768 321)  (768 321)  routing T_15_20.sp4_v_b_6 <X> T_15_20.sp4_h_r_0
 (8 1)  (770 321)  (770 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (9 1)  (771 321)  (771 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (10 1)  (772 321)  (772 321)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_v_b_1
 (14 1)  (776 321)  (776 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (15 1)  (777 321)  (777 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (16 1)  (778 321)  (778 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (17 1)  (779 321)  (779 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.lft_op_2 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (766 322)  (766 322)  routing T_15_20.sp4_h_r_6 <X> T_15_20.sp4_v_t_37
 (6 2)  (768 322)  (768 322)  routing T_15_20.sp4_h_r_6 <X> T_15_20.sp4_v_t_37
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 322)  (797 322)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.input_2_1
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (46 2)  (808 322)  (808 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (767 323)  (767 323)  routing T_15_20.sp4_h_r_6 <X> T_15_20.sp4_v_t_37
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.input_2_1
 (34 3)  (796 323)  (796 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.input_2_1
 (35 3)  (797 323)  (797 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (46 3)  (808 323)  (808 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (777 324)  (777 324)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.lft_op_1 <X> T_15_20.lc_trk_g1_1
 (4 5)  (766 325)  (766 325)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_h_r_3
 (6 5)  (768 325)  (768 325)  routing T_15_20.sp4_h_l_42 <X> T_15_20.sp4_h_r_3
 (8 6)  (770 326)  (770 326)  routing T_15_20.sp4_v_t_41 <X> T_15_20.sp4_h_l_41
 (9 6)  (771 326)  (771 326)  routing T_15_20.sp4_v_t_41 <X> T_15_20.sp4_h_l_41
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.sp4_v_b_23 <X> T_15_20.lc_trk_g1_7
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 326)  (792 326)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 326)  (798 326)  LC_3 Logic Functioning bit
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (38 6)  (800 326)  (800 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (46 6)  (808 326)  (808 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (810 326)  (810 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (815 326)  (815 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (18 7)  (780 327)  (780 327)  routing T_15_20.sp4_h_r_5 <X> T_15_20.lc_trk_g1_5
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 327)  (797 327)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.input_2_3
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (40 7)  (802 327)  (802 327)  LC_3 Logic Functioning bit
 (42 7)  (804 327)  (804 327)  LC_3 Logic Functioning bit
 (15 8)  (777 328)  (777 328)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (780 329)  (780 329)  routing T_15_20.tnl_op_1 <X> T_15_20.lc_trk_g2_1
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (15 11)  (777 331)  (777 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (16 11)  (778 331)  (778 331)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g2_4
 (17 11)  (779 331)  (779 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (795 331)  (795 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_5
 (34 11)  (796 331)  (796 331)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.input_2_5
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (44 11)  (806 331)  (806 331)  LC_5 Logic Functioning bit
 (8 12)  (770 332)  (770 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (9 12)  (771 332)  (771 332)  routing T_15_20.sp4_v_b_10 <X> T_15_20.sp4_h_r_10
 (14 12)  (776 332)  (776 332)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g3_0
 (25 12)  (787 332)  (787 332)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (14 13)  (776 333)  (776 333)  routing T_15_20.bnl_op_0 <X> T_15_20.lc_trk_g3_0
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 333)  (785 333)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.sp4_v_t_23 <X> T_15_20.lc_trk_g3_2
 (0 14)  (762 334)  (762 334)  routing T_15_20.glb_netwk_4 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g3_5
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (39 14)  (801 334)  (801 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g3_6
 (24 15)  (786 335)  (786 335)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g3_6
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (14 0)  (830 320)  (830 320)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g0_0
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g0_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (37 0)  (853 320)  (853 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (47 0)  (863 320)  (863 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_1 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (43 1)  (859 321)  (859 321)  LC_0 Logic Functioning bit
 (47 1)  (863 321)  (863 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 322)  (831 322)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g0_5
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (47 2)  (863 322)  (863 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (8 3)  (824 323)  (824 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (9 3)  (825 323)  (825 323)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_t_36
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (47 3)  (863 323)  (863 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (831 324)  (831 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (16 4)  (832 324)  (832 324)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g1_1
 (17 4)  (833 324)  (833 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 324)  (837 324)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 324)  (841 324)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g1_2
 (26 4)  (842 324)  (842 324)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (52 4)  (868 324)  (868 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (844 325)  (844 325)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 325)  (847 325)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (47 5)  (863 325)  (863 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (2 6)  (818 326)  (818 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (821 326)  (821 326)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_l_38
 (14 6)  (830 326)  (830 326)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g1_4
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (16 6)  (832 326)  (832 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g1_5
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 326)  (851 326)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_3
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (47 6)  (863 326)  (863 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (820 327)  (820 327)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_l_38
 (6 7)  (822 327)  (822 327)  routing T_16_20.sp4_v_t_44 <X> T_16_20.sp4_h_l_38
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (51 7)  (867 327)  (867 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (821 328)  (821 328)  routing T_16_20.sp4_h_l_38 <X> T_16_20.sp4_h_r_6
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (41 8)  (857 328)  (857 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (46 8)  (862 328)  (862 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (864 328)  (864 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_h_l_38 <X> T_16_20.sp4_h_r_6
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (41 9)  (857 329)  (857 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (3 10)  (819 330)  (819 330)  routing T_16_20.sp12_h_r_1 <X> T_16_20.sp12_h_l_22
 (4 10)  (820 330)  (820 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (6 10)  (822 330)  (822 330)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 330)  (851 330)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_5
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (46 10)  (862 330)  (862 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (867 330)  (867 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (819 331)  (819 331)  routing T_16_20.sp12_h_r_1 <X> T_16_20.sp12_h_l_22
 (5 11)  (821 331)  (821 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_t_43
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 331)  (850 331)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.input_2_5
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (25 12)  (841 332)  (841 332)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g3_2
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 333)  (839 333)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g3_2
 (25 13)  (841 333)  (841 333)  routing T_16_20.sp4_h_r_42 <X> T_16_20.lc_trk_g3_2
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g3_5
 (25 14)  (841 334)  (841 334)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (0 15)  (816 335)  (816 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 335)  (839 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6
 (25 15)  (841 335)  (841 335)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g3_6


LogicTile_17_20

 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 322)  (877 322)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_h_l_23
 (12 2)  (886 322)  (886 322)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_h_l_39
 (3 3)  (877 323)  (877 323)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_h_l_23
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_h_r_7 <X> T_17_20.sp4_v_t_36
 (9 3)  (883 323)  (883 323)  routing T_17_20.sp4_h_r_7 <X> T_17_20.sp4_v_t_36
 (10 3)  (884 323)  (884 323)  routing T_17_20.sp4_h_r_7 <X> T_17_20.sp4_v_t_36
 (13 3)  (887 323)  (887 323)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_h_l_39
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_v_b_3
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_v_b_3
 (10 6)  (884 326)  (884 326)  routing T_17_20.sp4_v_b_11 <X> T_17_20.sp4_h_l_41
 (4 7)  (878 327)  (878 327)  routing T_17_20.sp4_v_b_10 <X> T_17_20.sp4_h_l_38
 (8 7)  (882 327)  (882 327)  routing T_17_20.sp4_h_r_4 <X> T_17_20.sp4_v_t_41
 (9 7)  (883 327)  (883 327)  routing T_17_20.sp4_h_r_4 <X> T_17_20.sp4_v_t_41
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_h_r_27 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_h_r_27 <X> T_17_20.lc_trk_g2_3
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g2_2
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_h_r_27 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g2_2
 (4 10)  (878 330)  (878 330)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_v_t_43
 (6 10)  (880 330)  (880 330)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_v_t_43
 (14 10)  (888 330)  (888 330)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g2_4
 (28 10)  (902 330)  (902 330)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (48 10)  (922 330)  (922 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (879 331)  (879 331)  routing T_17_20.sp4_h_r_0 <X> T_17_20.sp4_v_t_43
 (6 11)  (880 331)  (880 331)  routing T_17_20.sp4_h_r_6 <X> T_17_20.sp4_h_l_43
 (15 11)  (889 331)  (889 331)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g2_4
 (16 11)  (890 331)  (890 331)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (40 11)  (914 331)  (914 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (48 11)  (922 331)  (922 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (927 331)  (927 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (882 335)  (882 335)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_t_47
 (9 15)  (883 335)  (883 335)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_t_47


LogicTile_18_20

 (21 0)  (949 320)  (949 320)  routing T_18_20.bnr_op_3 <X> T_18_20.lc_trk_g0_3
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 320)  (963 320)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_0
 (8 1)  (936 321)  (936 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (9 1)  (937 321)  (937 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (10 1)  (938 321)  (938 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (15 1)  (943 321)  (943 321)  routing T_18_20.bot_op_0 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (949 321)  (949 321)  routing T_18_20.bnr_op_3 <X> T_18_20.lc_trk_g0_3
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 321)  (958 321)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_0
 (34 1)  (962 321)  (962 321)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_0
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (968 322)  (968 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (8 3)  (936 323)  (936 323)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_v_t_36
 (9 3)  (937 323)  (937 323)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_v_t_36
 (10 3)  (938 323)  (938 323)  routing T_18_20.sp4_h_r_7 <X> T_18_20.sp4_v_t_36
 (14 3)  (942 323)  (942 323)  routing T_18_20.sp4_h_r_4 <X> T_18_20.lc_trk_g0_4
 (15 3)  (943 323)  (943 323)  routing T_18_20.sp4_h_r_4 <X> T_18_20.lc_trk_g0_4
 (16 3)  (944 323)  (944 323)  routing T_18_20.sp4_h_r_4 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (40 3)  (968 323)  (968 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (46 3)  (974 323)  (974 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (976 323)  (976 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (949 324)  (949 324)  routing T_18_20.sp4_h_r_19 <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 324)  (951 324)  routing T_18_20.sp4_h_r_19 <X> T_18_20.lc_trk_g1_3
 (24 4)  (952 324)  (952 324)  routing T_18_20.sp4_h_r_19 <X> T_18_20.lc_trk_g1_3
 (26 4)  (954 324)  (954 324)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (46 4)  (974 324)  (974 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (981 324)  (981 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (942 325)  (942 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_h_r_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (949 325)  (949 325)  routing T_18_20.sp4_h_r_19 <X> T_18_20.lc_trk_g1_3
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (12 6)  (940 326)  (940 326)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_h_l_40
 (14 6)  (942 326)  (942 326)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (15 6)  (943 326)  (943 326)  routing T_18_20.sp4_v_b_21 <X> T_18_20.lc_trk_g1_5
 (16 6)  (944 326)  (944 326)  routing T_18_20.sp4_v_b_21 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (953 326)  (953 326)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (13 7)  (941 327)  (941 327)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_h_l_40
 (14 7)  (942 327)  (942 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (15 7)  (943 327)  (943 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (16 7)  (944 327)  (944 327)  routing T_18_20.sp4_h_l_9 <X> T_18_20.lc_trk_g1_4
 (17 7)  (945 327)  (945 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.sp4_v_t_3 <X> T_18_20.lc_trk_g1_6
 (6 8)  (934 328)  (934 328)  routing T_18_20.sp4_h_r_1 <X> T_18_20.sp4_v_b_6
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 328)  (963 328)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (27 9)  (955 329)  (955 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (961 329)  (961 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (34 9)  (962 329)  (962 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.input_2_4
 (1 10)  (929 330)  (929 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (21 10)  (949 330)  (949 330)  routing T_18_20.sp4_h_r_39 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 330)  (951 330)  routing T_18_20.sp4_h_r_39 <X> T_18_20.lc_trk_g2_7
 (24 10)  (952 330)  (952 330)  routing T_18_20.sp4_h_r_39 <X> T_18_20.lc_trk_g2_7
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (50 10)  (978 330)  (978 330)  Cascade bit: LH_LC05_inmux02_5

 (1 11)  (929 331)  (929 331)  routing T_18_20.glb_netwk_4 <X> T_18_20.glb2local_2
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (955 331)  (955 331)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (51 11)  (979 331)  (979 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (942 332)  (942 332)  routing T_18_20.sp4_h_l_21 <X> T_18_20.lc_trk_g3_0
 (15 12)  (943 332)  (943 332)  routing T_18_20.sp4_v_t_28 <X> T_18_20.lc_trk_g3_1
 (16 12)  (944 332)  (944 332)  routing T_18_20.sp4_v_t_28 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (12 13)  (940 333)  (940 333)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_v_b_11
 (15 13)  (943 333)  (943 333)  routing T_18_20.sp4_h_l_21 <X> T_18_20.lc_trk_g3_0
 (16 13)  (944 333)  (944 333)  routing T_18_20.sp4_h_l_21 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 333)  (962 333)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_6
 (35 13)  (963 333)  (963 333)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.input_2_6
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (47 13)  (975 333)  (975 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (4 14)  (932 334)  (932 334)  routing T_18_20.sp4_h_r_3 <X> T_18_20.sp4_v_t_44
 (6 14)  (934 334)  (934 334)  routing T_18_20.sp4_h_r_3 <X> T_18_20.sp4_v_t_44
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g3_5
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 334)  (951 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (52 14)  (980 334)  (980 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (933 335)  (933 335)  routing T_18_20.sp4_h_r_3 <X> T_18_20.sp4_v_t_44
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (962 335)  (962 335)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_7
 (35 15)  (963 335)  (963 335)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.input_2_7
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (47 15)  (975 335)  (975 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_20

 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.wire_logic_cluster/lc_1/out <X> T_19_20.lc_trk_g0_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 320)  (1017 320)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.input_2_0
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (40 0)  (1022 320)  (1022 320)  LC_0 Logic Functioning bit
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1015 321)  (1015 321)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.input_2_0
 (35 1)  (1017 321)  (1017 321)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (51 1)  (1033 321)  (1033 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 322)  (986 322)  routing T_19_20.sp4_h_r_0 <X> T_19_20.sp4_v_t_37
 (21 2)  (1003 322)  (1003 322)  routing T_19_20.wire_logic_cluster/lc_7/out <X> T_19_20.lc_trk_g0_7
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1007 322)  (1007 322)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (46 2)  (1028 322)  (1028 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (987 323)  (987 323)  routing T_19_20.sp4_h_r_0 <X> T_19_20.sp4_v_t_37
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (15 3)  (997 323)  (997 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (16 3)  (998 323)  (998 323)  routing T_19_20.sp4_h_r_4 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1004 323)  (1004 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 323)  (1005 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (25 3)  (1007 323)  (1007 323)  routing T_19_20.sp4_v_t_3 <X> T_19_20.lc_trk_g0_6
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (47 3)  (1029 323)  (1029 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (1035 323)  (1035 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (982 324)  (982 324)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 324)  (1006 324)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g1_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (0 5)  (982 325)  (982 325)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (5 5)  (987 325)  (987 325)  routing T_19_20.sp4_h_r_3 <X> T_19_20.sp4_v_b_3
 (21 5)  (1003 325)  (1003 325)  routing T_19_20.top_op_3 <X> T_19_20.lc_trk_g1_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 325)  (1015 325)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.input_2_2
 (35 5)  (1017 325)  (1017 325)  routing T_19_20.lc_trk_g2_2 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (47 5)  (1029 325)  (1029 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1033 325)  (1033 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1035 325)  (1035 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (994 326)  (994 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_l_40
 (15 6)  (997 326)  (997 326)  routing T_19_20.top_op_5 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 326)  (1018 326)  LC_3 Logic Functioning bit
 (50 6)  (1032 326)  (1032 326)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (990 327)  (990 327)  routing T_19_20.sp4_h_r_4 <X> T_19_20.sp4_v_t_41
 (9 7)  (991 327)  (991 327)  routing T_19_20.sp4_h_r_4 <X> T_19_20.sp4_v_t_41
 (18 7)  (1000 327)  (1000 327)  routing T_19_20.top_op_5 <X> T_19_20.lc_trk_g1_5
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (15 8)  (997 328)  (997 328)  routing T_19_20.tnr_op_1 <X> T_19_20.lc_trk_g2_1
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp12_v_b_19 <X> T_19_20.lc_trk_g2_3
 (25 8)  (1007 328)  (1007 328)  routing T_19_20.sp4_v_t_23 <X> T_19_20.lc_trk_g2_2
 (26 8)  (1008 328)  (1008 328)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 328)  (1010 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 328)  (1012 328)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (40 8)  (1022 328)  (1022 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (50 8)  (1032 328)  (1032 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (997 329)  (997 329)  routing T_19_20.tnr_op_0 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (1003 329)  (1003 329)  routing T_19_20.sp12_v_b_19 <X> T_19_20.lc_trk_g2_3
 (22 9)  (1004 329)  (1004 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 329)  (1005 329)  routing T_19_20.sp4_v_t_23 <X> T_19_20.lc_trk_g2_2
 (25 9)  (1007 329)  (1007 329)  routing T_19_20.sp4_v_t_23 <X> T_19_20.lc_trk_g2_2
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g0_6 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (40 9)  (1022 329)  (1022 329)  LC_4 Logic Functioning bit
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1005 330)  (1005 330)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g2_7
 (24 10)  (1006 330)  (1006 330)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g2_7
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g2_6
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 330)  (1009 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 330)  (1012 330)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (41 10)  (1023 330)  (1023 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (50 10)  (1032 330)  (1032 330)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (1003 331)  (1003 331)  routing T_19_20.sp4_h_r_31 <X> T_19_20.lc_trk_g2_7
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g2_6
 (25 11)  (1007 331)  (1007 331)  routing T_19_20.sp4_v_b_38 <X> T_19_20.lc_trk_g2_6
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 331)  (1012 331)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (40 11)  (1022 331)  (1022 331)  LC_5 Logic Functioning bit
 (42 11)  (1024 331)  (1024 331)  LC_5 Logic Functioning bit
 (13 12)  (995 332)  (995 332)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_11
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp12_v_t_14 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (1003 332)  (1003 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (24 12)  (1006 332)  (1006 332)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (27 12)  (1009 332)  (1009 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 332)  (1012 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (42 12)  (1024 332)  (1024 332)  LC_6 Logic Functioning bit
 (43 12)  (1025 332)  (1025 332)  LC_6 Logic Functioning bit
 (46 12)  (1028 332)  (1028 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1032 332)  (1032 332)  Cascade bit: LH_LC06_inmux02_5

 (12 13)  (994 333)  (994 333)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_11
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp4_r_v_b_40 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1000 333)  (1000 333)  routing T_19_20.sp12_v_t_14 <X> T_19_20.lc_trk_g3_1
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_h_r_43 <X> T_19_20.lc_trk_g3_3
 (27 13)  (1009 333)  (1009 333)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 333)  (1010 333)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 333)  (1012 333)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (41 13)  (1023 333)  (1023 333)  LC_6 Logic Functioning bit
 (42 13)  (1024 333)  (1024 333)  LC_6 Logic Functioning bit
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (21 14)  (1003 334)  (1003 334)  routing T_19_20.rgt_op_7 <X> T_19_20.lc_trk_g3_7
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1006 334)  (1006 334)  routing T_19_20.rgt_op_7 <X> T_19_20.lc_trk_g3_7
 (28 14)  (1010 334)  (1010 334)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 334)  (1011 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 334)  (1012 334)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 334)  (1016 334)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 334)  (1019 334)  LC_7 Logic Functioning bit
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (0 15)  (982 335)  (982 335)  routing T_19_20.glb_netwk_2 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 335)  (1005 335)  routing T_19_20.sp4_v_b_46 <X> T_19_20.lc_trk_g3_6
 (24 15)  (1006 335)  (1006 335)  routing T_19_20.sp4_v_b_46 <X> T_19_20.lc_trk_g3_6
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 335)  (1012 335)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 335)  (1018 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (40 15)  (1022 335)  (1022 335)  LC_7 Logic Functioning bit
 (41 15)  (1023 335)  (1023 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (43 15)  (1025 335)  (1025 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (15 0)  (1051 320)  (1051 320)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g0_1
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.lft_op_2 <X> T_20_20.lc_trk_g0_2
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.lft_op_2 <X> T_20_20.lc_trk_g0_2
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 322)  (1041 322)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_h_l_37
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (16 2)  (1052 322)  (1052 322)  routing T_20_20.sp4_v_b_21 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 322)  (1069 322)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.input_2_1
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (4 3)  (1040 323)  (1040 323)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_h_l_37
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 323)  (1064 323)  routing T_20_20.lc_trk_g2_3 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (46 3)  (1082 323)  (1082 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (8 4)  (1044 324)  (1044 324)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_r_4
 (9 4)  (1045 324)  (1045 324)  routing T_20_20.sp4_v_b_4 <X> T_20_20.sp4_h_r_4
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (11 6)  (1047 326)  (1047 326)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (13 6)  (1049 326)  (1049 326)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (14 6)  (1050 326)  (1050 326)  routing T_20_20.wire_logic_cluster/lc_4/out <X> T_20_20.lc_trk_g1_4
 (26 6)  (1062 326)  (1062 326)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 326)  (1063 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 326)  (1066 326)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (47 6)  (1083 326)  (1083 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (1048 327)  (1048 327)  routing T_20_20.sp4_h_r_11 <X> T_20_20.sp4_v_t_40
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1062 327)  (1062 327)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 327)  (1064 327)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 327)  (1065 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 327)  (1068 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1069 327)  (1069 327)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.input_2_3
 (5 8)  (1041 328)  (1041 328)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1057 328)  (1057 328)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g2_3
 (22 8)  (1058 328)  (1058 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1059 328)  (1059 328)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g2_3
 (24 8)  (1060 328)  (1060 328)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g2_3
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 328)  (1066 328)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 328)  (1067 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 328)  (1070 328)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (37 8)  (1073 328)  (1073 328)  LC_4 Logic Functioning bit
 (39 8)  (1075 328)  (1075 328)  LC_4 Logic Functioning bit
 (42 8)  (1078 328)  (1078 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (52 8)  (1088 328)  (1088 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (1040 329)  (1040 329)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (6 9)  (1042 329)  (1042 329)  routing T_20_20.sp4_v_b_0 <X> T_20_20.sp4_h_r_6
 (14 9)  (1050 329)  (1050 329)  routing T_20_20.sp4_h_r_24 <X> T_20_20.lc_trk_g2_0
 (15 9)  (1051 329)  (1051 329)  routing T_20_20.sp4_h_r_24 <X> T_20_20.lc_trk_g2_0
 (16 9)  (1052 329)  (1052 329)  routing T_20_20.sp4_h_r_24 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_r_v_b_33 <X> T_20_20.lc_trk_g2_1
 (21 9)  (1057 329)  (1057 329)  routing T_20_20.sp4_h_r_43 <X> T_20_20.lc_trk_g2_3
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 329)  (1066 329)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1069 329)  (1069 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (34 9)  (1070 329)  (1070 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (35 9)  (1071 329)  (1071 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (47 9)  (1083 329)  (1083 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (48 9)  (1084 329)  (1084 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_v_b_8 <X> T_20_20.sp4_h_l_45
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g2_6
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (1 12)  (1037 332)  (1037 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (1051 332)  (1051 332)  routing T_20_20.tnr_op_1 <X> T_20_20.lc_trk_g3_1
 (17 12)  (1053 332)  (1053 332)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.bnl_op_3 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 332)  (1071 332)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_6
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (42 12)  (1078 332)  (1078 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (45 12)  (1081 332)  (1081 332)  LC_6 Logic Functioning bit
 (46 12)  (1082 332)  (1082 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (1 13)  (1037 333)  (1037 333)  routing T_20_20.glb_netwk_4 <X> T_20_20.glb2local_3
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.bnl_op_3 <X> T_20_20.lc_trk_g3_3
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.tnr_op_2 <X> T_20_20.lc_trk_g3_2
 (28 13)  (1064 333)  (1064 333)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1069 333)  (1069 333)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.input_2_6
 (41 13)  (1077 333)  (1077 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (52 13)  (1088 333)  (1088 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (1040 334)  (1040 334)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_v_t_44
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 334)  (1057 334)  routing T_20_20.bnl_op_7 <X> T_20_20.lc_trk_g3_7
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g3_1 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (40 14)  (1076 334)  (1076 334)  LC_7 Logic Functioning bit
 (41 14)  (1077 334)  (1077 334)  LC_7 Logic Functioning bit
 (42 14)  (1078 334)  (1078 334)  LC_7 Logic Functioning bit
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (3 15)  (1039 335)  (1039 335)  routing T_20_20.sp12_h_l_22 <X> T_20_20.sp12_v_t_22
 (5 15)  (1041 335)  (1041 335)  routing T_20_20.sp4_h_r_9 <X> T_20_20.sp4_v_t_44
 (18 15)  (1054 335)  (1054 335)  routing T_20_20.sp4_r_v_b_45 <X> T_20_20.lc_trk_g3_5
 (21 15)  (1057 335)  (1057 335)  routing T_20_20.bnl_op_7 <X> T_20_20.lc_trk_g3_7
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (41 15)  (1077 335)  (1077 335)  LC_7 Logic Functioning bit
 (42 15)  (1078 335)  (1078 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (26 0)  (1116 320)  (1116 320)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 320)  (1117 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 320)  (1118 320)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 320)  (1119 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 320)  (1122 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 320)  (1123 320)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 320)  (1125 320)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_0
 (41 0)  (1131 320)  (1131 320)  LC_0 Logic Functioning bit
 (43 0)  (1133 320)  (1133 320)  LC_0 Logic Functioning bit
 (44 0)  (1134 320)  (1134 320)  LC_0 Logic Functioning bit
 (45 0)  (1135 320)  (1135 320)  LC_0 Logic Functioning bit
 (47 0)  (1137 320)  (1137 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1104 321)  (1104 321)  routing T_21_20.sp4_r_v_b_35 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (1117 321)  (1117 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 321)  (1118 321)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 321)  (1119 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 321)  (1121 321)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 321)  (1122 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1123 321)  (1123 321)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_0
 (35 1)  (1125 321)  (1125 321)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.input_2_0
 (36 1)  (1126 321)  (1126 321)  LC_0 Logic Functioning bit
 (37 1)  (1127 321)  (1127 321)  LC_0 Logic Functioning bit
 (38 1)  (1128 321)  (1128 321)  LC_0 Logic Functioning bit
 (39 1)  (1129 321)  (1129 321)  LC_0 Logic Functioning bit
 (41 1)  (1131 321)  (1131 321)  LC_0 Logic Functioning bit
 (43 1)  (1133 321)  (1133 321)  LC_0 Logic Functioning bit
 (48 1)  (1138 321)  (1138 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 322)  (1117 322)  routing T_21_20.lc_trk_g1_1 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (1131 322)  (1131 322)  LC_1 Logic Functioning bit
 (43 2)  (1133 322)  (1133 322)  LC_1 Logic Functioning bit
 (44 2)  (1134 322)  (1134 322)  LC_1 Logic Functioning bit
 (45 2)  (1135 322)  (1135 322)  LC_1 Logic Functioning bit
 (47 2)  (1137 322)  (1137 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1142 322)  (1142 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (1094 323)  (1094 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_h_l_37
 (6 3)  (1096 323)  (1096 323)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_h_l_37
 (27 3)  (1117 323)  (1117 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 323)  (1118 323)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (41 3)  (1131 323)  (1131 323)  LC_1 Logic Functioning bit
 (43 3)  (1133 323)  (1133 323)  LC_1 Logic Functioning bit
 (48 3)  (1138 323)  (1138 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (1103 324)  (1103 324)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_v_b_5
 (17 4)  (1107 324)  (1107 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1108 324)  (1108 324)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g1_1
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 324)  (1120 324)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (44 4)  (1134 324)  (1134 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (46 4)  (1136 324)  (1136 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (1095 325)  (1095 325)  routing T_21_20.sp4_h_r_3 <X> T_21_20.sp4_v_b_3
 (12 5)  (1102 325)  (1102 325)  routing T_21_20.sp4_h_l_40 <X> T_21_20.sp4_v_b_5
 (27 5)  (1117 325)  (1117 325)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (41 5)  (1131 325)  (1131 325)  LC_2 Logic Functioning bit
 (43 5)  (1133 325)  (1133 325)  LC_2 Logic Functioning bit
 (46 5)  (1136 325)  (1136 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (1138 325)  (1138 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1143 325)  (1143 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.sp4_h_l_9 <X> T_21_20.lc_trk_g1_4
 (26 6)  (1116 326)  (1116 326)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (44 6)  (1134 326)  (1134 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (46 6)  (1136 326)  (1136 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1104 327)  (1104 327)  routing T_21_20.sp4_h_l_9 <X> T_21_20.lc_trk_g1_4
 (15 7)  (1105 327)  (1105 327)  routing T_21_20.sp4_h_l_9 <X> T_21_20.lc_trk_g1_4
 (16 7)  (1106 327)  (1106 327)  routing T_21_20.sp4_h_l_9 <X> T_21_20.lc_trk_g1_4
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g3_4 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (43 7)  (1133 327)  (1133 327)  LC_3 Logic Functioning bit
 (47 7)  (1137 327)  (1137 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (1138 327)  (1138 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1111 328)  (1111 328)  routing T_21_20.sp4_v_t_14 <X> T_21_20.lc_trk_g2_3
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1113 328)  (1113 328)  routing T_21_20.sp4_v_t_14 <X> T_21_20.lc_trk_g2_3
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 328)  (1120 328)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (44 8)  (1134 328)  (1134 328)  LC_4 Logic Functioning bit
 (46 8)  (1136 328)  (1136 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (1130 329)  (1130 329)  LC_4 Logic Functioning bit
 (41 9)  (1131 329)  (1131 329)  LC_4 Logic Functioning bit
 (42 9)  (1132 329)  (1132 329)  LC_4 Logic Functioning bit
 (43 9)  (1133 329)  (1133 329)  LC_4 Logic Functioning bit
 (51 9)  (1141 329)  (1141 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (1095 330)  (1095 330)  routing T_21_20.sp4_h_r_3 <X> T_21_20.sp4_h_l_43
 (8 10)  (1098 330)  (1098 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (9 10)  (1099 330)  (1099 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (10 10)  (1100 330)  (1100 330)  routing T_21_20.sp4_v_t_36 <X> T_21_20.sp4_h_l_42
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_v_b_30 <X> T_21_20.lc_trk_g2_6
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (37 10)  (1127 330)  (1127 330)  LC_5 Logic Functioning bit
 (38 10)  (1128 330)  (1128 330)  LC_5 Logic Functioning bit
 (39 10)  (1129 330)  (1129 330)  LC_5 Logic Functioning bit
 (44 10)  (1134 330)  (1134 330)  LC_5 Logic Functioning bit
 (53 10)  (1143 330)  (1143 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (1094 331)  (1094 331)  routing T_21_20.sp4_h_r_3 <X> T_21_20.sp4_h_l_43
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_v_b_30 <X> T_21_20.lc_trk_g2_6
 (40 11)  (1130 331)  (1130 331)  LC_5 Logic Functioning bit
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (42 11)  (1132 331)  (1132 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (4 12)  (1094 332)  (1094 332)  routing T_21_20.sp4_h_l_44 <X> T_21_20.sp4_v_b_9
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.wire_logic_cluster/lc_0/out <X> T_21_20.lc_trk_g3_0
 (15 12)  (1105 332)  (1105 332)  routing T_21_20.tnl_op_1 <X> T_21_20.lc_trk_g3_1
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 332)  (1118 332)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (44 12)  (1134 332)  (1134 332)  LC_6 Logic Functioning bit
 (46 12)  (1136 332)  (1136 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1141 332)  (1141 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1095 333)  (1095 333)  routing T_21_20.sp4_h_l_44 <X> T_21_20.sp4_v_b_9
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (1108 333)  (1108 333)  routing T_21_20.tnl_op_1 <X> T_21_20.lc_trk_g3_1
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 333)  (1113 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (24 13)  (1114 333)  (1114 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (25 13)  (1115 333)  (1115 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (1130 333)  (1130 333)  LC_6 Logic Functioning bit
 (41 13)  (1131 333)  (1131 333)  LC_6 Logic Functioning bit
 (42 13)  (1132 333)  (1132 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (1 14)  (1091 334)  (1091 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 334)  (1102 334)  routing T_21_20.sp4_v_b_11 <X> T_21_20.sp4_h_l_46
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 334)  (1126 334)  LC_7 Logic Functioning bit
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (44 14)  (1134 334)  (1134 334)  LC_7 Logic Functioning bit
 (51 14)  (1141 334)  (1141 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1090 335)  (1090 335)  routing T_21_20.glb_netwk_2 <X> T_21_20.wire_logic_cluster/lc_7/s_r
 (8 15)  (1098 335)  (1098 335)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_t_47
 (9 15)  (1099 335)  (1099 335)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_t_47
 (10 15)  (1100 335)  (1100 335)  routing T_21_20.sp4_h_r_4 <X> T_21_20.sp4_v_t_47
 (17 15)  (1107 335)  (1107 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (40 15)  (1130 335)  (1130 335)  LC_7 Logic Functioning bit
 (41 15)  (1131 335)  (1131 335)  LC_7 Logic Functioning bit
 (42 15)  (1132 335)  (1132 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (14 0)  (1158 320)  (1158 320)  routing T_22_20.sp4_v_b_0 <X> T_22_20.lc_trk_g0_0
 (26 0)  (1170 320)  (1170 320)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 320)  (1171 320)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 320)  (1172 320)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 320)  (1175 320)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 320)  (1179 320)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.input_2_0
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (52 0)  (1196 320)  (1196 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (16 1)  (1160 321)  (1160 321)  routing T_22_20.sp4_v_b_0 <X> T_22_20.lc_trk_g0_0
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (1170 321)  (1170 321)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 321)  (1171 321)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 321)  (1172 321)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 321)  (1175 321)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1177 321)  (1177 321)  routing T_22_20.lc_trk_g2_4 <X> T_22_20.input_2_0
 (36 1)  (1180 321)  (1180 321)  LC_0 Logic Functioning bit
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 322)  (1149 322)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_h_l_37
 (9 2)  (1153 322)  (1153 322)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_36
 (10 2)  (1154 322)  (1154 322)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_36
 (14 2)  (1158 322)  (1158 322)  routing T_22_20.sp4_v_b_4 <X> T_22_20.lc_trk_g0_4
 (21 2)  (1165 322)  (1165 322)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (22 2)  (1166 322)  (1166 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 322)  (1167 322)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g0_4 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 322)  (1182 322)  LC_1 Logic Functioning bit
 (39 2)  (1183 322)  (1183 322)  LC_1 Logic Functioning bit
 (40 2)  (1184 322)  (1184 322)  LC_1 Logic Functioning bit
 (50 2)  (1194 322)  (1194 322)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (1160 323)  (1160 323)  routing T_22_20.sp4_v_b_4 <X> T_22_20.lc_trk_g0_4
 (17 3)  (1161 323)  (1161 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (19 3)  (1163 323)  (1163 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (1165 323)  (1165 323)  routing T_22_20.sp4_v_b_15 <X> T_22_20.lc_trk_g0_7
 (22 3)  (1166 323)  (1166 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1170 323)  (1170 323)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 323)  (1172 323)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (38 3)  (1182 323)  (1182 323)  LC_1 Logic Functioning bit
 (39 3)  (1183 323)  (1183 323)  LC_1 Logic Functioning bit
 (40 3)  (1184 323)  (1184 323)  LC_1 Logic Functioning bit
 (41 3)  (1185 323)  (1185 323)  LC_1 Logic Functioning bit
 (21 4)  (1165 324)  (1165 324)  routing T_22_20.sp4_v_b_11 <X> T_22_20.lc_trk_g1_3
 (22 4)  (1166 324)  (1166 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1167 324)  (1167 324)  routing T_22_20.sp4_v_b_11 <X> T_22_20.lc_trk_g1_3
 (8 5)  (1152 325)  (1152 325)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_b_4
 (9 5)  (1153 325)  (1153 325)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_b_4
 (21 5)  (1165 325)  (1165 325)  routing T_22_20.sp4_v_b_11 <X> T_22_20.lc_trk_g1_3
 (22 5)  (1166 325)  (1166 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1167 325)  (1167 325)  routing T_22_20.sp12_h_l_17 <X> T_22_20.lc_trk_g1_2
 (25 5)  (1169 325)  (1169 325)  routing T_22_20.sp12_h_l_17 <X> T_22_20.lc_trk_g1_2
 (6 6)  (1150 326)  (1150 326)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_38
 (27 6)  (1171 326)  (1171 326)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 326)  (1173 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 326)  (1177 326)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (40 6)  (1184 326)  (1184 326)  LC_3 Logic Functioning bit
 (42 6)  (1186 326)  (1186 326)  LC_3 Logic Functioning bit
 (5 7)  (1149 327)  (1149 327)  routing T_22_20.sp4_v_b_0 <X> T_22_20.sp4_v_t_38
 (30 7)  (1174 327)  (1174 327)  routing T_22_20.lc_trk_g1_3 <X> T_22_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (47 7)  (1191 327)  (1191 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1195 327)  (1195 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1149 328)  (1149 328)  routing T_22_20.sp4_v_t_43 <X> T_22_20.sp4_h_r_6
 (8 8)  (1152 328)  (1152 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (9 8)  (1153 328)  (1153 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (10 8)  (1154 328)  (1154 328)  routing T_22_20.sp4_v_b_1 <X> T_22_20.sp4_h_r_7
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 328)  (1162 328)  routing T_22_20.wire_logic_cluster/lc_1/out <X> T_22_20.lc_trk_g2_1
 (28 8)  (1172 328)  (1172 328)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 328)  (1177 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (43 8)  (1187 328)  (1187 328)  LC_4 Logic Functioning bit
 (50 8)  (1194 328)  (1194 328)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (1158 329)  (1158 329)  routing T_22_20.sp4_r_v_b_32 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1167 329)  (1167 329)  routing T_22_20.sp4_h_l_15 <X> T_22_20.lc_trk_g2_2
 (24 9)  (1168 329)  (1168 329)  routing T_22_20.sp4_h_l_15 <X> T_22_20.lc_trk_g2_2
 (25 9)  (1169 329)  (1169 329)  routing T_22_20.sp4_h_l_15 <X> T_22_20.lc_trk_g2_2
 (26 9)  (1170 329)  (1170 329)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g3_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (41 9)  (1185 329)  (1185 329)  LC_4 Logic Functioning bit
 (42 9)  (1186 329)  (1186 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (1 10)  (1145 330)  (1145 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (6 10)  (1150 330)  (1150 330)  routing T_22_20.sp4_h_l_36 <X> T_22_20.sp4_v_t_43
 (21 10)  (1165 330)  (1165 330)  routing T_22_20.wire_logic_cluster/lc_7/out <X> T_22_20.lc_trk_g2_7
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (39 10)  (1183 330)  (1183 330)  LC_5 Logic Functioning bit
 (40 10)  (1184 330)  (1184 330)  LC_5 Logic Functioning bit
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1195 330)  (1195 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (1145 331)  (1145 331)  routing T_22_20.glb_netwk_4 <X> T_22_20.glb2local_2
 (8 11)  (1152 331)  (1152 331)  routing T_22_20.sp4_h_l_42 <X> T_22_20.sp4_v_t_42
 (17 11)  (1161 331)  (1161 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 331)  (1172 331)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (39 11)  (1183 331)  (1183 331)  LC_5 Logic Functioning bit
 (40 11)  (1184 331)  (1184 331)  LC_5 Logic Functioning bit
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (42 11)  (1186 331)  (1186 331)  LC_5 Logic Functioning bit
 (46 11)  (1190 331)  (1190 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (1191 331)  (1191 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (1195 331)  (1195 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (1197 331)  (1197 331)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g3_0
 (21 12)  (1165 332)  (1165 332)  routing T_22_20.wire_logic_cluster/lc_3/out <X> T_22_20.lc_trk_g3_3
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (3 14)  (1147 334)  (1147 334)  routing T_22_20.sp12_v_b_1 <X> T_22_20.sp12_v_t_22
 (4 14)  (1148 334)  (1148 334)  routing T_22_20.sp4_v_b_9 <X> T_22_20.sp4_v_t_44
 (12 14)  (1156 334)  (1156 334)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_46
 (22 14)  (1166 334)  (1166 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (1173 334)  (1173 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 334)  (1175 334)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 334)  (1176 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 334)  (1179 334)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_7
 (41 14)  (1185 334)  (1185 334)  LC_7 Logic Functioning bit
 (42 14)  (1186 334)  (1186 334)  LC_7 Logic Functioning bit
 (43 14)  (1187 334)  (1187 334)  LC_7 Logic Functioning bit
 (45 14)  (1189 334)  (1189 334)  LC_7 Logic Functioning bit
 (13 15)  (1157 335)  (1157 335)  routing T_22_20.sp4_h_r_8 <X> T_22_20.sp4_h_l_46
 (14 15)  (1158 335)  (1158 335)  routing T_22_20.sp4_r_v_b_44 <X> T_22_20.lc_trk_g3_4
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (1165 335)  (1165 335)  routing T_22_20.sp4_r_v_b_47 <X> T_22_20.lc_trk_g3_7
 (22 15)  (1166 335)  (1166 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1167 335)  (1167 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (24 15)  (1168 335)  (1168 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (25 15)  (1169 335)  (1169 335)  routing T_22_20.sp4_h_r_30 <X> T_22_20.lc_trk_g3_6
 (26 15)  (1170 335)  (1170 335)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 335)  (1171 335)  routing T_22_20.lc_trk_g1_2 <X> T_22_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 335)  (1173 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 335)  (1175 335)  routing T_22_20.lc_trk_g0_6 <X> T_22_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 335)  (1176 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 335)  (1177 335)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_7
 (35 15)  (1179 335)  (1179 335)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_7
 (40 15)  (1184 335)  (1184 335)  LC_7 Logic Functioning bit
 (42 15)  (1186 335)  (1186 335)  LC_7 Logic Functioning bit
 (46 15)  (1190 335)  (1190 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (1195 335)  (1195 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_20

 (12 0)  (1210 320)  (1210 320)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_2
 (22 0)  (1220 320)  (1220 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (11 1)  (1209 321)  (1209 321)  routing T_23_20.sp4_v_b_2 <X> T_23_20.sp4_h_r_2
 (21 1)  (1219 321)  (1219 321)  routing T_23_20.sp4_r_v_b_32 <X> T_23_20.lc_trk_g0_3
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1199 324)  (1199 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1219 324)  (1219 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 324)  (1221 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (24 4)  (1222 324)  (1222 324)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (26 4)  (1224 324)  (1224 324)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 324)  (1231 324)  routing T_23_20.lc_trk_g2_1 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 324)  (1233 324)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.input_2_2
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (45 4)  (1243 324)  (1243 324)  LC_2 Logic Functioning bit
 (0 5)  (1198 325)  (1198 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 325)  (1199 325)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (21 5)  (1219 325)  (1219 325)  routing T_23_20.sp4_h_r_19 <X> T_23_20.lc_trk_g1_3
 (28 5)  (1226 325)  (1226 325)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 325)  (1227 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 325)  (1228 325)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 325)  (1230 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1231 325)  (1231 325)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.input_2_2
 (35 5)  (1233 325)  (1233 325)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.input_2_2
 (36 5)  (1234 325)  (1234 325)  LC_2 Logic Functioning bit
 (37 5)  (1235 325)  (1235 325)  LC_2 Logic Functioning bit
 (38 5)  (1236 325)  (1236 325)  LC_2 Logic Functioning bit
 (41 5)  (1239 325)  (1239 325)  LC_2 Logic Functioning bit
 (43 5)  (1241 325)  (1241 325)  LC_2 Logic Functioning bit
 (51 5)  (1249 325)  (1249 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1251 325)  (1251 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 326)  (1216 326)  routing T_23_20.wire_logic_cluster/lc_5/out <X> T_23_20.lc_trk_g1_5
 (11 8)  (1209 328)  (1209 328)  routing T_23_20.sp4_v_t_37 <X> T_23_20.sp4_v_b_8
 (13 8)  (1211 328)  (1211 328)  routing T_23_20.sp4_v_t_37 <X> T_23_20.sp4_v_b_8
 (15 8)  (1213 328)  (1213 328)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g2_1
 (16 8)  (1214 328)  (1214 328)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g2_1
 (17 8)  (1215 328)  (1215 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1216 328)  (1216 328)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g2_1
 (18 9)  (1216 329)  (1216 329)  routing T_23_20.sp4_h_r_41 <X> T_23_20.lc_trk_g2_1
 (28 10)  (1226 330)  (1226 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 330)  (1228 330)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 330)  (1229 330)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 330)  (1232 330)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (1238 330)  (1238 330)  LC_5 Logic Functioning bit
 (42 10)  (1240 330)  (1240 330)  LC_5 Logic Functioning bit
 (45 10)  (1243 330)  (1243 330)  LC_5 Logic Functioning bit
 (8 11)  (1206 331)  (1206 331)  routing T_23_20.sp4_h_l_42 <X> T_23_20.sp4_v_t_42
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1220 331)  (1220 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1221 331)  (1221 331)  routing T_23_20.sp4_v_b_46 <X> T_23_20.lc_trk_g2_6
 (24 11)  (1222 331)  (1222 331)  routing T_23_20.sp4_v_b_46 <X> T_23_20.lc_trk_g2_6
 (37 11)  (1235 331)  (1235 331)  LC_5 Logic Functioning bit
 (39 11)  (1237 331)  (1237 331)  LC_5 Logic Functioning bit
 (3 15)  (1201 335)  (1201 335)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_t_22


LogicTile_24_20

 (17 0)  (1269 320)  (1269 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1278 320)  (1278 320)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 320)  (1283 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (37 0)  (1289 320)  (1289 320)  LC_0 Logic Functioning bit
 (38 0)  (1290 320)  (1290 320)  LC_0 Logic Functioning bit
 (39 0)  (1291 320)  (1291 320)  LC_0 Logic Functioning bit
 (41 0)  (1293 320)  (1293 320)  LC_0 Logic Functioning bit
 (43 0)  (1295 320)  (1295 320)  LC_0 Logic Functioning bit
 (18 1)  (1270 321)  (1270 321)  routing T_24_20.sp4_r_v_b_34 <X> T_24_20.lc_trk_g0_1
 (26 1)  (1278 321)  (1278 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 321)  (1279 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 321)  (1280 321)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 321)  (1283 321)  routing T_24_20.lc_trk_g3_6 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (47 1)  (1299 321)  (1299 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (16 2)  (1268 322)  (1268 322)  routing T_24_20.sp4_v_b_13 <X> T_24_20.lc_trk_g0_5
 (17 2)  (1269 322)  (1269 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 322)  (1270 322)  routing T_24_20.sp4_v_b_13 <X> T_24_20.lc_trk_g0_5
 (18 3)  (1270 323)  (1270 323)  routing T_24_20.sp4_v_b_13 <X> T_24_20.lc_trk_g0_5
 (14 5)  (1266 325)  (1266 325)  routing T_24_20.sp4_r_v_b_24 <X> T_24_20.lc_trk_g1_0
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 6)  (1273 326)  (1273 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (22 6)  (1274 326)  (1274 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 326)  (1275 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (24 6)  (1276 326)  (1276 326)  routing T_24_20.sp4_h_l_2 <X> T_24_20.lc_trk_g1_7
 (26 6)  (1278 326)  (1278 326)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 326)  (1279 326)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 326)  (1281 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 326)  (1282 326)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 326)  (1283 326)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 326)  (1284 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 326)  (1285 326)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 326)  (1287 326)  routing T_24_20.lc_trk_g0_5 <X> T_24_20.input_2_3
 (38 6)  (1290 326)  (1290 326)  LC_3 Logic Functioning bit
 (26 7)  (1278 327)  (1278 327)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 327)  (1280 327)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 327)  (1281 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 327)  (1282 327)  routing T_24_20.lc_trk_g1_7 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 327)  (1283 327)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 327)  (1284 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (52 7)  (1304 327)  (1304 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 334)  (1275 334)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g3_7
 (24 14)  (1276 334)  (1276 334)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g3_7
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 334)  (1282 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 334)  (1288 334)  LC_7 Logic Functioning bit
 (38 14)  (1290 334)  (1290 334)  LC_7 Logic Functioning bit
 (41 14)  (1293 334)  (1293 334)  LC_7 Logic Functioning bit
 (43 14)  (1295 334)  (1295 334)  LC_7 Logic Functioning bit
 (52 14)  (1304 334)  (1304 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (1273 335)  (1273 335)  routing T_24_20.sp4_h_r_31 <X> T_24_20.lc_trk_g3_7
 (22 15)  (1274 335)  (1274 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 335)  (1277 335)  routing T_24_20.sp4_r_v_b_46 <X> T_24_20.lc_trk_g3_6
 (27 15)  (1279 335)  (1279 335)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit
 (41 15)  (1293 335)  (1293 335)  LC_7 Logic Functioning bit
 (43 15)  (1295 335)  (1295 335)  LC_7 Logic Functioning bit


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 320)  (1322 320)  routing T_25_20.sp4_v_b_1 <X> T_25_20.lc_trk_g0_1
 (17 0)  (1323 320)  (1323 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 320)  (1324 320)  routing T_25_20.sp4_v_b_1 <X> T_25_20.lc_trk_g0_1
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 323)  (1315 323)  routing T_25_20.sp4_v_b_1 <X> T_25_20.sp4_v_t_36
 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (5 4)  (1311 324)  (1311 324)  routing T_25_20.sp4_v_t_38 <X> T_25_20.sp4_h_r_3
 (6 4)  (1312 324)  (1312 324)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_3
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (5 5)  (1311 325)  (1311 325)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_3
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 326)  (1323 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 328)  (1345 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (4 10)  (1310 330)  (1310 330)  routing T_25_20.sp4_v_b_10 <X> T_25_20.sp4_v_t_43
 (6 10)  (1312 330)  (1312 330)  routing T_25_20.sp4_v_b_10 <X> T_25_20.sp4_v_t_43
 (19 10)  (1325 330)  (1325 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (21 12)  (1327 332)  (1327 332)  routing T_25_20.sp4_v_t_14 <X> T_25_20.lc_trk_g3_3
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_v_t_14 <X> T_25_20.lc_trk_g3_3
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (8 15)  (1314 335)  (1314 335)  routing T_25_20.sp4_v_b_7 <X> T_25_20.sp4_v_t_47
 (10 15)  (1316 335)  (1316 335)  routing T_25_20.sp4_v_b_7 <X> T_25_20.sp4_v_t_47


LogicTile_26_20

 (9 3)  (1357 323)  (1357 323)  routing T_26_20.sp4_v_b_1 <X> T_26_20.sp4_v_t_36
 (13 6)  (1361 326)  (1361 326)  routing T_26_20.sp4_v_b_5 <X> T_26_20.sp4_v_t_40
 (8 9)  (1356 329)  (1356 329)  routing T_26_20.sp4_h_l_42 <X> T_26_20.sp4_v_b_7
 (9 9)  (1357 329)  (1357 329)  routing T_26_20.sp4_h_l_42 <X> T_26_20.sp4_v_b_7


LogicTile_29_20

 (4 12)  (1514 332)  (1514 332)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9
 (6 12)  (1516 332)  (1516 332)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9
 (5 13)  (1515 333)  (1515 333)  routing T_29_20.sp4_h_l_38 <X> T_29_20.sp4_v_b_9


IO_Tile_33_20

 (11 12)  (1737 332)  (1737 332)  routing T_33_20.span4_vert_b_3 <X> T_33_20.span4_vert_t_15


LogicTile_6_19

 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (45 0)  (333 304)  (333 304)  LC_0 Logic Functioning bit
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g1_6 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (0 2)  (288 306)  (288 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (302 308)  (302 308)  routing T_6_19.wire_logic_cluster/lc_0/out <X> T_6_19.lc_trk_g1_0
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 308)  (322 308)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (51 5)  (339 309)  (339 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 7)  (310 311)  (310 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 311)  (312 311)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g1_6
 (25 7)  (313 311)  (313 311)  routing T_6_19.top_op_6 <X> T_6_19.lc_trk_g1_6


LogicTile_7_19

 (31 0)  (373 304)  (373 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 304)  (382 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (42 0)  (384 304)  (384 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (46 0)  (388 304)  (388 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (350 305)  (350 305)  routing T_7_19.sp4_h_r_1 <X> T_7_19.sp4_v_b_1
 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.bot_op_2 <X> T_7_19.lc_trk_g0_2
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (14 2)  (356 306)  (356 306)  routing T_7_19.sp4_v_b_4 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_b_4 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (15 6)  (357 310)  (357 310)  routing T_7_19.sp4_h_r_5 <X> T_7_19.lc_trk_g1_5
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp4_h_r_5 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_h_r_5 <X> T_7_19.lc_trk_g1_5
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 311)  (378 311)  LC_3 Logic Functioning bit
 (38 7)  (380 311)  (380 311)  LC_3 Logic Functioning bit
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (3 14)  (345 318)  (345 318)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22
 (3 15)  (345 319)  (345 319)  routing T_7_19.sp12_h_r_1 <X> T_7_19.sp12_v_t_22
 (15 15)  (357 319)  (357 319)  routing T_7_19.tnr_op_4 <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


RAM_Tile_8_19

 (27 0)  (423 304)  (423 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (29 0)  (425 304)  (425 304)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g1_6 wire_bram/ram/WDATA_15
 (30 0)  (426 304)  (426 304)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (30 1)  (426 305)  (426 305)  routing T_8_19.lc_trk_g1_6 <X> T_8_19.wire_bram/ram/WDATA_15
 (0 2)  (396 306)  (396 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_6 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 306)  (410 306)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g0_4
 (15 2)  (411 306)  (411 306)  routing T_8_19.sp4_h_r_21 <X> T_8_19.lc_trk_g0_5
 (16 2)  (412 306)  (412 306)  routing T_8_19.sp4_h_r_21 <X> T_8_19.lc_trk_g0_5
 (17 2)  (413 306)  (413 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (414 306)  (414 306)  routing T_8_19.sp4_h_r_21 <X> T_8_19.lc_trk_g0_5
 (27 2)  (423 306)  (423 306)  routing T_8_19.lc_trk_g1_1 <X> T_8_19.wire_bram/ram/WDATA_14
 (29 2)  (425 306)  (425 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_1 wire_bram/ram/WDATA_14
 (8 3)  (404 307)  (404 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (9 3)  (405 307)  (405 307)  routing T_8_19.sp4_h_r_1 <X> T_8_19.sp4_v_t_36
 (14 3)  (410 307)  (410 307)  routing T_8_19.bnr_op_4 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (414 307)  (414 307)  routing T_8_19.sp4_h_r_21 <X> T_8_19.lc_trk_g0_5
 (10 4)  (406 308)  (406 308)  routing T_8_19.sp4_v_t_46 <X> T_8_19.sp4_h_r_4
 (15 4)  (411 308)  (411 308)  routing T_8_19.sp4_h_r_9 <X> T_8_19.lc_trk_g1_1
 (16 4)  (412 308)  (412 308)  routing T_8_19.sp4_h_r_9 <X> T_8_19.lc_trk_g1_1
 (17 4)  (413 308)  (413 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (414 308)  (414 308)  routing T_8_19.sp4_h_r_9 <X> T_8_19.lc_trk_g1_1
 (21 4)  (417 308)  (417 308)  routing T_8_19.lft_op_3 <X> T_8_19.lc_trk_g1_3
 (22 4)  (418 308)  (418 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (420 308)  (420 308)  routing T_8_19.lft_op_3 <X> T_8_19.lc_trk_g1_3
 (29 4)  (425 308)  (425 308)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_5 wire_bram/ram/WDATA_13
 (30 4)  (426 308)  (426 308)  routing T_8_19.lc_trk_g0_5 <X> T_8_19.wire_bram/ram/WDATA_13
 (3 6)  (399 310)  (399 310)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (11 6)  (407 310)  (407 310)  routing T_8_19.sp4_v_b_9 <X> T_8_19.sp4_v_t_40
 (13 6)  (409 310)  (409 310)  routing T_8_19.sp4_v_b_9 <X> T_8_19.sp4_v_t_40
 (25 6)  (421 310)  (421 310)  routing T_8_19.bnr_op_6 <X> T_8_19.lc_trk_g1_6
 (29 6)  (425 310)  (425 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (426 310)  (426 310)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_bram/ram/WDATA_12
 (3 7)  (399 311)  (399 311)  routing T_8_19.sp12_h_r_0 <X> T_8_19.sp12_v_t_23
 (22 7)  (418 311)  (418 311)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (421 311)  (421 311)  routing T_8_19.bnr_op_6 <X> T_8_19.lc_trk_g1_6
 (27 8)  (423 312)  (423 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_bram/ram/WDATA_11
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g3_4 <X> T_8_19.wire_bram/ram/WDATA_11
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 314)  (419 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (24 10)  (420 314)  (420 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (27 10)  (423 314)  (423 314)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_bram/ram/WDATA_10
 (29 10)  (425 314)  (425 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_3 wire_bram/ram/WDATA_10
 (8 11)  (404 315)  (404 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (9 11)  (405 315)  (405 315)  routing T_8_19.sp4_h_r_7 <X> T_8_19.sp4_v_t_42
 (21 11)  (417 315)  (417 315)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (30 11)  (426 315)  (426 315)  routing T_8_19.lc_trk_g1_3 <X> T_8_19.wire_bram/ram/WDATA_10
 (8 12)  (404 316)  (404 316)  routing T_8_19.sp4_v_b_4 <X> T_8_19.sp4_h_r_10
 (9 12)  (405 316)  (405 316)  routing T_8_19.sp4_v_b_4 <X> T_8_19.sp4_h_r_10
 (10 12)  (406 316)  (406 316)  routing T_8_19.sp4_v_b_4 <X> T_8_19.sp4_h_r_10
 (21 12)  (417 316)  (417 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (22 12)  (418 316)  (418 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_l_22 lc_trk_g3_3
 (23 12)  (419 316)  (419 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (24 12)  (420 316)  (420 316)  routing T_8_19.sp4_h_l_22 <X> T_8_19.lc_trk_g3_3
 (28 12)  (424 316)  (424 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (29 12)  (425 316)  (425 316)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_7 wire_bram/ram/WDATA_9
 (30 12)  (426 316)  (426 316)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (30 13)  (426 317)  (426 317)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_9
 (0 14)  (396 318)  (396 318)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (400 318)  (400 318)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44
 (6 14)  (402 318)  (402 318)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44
 (16 14)  (412 318)  (412 318)  routing T_8_19.sp4_v_b_29 <X> T_8_19.lc_trk_g3_5
 (17 14)  (413 318)  (413 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 318)  (414 318)  routing T_8_19.sp4_v_b_29 <X> T_8_19.lc_trk_g3_5
 (27 14)  (423 318)  (423 318)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_8
 (28 14)  (424 318)  (424 318)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_8
 (29 14)  (425 318)  (425 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (0 15)  (396 319)  (396 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g3_5 <X> T_8_19.wire_bram/ram/RE
 (5 15)  (401 319)  (401 319)  routing T_8_19.sp4_h_r_3 <X> T_8_19.sp4_v_t_44
 (17 15)  (413 319)  (413 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (30 15)  (426 319)  (426 319)  routing T_8_19.lc_trk_g3_3 <X> T_8_19.wire_bram/ram/WDATA_8


LogicTile_9_19

 (5 0)  (443 304)  (443 304)  routing T_9_19.sp4_v_b_6 <X> T_9_19.sp4_h_r_0
 (21 0)  (459 304)  (459 304)  routing T_9_19.sp12_h_r_3 <X> T_9_19.lc_trk_g0_3
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.sp12_h_r_3 <X> T_9_19.lc_trk_g0_3
 (25 0)  (463 304)  (463 304)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g0_2
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_0 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (41 0)  (479 304)  (479 304)  LC_0 Logic Functioning bit
 (42 0)  (480 304)  (480 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (44 0)  (482 304)  (482 304)  LC_0 Logic Functioning bit
 (4 1)  (442 305)  (442 305)  routing T_9_19.sp4_v_b_6 <X> T_9_19.sp4_h_r_0
 (6 1)  (444 305)  (444 305)  routing T_9_19.sp4_v_b_6 <X> T_9_19.sp4_h_r_0
 (21 1)  (459 305)  (459 305)  routing T_9_19.sp12_h_r_3 <X> T_9_19.lc_trk_g0_3
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.sp4_h_r_10 <X> T_9_19.lc_trk_g0_2
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.input_2_0
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (50 1)  (488 305)  (488 305)  Carry_In_Mux bit 

 (15 2)  (453 306)  (453 306)  routing T_9_19.top_op_5 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (462 306)  (462 306)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g0_7
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (42 2)  (480 306)  (480 306)  LC_1 Logic Functioning bit
 (44 2)  (482 306)  (482 306)  LC_1 Logic Functioning bit
 (47 2)  (485 306)  (485 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (452 307)  (452 307)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g0_4
 (15 3)  (453 307)  (453 307)  routing T_9_19.top_op_4 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (456 307)  (456 307)  routing T_9_19.top_op_5 <X> T_9_19.lc_trk_g0_5
 (21 3)  (459 307)  (459 307)  routing T_9_19.top_op_7 <X> T_9_19.lc_trk_g0_7
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (472 307)  (472 307)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.input_2_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (39 3)  (477 307)  (477 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (5 4)  (443 308)  (443 308)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_h_r_3
 (15 4)  (453 308)  (453 308)  routing T_9_19.top_op_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (463 308)  (463 308)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_2
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (44 4)  (482 308)  (482 308)  LC_2 Logic Functioning bit
 (47 4)  (485 308)  (485 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (442 309)  (442 309)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_h_r_3
 (6 5)  (444 309)  (444 309)  routing T_9_19.sp4_v_b_9 <X> T_9_19.sp4_h_r_3
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp12_h_r_8 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (456 309)  (456 309)  routing T_9_19.top_op_1 <X> T_9_19.lc_trk_g1_1
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (14 6)  (452 310)  (452 310)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (25 6)  (463 310)  (463 310)  routing T_9_19.sp12_h_l_5 <X> T_9_19.lc_trk_g1_6
 (28 6)  (466 310)  (466 310)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (473 310)  (473 310)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (44 6)  (482 310)  (482 310)  LC_3 Logic Functioning bit
 (46 6)  (484 310)  (484 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (446 311)  (446 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (10 7)  (448 311)  (448 311)  routing T_9_19.sp4_h_r_10 <X> T_9_19.sp4_v_t_41
 (15 7)  (453 311)  (453 311)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (16 7)  (454 311)  (454 311)  routing T_9_19.sp4_h_l_1 <X> T_9_19.lc_trk_g1_4
 (17 7)  (455 311)  (455 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.sp12_h_l_5 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.sp12_h_l_5 <X> T_9_19.lc_trk_g1_6
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (472 311)  (472 311)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (8 8)  (446 312)  (446 312)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_h_r_7
 (9 8)  (447 312)  (447 312)  routing T_9_19.sp4_v_b_7 <X> T_9_19.sp4_h_r_7
 (14 8)  (452 312)  (452 312)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_4
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (42 8)  (480 312)  (480 312)  LC_4 Logic Functioning bit
 (44 8)  (482 312)  (482 312)  LC_4 Logic Functioning bit
 (47 8)  (485 312)  (485 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (13 9)  (451 313)  (451 313)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_r_8
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (15 9)  (453 313)  (453 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_h_r_40 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (471 313)  (471 313)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.input_2_4
 (36 9)  (474 313)  (474 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.tnl_op_7 <X> T_9_19.lc_trk_g2_7
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (42 10)  (480 314)  (480 314)  LC_5 Logic Functioning bit
 (44 10)  (482 314)  (482 314)  LC_5 Logic Functioning bit
 (48 10)  (486 314)  (486 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (15 11)  (453 315)  (453 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (16 11)  (454 315)  (454 315)  routing T_9_19.sp4_h_l_17 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (459 315)  (459 315)  routing T_9_19.tnl_op_7 <X> T_9_19.lc_trk_g2_7
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (473 315)  (473 315)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (14 12)  (452 316)  (452 316)  routing T_9_19.wire_logic_cluster/lc_0/out <X> T_9_19.lc_trk_g3_0
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g1_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (39 12)  (477 316)  (477 316)  LC_6 Logic Functioning bit
 (41 12)  (479 316)  (479 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (44 12)  (482 316)  (482 316)  LC_6 Logic Functioning bit
 (47 12)  (485 316)  (485 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (455 317)  (455 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.input_2_6
 (34 13)  (472 317)  (472 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.input_2_6
 (35 13)  (473 317)  (473 317)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.input_2_6
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (41 13)  (479 317)  (479 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.tnr_op_7 <X> T_9_19.lc_trk_g3_7
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (40 14)  (478 318)  (478 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (52 14)  (490 318)  (490 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (453 319)  (453 319)  routing T_9_19.sp4_v_t_33 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_v_t_33 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (471 319)  (471 319)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7
 (34 15)  (472 319)  (472 319)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_7
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (41 15)  (479 319)  (479 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 305)  (520 305)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (496 306)  (496 306)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (6 2)  (498 306)  (498 306)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (5 3)  (497 307)  (497 307)  routing T_10_19.sp4_h_r_6 <X> T_10_19.sp4_v_t_37
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp12_h_r_8 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (38 5)  (530 309)  (530 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (11 6)  (503 310)  (503 310)  routing T_10_19.sp4_v_b_2 <X> T_10_19.sp4_v_t_40
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (12 7)  (504 311)  (504 311)  routing T_10_19.sp4_v_b_2 <X> T_10_19.sp4_v_t_40
 (31 7)  (523 311)  (523 311)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 312)  (526 312)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (37 8)  (529 312)  (529 312)  LC_4 Logic Functioning bit
 (38 8)  (530 312)  (530 312)  LC_4 Logic Functioning bit
 (39 8)  (531 312)  (531 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (47 9)  (539 313)  (539 313)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (501 314)  (501 314)  routing T_10_19.sp4_v_b_7 <X> T_10_19.sp4_h_l_42
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 315)  (515 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (27 11)  (519 315)  (519 315)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (40 11)  (532 315)  (532 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (25 12)  (517 316)  (517 316)  routing T_10_19.sp4_v_b_26 <X> T_10_19.lc_trk_g3_2
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (37 12)  (529 316)  (529 316)  LC_6 Logic Functioning bit
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (14 13)  (506 317)  (506 317)  routing T_10_19.sp12_v_b_16 <X> T_10_19.lc_trk_g3_0
 (16 13)  (508 317)  (508 317)  routing T_10_19.sp12_v_b_16 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (515 317)  (515 317)  routing T_10_19.sp4_v_b_26 <X> T_10_19.lc_trk_g3_2
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_4 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (504 318)  (504 318)  routing T_10_19.sp4_v_b_11 <X> T_10_19.sp4_h_l_46
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (38 14)  (530 318)  (530 318)  LC_7 Logic Functioning bit
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (31 15)  (523 319)  (523 319)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 319)  (528 319)  LC_7 Logic Functioning bit
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (38 15)  (530 319)  (530 319)  LC_7 Logic Functioning bit
 (39 15)  (531 319)  (531 319)  LC_7 Logic Functioning bit
 (48 15)  (540 319)  (540 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_19

 (14 0)  (560 304)  (560 304)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g0_0
 (16 0)  (562 304)  (562 304)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (25 0)  (571 304)  (571 304)  routing T_11_19.sp4_v_b_2 <X> T_11_19.lc_trk_g0_2
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 304)  (582 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (15 1)  (561 305)  (561 305)  routing T_11_19.lft_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (564 305)  (564 305)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 305)  (569 305)  routing T_11_19.sp4_v_b_2 <X> T_11_19.lc_trk_g0_2
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (48 1)  (594 305)  (594 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 2)  (554 306)  (554 306)  routing T_11_19.sp4_h_r_1 <X> T_11_19.sp4_h_l_36
 (15 2)  (561 306)  (561 306)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (52 2)  (598 306)  (598 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (564 307)  (564 307)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (30 3)  (576 307)  (576 307)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (25 4)  (571 308)  (571 308)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g1_2
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (47 5)  (593 309)  (593 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (554 310)  (554 310)  routing T_11_19.sp4_h_r_4 <X> T_11_19.sp4_h_l_41
 (25 8)  (571 312)  (571 312)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_h_r_34 <X> T_11_19.lc_trk_g2_2
 (26 9)  (572 313)  (572 313)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 313)  (577 313)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (53 9)  (599 313)  (599 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (13 11)  (559 315)  (559 315)  routing T_11_19.sp4_v_b_3 <X> T_11_19.sp4_h_l_45
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (47 11)  (593 315)  (593 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 316)  (564 316)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (8 13)  (554 317)  (554 317)  routing T_11_19.sp4_h_r_10 <X> T_11_19.sp4_v_b_10
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_41 <X> T_11_19.lc_trk_g3_1
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (47 13)  (593 317)  (593 317)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (560 318)  (560 318)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (21 14)  (567 318)  (567 318)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g3_7
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (15 15)  (561 319)  (561 319)  routing T_11_19.rgt_op_4 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (38 15)  (584 319)  (584 319)  LC_7 Logic Functioning bit
 (52 15)  (598 319)  (598 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.sp12_h_r_0 <X> T_12_19.lc_trk_g0_0
 (16 0)  (616 304)  (616 304)  routing T_12_19.sp12_h_r_9 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (625 304)  (625 304)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (47 0)  (647 304)  (647 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (613 305)  (613 305)  routing T_12_19.sp4_v_t_44 <X> T_12_19.sp4_h_r_2
 (14 1)  (614 305)  (614 305)  routing T_12_19.sp12_h_r_0 <X> T_12_19.lc_trk_g0_0
 (15 1)  (615 305)  (615 305)  routing T_12_19.sp12_h_r_0 <X> T_12_19.lc_trk_g0_0
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 305)  (623 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (637 305)  (637 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (41 1)  (641 305)  (641 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 306)  (615 306)  routing T_12_19.sp12_h_r_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.sp12_h_r_5 <X> T_12_19.lc_trk_g0_5
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.sp12_h_l_5 <X> T_12_19.lc_trk_g0_6
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (618 307)  (618 307)  routing T_12_19.sp12_h_r_5 <X> T_12_19.lc_trk_g0_5
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.sp12_h_l_5 <X> T_12_19.lc_trk_g0_6
 (25 3)  (625 307)  (625 307)  routing T_12_19.sp12_h_l_5 <X> T_12_19.lc_trk_g0_6
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_1 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (14 4)  (614 308)  (614 308)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g1_0
 (15 4)  (615 308)  (615 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 308)  (625 308)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (640 308)  (640 308)  LC_2 Logic Functioning bit
 (50 4)  (650 308)  (650 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp4_h_l_4 <X> T_12_19.lc_trk_g1_1
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 309)  (623 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (24 5)  (624 309)  (624 309)  routing T_12_19.sp4_h_r_10 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (14 6)  (614 310)  (614 310)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g1_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_v_b_21 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (39 6)  (639 310)  (639 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (604 311)  (604 311)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_h_l_38
 (6 7)  (606 311)  (606 311)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_h_l_38
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (39 7)  (639 311)  (639 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (51 7)  (651 311)  (651 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (611 312)  (611 312)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_8
 (13 8)  (613 312)  (613 312)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_v_b_8
 (14 8)  (614 312)  (614 312)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g2_0
 (16 8)  (616 312)  (616 312)  routing T_12_19.sp12_v_t_14 <X> T_12_19.lc_trk_g2_1
 (17 8)  (617 312)  (617 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (621 312)  (621 312)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.rgt_op_3 <X> T_12_19.lc_trk_g2_3
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (641 312)  (641 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (51 8)  (651 312)  (651 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (604 313)  (604 313)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_h_r_6
 (6 9)  (606 313)  (606 313)  routing T_12_19.sp4_h_l_47 <X> T_12_19.sp4_h_r_6
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (618 313)  (618 313)  routing T_12_19.sp12_v_t_14 <X> T_12_19.lc_trk_g2_1
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (37 9)  (637 313)  (637 313)  LC_4 Logic Functioning bit
 (38 9)  (638 313)  (638 313)  LC_4 Logic Functioning bit
 (39 9)  (639 313)  (639 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (5 10)  (605 314)  (605 314)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_h_l_43
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (4 11)  (604 315)  (604 315)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_h_l_43
 (6 11)  (606 315)  (606 315)  routing T_12_19.sp4_v_t_37 <X> T_12_19.sp4_h_l_43
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp12_v_t_21 <X> T_12_19.lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.sp12_v_t_21 <X> T_12_19.lc_trk_g2_6
 (27 11)  (627 315)  (627 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (603 317)  (603 317)  routing T_12_19.sp12_h_l_22 <X> T_12_19.sp12_h_r_1
 (11 13)  (611 317)  (611 317)  routing T_12_19.sp4_h_l_46 <X> T_12_19.sp4_h_r_11
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 318)  (614 318)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g3_4
 (15 14)  (615 318)  (615 318)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g3_5
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (624 318)  (624 318)  routing T_12_19.tnr_op_7 <X> T_12_19.lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g3_6
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (600 319)  (600 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 319)  (601 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (15 15)  (615 319)  (615 319)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 319)  (636 319)  LC_7 Logic Functioning bit
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (52 0)  (706 304)  (706 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_1
 (28 1)  (682 305)  (682 305)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (665 306)  (665 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (13 2)  (667 306)  (667 306)  routing T_13_19.sp4_v_b_6 <X> T_13_19.sp4_v_t_39
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (15 2)  (669 306)  (669 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.lft_op_5 <X> T_13_19.lc_trk_g0_5
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.input_2_1
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (46 2)  (700 306)  (700 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (5 4)  (659 308)  (659 308)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_h_r_3
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g1_2
 (26 4)  (680 308)  (680 308)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 308)  (689 308)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_2
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_h_r_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.lft_op_2 <X> T_13_19.lc_trk_g1_2
 (28 5)  (682 309)  (682 309)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 309)  (683 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 309)  (686 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 309)  (688 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_2
 (35 5)  (689 309)  (689 309)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_2
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (47 6)  (701 310)  (701 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp12_h_r_20 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (675 311)  (675 311)  routing T_13_19.top_op_7 <X> T_13_19.lc_trk_g1_7
 (26 7)  (680 311)  (680 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 311)  (682 311)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (5 8)  (659 312)  (659 312)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_6
 (8 8)  (662 312)  (662 312)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_7
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (48 8)  (702 312)  (702 312)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (705 312)  (705 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_6
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g2_5
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.input_2_5
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 315)  (681 315)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (46 11)  (700 315)  (700 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (666 316)  (666 316)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_h_r_11
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (21 12)  (675 316)  (675 316)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g3_3
 (28 12)  (682 316)  (682 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 316)  (689 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (46 12)  (700 316)  (700 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (13 13)  (667 317)  (667 317)  routing T_13_19.sp4_h_l_45 <X> T_13_19.sp4_h_r_11
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp4_h_r_43 <X> T_13_19.lc_trk_g3_3
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 317)  (687 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (43 13)  (697 317)  (697 317)  LC_6 Logic Functioning bit
 (0 14)  (654 318)  (654 318)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (662 318)  (662 318)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_h_l_47
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (654 319)  (654 319)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_r_v_b_45 <X> T_13_19.lc_trk_g3_5


LogicTile_14_19

 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 304)  (726 304)  routing T_14_19.bnr_op_1 <X> T_14_19.lc_trk_g0_1
 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 304)  (739 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (18 1)  (726 305)  (726 305)  routing T_14_19.bnr_op_1 <X> T_14_19.lc_trk_g0_1
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 305)  (739 305)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g0_4
 (15 2)  (723 306)  (723 306)  routing T_14_19.bot_op_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g0_7
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (50 2)  (758 306)  (758 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 307)  (730 307)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 307)  (732 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (25 3)  (733 307)  (733 307)  routing T_14_19.top_op_6 <X> T_14_19.lc_trk_g0_6
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (48 3)  (756 307)  (756 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (50 4)  (758 308)  (758 308)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (15 7)  (723 311)  (723 311)  routing T_14_19.bot_op_4 <X> T_14_19.lc_trk_g1_4
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_4
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.input_2_4
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (40 9)  (748 313)  (748 313)  LC_4 Logic Functioning bit
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g2_5
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 314)  (743 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_5
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (6 11)  (714 315)  (714 315)  routing T_14_19.sp4_h_r_6 <X> T_14_19.sp4_h_l_43
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g0_6 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_5
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (21 12)  (729 316)  (729 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (19 13)  (727 317)  (727 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 317)  (738 317)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (48 13)  (756 317)  (756 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (722 318)  (722 318)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g3_4
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 318)  (733 318)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g3_6
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_r_v_b_47 <X> T_14_19.lc_trk_g3_7
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_19

 (9 0)  (771 304)  (771 304)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_r_1
 (21 0)  (783 304)  (783 304)  routing T_15_19.wire_logic_cluster/lc_3/out <X> T_15_19.lc_trk_g0_3
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_h_l_36
 (10 2)  (772 306)  (772 306)  routing T_15_19.sp4_h_r_10 <X> T_15_19.sp4_h_l_36
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (15 4)  (777 308)  (777 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.lft_op_1 <X> T_15_19.lc_trk_g1_1
 (21 4)  (783 308)  (783 308)  routing T_15_19.sp4_h_r_19 <X> T_15_19.lc_trk_g1_3
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_h_r_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_h_r_19 <X> T_15_19.lc_trk_g1_3
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 308)  (800 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (46 4)  (808 308)  (808 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (783 309)  (783 309)  routing T_15_19.sp4_h_r_19 <X> T_15_19.lc_trk_g1_3
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (40 5)  (802 309)  (802 309)  LC_2 Logic Functioning bit
 (41 5)  (803 309)  (803 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (45 6)  (807 310)  (807 310)  LC_3 Logic Functioning bit
 (3 7)  (765 311)  (765 311)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (13 7)  (775 311)  (775 311)  routing T_15_19.sp4_v_b_0 <X> T_15_19.sp4_h_l_40
 (26 7)  (788 311)  (788 311)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (795 311)  (795 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_3
 (34 7)  (796 311)  (796 311)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.input_2_3
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp12_v_b_19 <X> T_15_19.lc_trk_g2_3
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (15 9)  (777 313)  (777 313)  routing T_15_19.tnr_op_0 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (783 313)  (783 313)  routing T_15_19.sp12_v_b_19 <X> T_15_19.lc_trk_g2_3
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 313)  (792 313)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 313)  (796 313)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.input_2_4
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (8 10)  (770 314)  (770 314)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_42
 (9 10)  (771 314)  (771 314)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_42
 (10 10)  (772 314)  (772 314)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_h_l_42
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.sp4_h_r_39 <X> T_15_19.lc_trk_g2_7
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 314)  (802 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_r_v_b_37 <X> T_15_19.lc_trk_g2_5
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 315)  (786 315)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.tnl_op_6 <X> T_15_19.lc_trk_g2_6
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (14 12)  (776 316)  (776 316)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (15 12)  (777 316)  (777 316)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g3_1
 (17 12)  (779 316)  (779 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 316)  (780 316)  routing T_15_19.rgt_op_1 <X> T_15_19.lc_trk_g3_1
 (21 12)  (783 316)  (783 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (14 13)  (776 317)  (776 317)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_t_21 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_43 <X> T_15_19.lc_trk_g3_3
 (8 14)  (770 318)  (770 318)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_h_l_47
 (10 14)  (772 318)  (772 318)  routing T_15_19.sp4_h_r_2 <X> T_15_19.sp4_h_l_47
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (25 14)  (787 318)  (787 318)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 318)  (795 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g3_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_7
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (52 14)  (814 318)  (814 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_h_r_31 <X> T_15_19.lc_trk_g3_7
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (25 15)  (787 319)  (787 319)  routing T_15_19.sp4_h_r_46 <X> T_15_19.lc_trk_g3_6
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.input_2_7
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (15 0)  (831 304)  (831 304)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (838 304)  (838 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 304)  (840 304)  routing T_16_19.top_op_3 <X> T_16_19.lc_trk_g0_3
 (27 0)  (843 304)  (843 304)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (44 0)  (860 304)  (860 304)  LC_0 Logic Functioning bit
 (14 1)  (830 305)  (830 305)  routing T_16_19.top_op_0 <X> T_16_19.lc_trk_g0_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.top_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (834 305)  (834 305)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (21 1)  (837 305)  (837 305)  routing T_16_19.top_op_3 <X> T_16_19.lc_trk_g0_3
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 305)  (840 305)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g0_2
 (25 1)  (841 305)  (841 305)  routing T_16_19.top_op_2 <X> T_16_19.lc_trk_g0_2
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (50 1)  (866 305)  (866 305)  Carry_In_Mux bit 

 (15 2)  (831 306)  (831 306)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (41 2)  (857 306)  (857 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (44 2)  (860 306)  (860 306)  LC_1 Logic Functioning bit
 (18 3)  (834 307)  (834 307)  routing T_16_19.top_op_5 <X> T_16_19.lc_trk_g0_5
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (41 3)  (857 307)  (857 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (39 4)  (855 308)  (855 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (42 4)  (858 308)  (858 308)  LC_2 Logic Functioning bit
 (44 4)  (860 308)  (860 308)  LC_2 Logic Functioning bit
 (47 4)  (863 308)  (863 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 309)  (848 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 309)  (851 309)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_2
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (39 5)  (855 309)  (855 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (15 6)  (831 310)  (831 310)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.lft_op_5 <X> T_16_19.lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (42 6)  (858 310)  (858 310)  LC_3 Logic Functioning bit
 (44 6)  (860 310)  (860 310)  LC_3 Logic Functioning bit
 (14 7)  (830 311)  (830 311)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g1_4
 (15 7)  (831 311)  (831 311)  routing T_16_19.top_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (30 7)  (846 311)  (846 311)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (41 7)  (857 311)  (857 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (39 8)  (855 312)  (855 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (44 8)  (860 312)  (860 312)  LC_4 Logic Functioning bit
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (41 9)  (857 313)  (857 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (25 10)  (841 314)  (841 314)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g2_6
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (40 10)  (856 314)  (856 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (47 10)  (863 314)  (863 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.sp4_h_r_46 <X> T_16_19.lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (37 11)  (853 315)  (853 315)  LC_5 Logic Functioning bit
 (38 11)  (854 315)  (854 315)  LC_5 Logic Functioning bit
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (14 12)  (830 316)  (830 316)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g3_0
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (24 12)  (840 316)  (840 316)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (25 12)  (841 316)  (841 316)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_h_r_43 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (25 13)  (841 317)  (841 317)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g3_2
 (8 14)  (824 318)  (824 318)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_h_l_47
 (10 14)  (826 318)  (826 318)  routing T_16_19.sp4_h_r_2 <X> T_16_19.sp4_h_l_47
 (13 14)  (829 318)  (829 318)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_v_t_46
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_v_t_18 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_t_18 <X> T_16_19.lc_trk_g3_7
 (25 14)  (841 318)  (841 318)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g3_6
 (3 15)  (819 319)  (819 319)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_v_t_22
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (12 0)  (886 304)  (886 304)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_2
 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (895 304)  (895 304)  routing T_17_19.lft_op_3 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.lft_op_3 <X> T_17_19.lc_trk_g0_3
 (11 1)  (885 305)  (885 305)  routing T_17_19.sp4_v_b_2 <X> T_17_19.sp4_h_r_2
 (15 1)  (889 305)  (889 305)  routing T_17_19.bot_op_0 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (892 305)  (892 305)  routing T_17_19.sp4_h_r_1 <X> T_17_19.lc_trk_g0_1
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 305)  (897 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp4_h_r_2 <X> T_17_19.lc_trk_g0_2
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 306)  (889 306)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (899 306)  (899 306)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (18 3)  (892 307)  (892 307)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g0_5
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 307)  (897 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 307)  (905 307)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (21 4)  (895 308)  (895 308)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 308)  (897 308)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g1_3
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (40 4)  (914 308)  (914 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (878 309)  (878 309)  routing T_17_19.sp4_v_t_47 <X> T_17_19.sp4_h_r_3
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (6 6)  (880 310)  (880 310)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_t_38
 (15 6)  (889 310)  (889 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (16 6)  (890 310)  (890 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (895 310)  (895 310)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 310)  (900 310)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (40 6)  (914 310)  (914 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (47 6)  (921 310)  (921 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (924 310)  (924 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 310)  (926 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (877 311)  (877 311)  routing T_17_19.sp12_h_l_23 <X> T_17_19.sp12_v_t_23
 (18 7)  (892 311)  (892 311)  routing T_17_19.sp4_h_r_5 <X> T_17_19.lc_trk_g1_5
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (48 7)  (922 311)  (922 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (880 312)  (880 312)  routing T_17_19.sp4_h_r_1 <X> T_17_19.sp4_v_b_6
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (47 10)  (921 314)  (921 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (922 314)  (922 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp12_v_b_19 <X> T_17_19.lc_trk_g3_3
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (21 13)  (895 317)  (895 317)  routing T_17_19.sp12_v_b_19 <X> T_17_19.lc_trk_g3_3
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 318)  (897 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.sp4_v_b_47 <X> T_17_19.lc_trk_g3_7
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (14 0)  (942 304)  (942 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (25 0)  (953 304)  (953 304)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (15 1)  (943 305)  (943 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g0_2
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.input_2_0
 (39 1)  (967 305)  (967 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 306)  (931 306)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_h_l_23
 (4 2)  (932 306)  (932 306)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_v_t_37
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 306)  (961 306)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (42 2)  (970 306)  (970 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (50 2)  (978 306)  (978 306)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (931 307)  (931 307)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_h_l_23
 (5 3)  (933 307)  (933 307)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_v_t_37
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (40 3)  (968 307)  (968 307)  LC_1 Logic Functioning bit
 (42 3)  (970 307)  (970 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (14 4)  (942 308)  (942 308)  routing T_18_19.sp4_h_r_8 <X> T_18_19.lc_trk_g1_0
 (15 5)  (943 309)  (943 309)  routing T_18_19.sp4_h_r_8 <X> T_18_19.lc_trk_g1_0
 (16 5)  (944 309)  (944 309)  routing T_18_19.sp4_h_r_8 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (8 7)  (936 311)  (936 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (9 7)  (937 311)  (937 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (10 7)  (938 311)  (938 311)  routing T_18_19.sp4_h_r_10 <X> T_18_19.sp4_v_t_41
 (1 8)  (929 312)  (929 312)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 312)  (946 312)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g2_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (1 9)  (929 313)  (929 313)  routing T_18_19.glb_netwk_4 <X> T_18_19.glb2local_1
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (53 9)  (981 313)  (981 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (5 10)  (933 314)  (933 314)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_h_l_43
 (14 10)  (942 314)  (942 314)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (6 11)  (934 315)  (934 315)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_h_l_43
 (15 11)  (943 315)  (943 315)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (15 12)  (943 316)  (943 316)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g3_1
 (16 12)  (944 316)  (944 316)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g3_1
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (949 316)  (949 316)  routing T_18_19.sp4_v_t_14 <X> T_18_19.lc_trk_g3_3
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_14 <X> T_18_19.lc_trk_g3_3
 (13 13)  (941 317)  (941 317)  routing T_18_19.sp4_v_t_43 <X> T_18_19.sp4_h_r_11
 (18 13)  (946 317)  (946 317)  routing T_18_19.sp4_h_r_25 <X> T_18_19.lc_trk_g3_1
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 318)  (953 318)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g3_6
 (5 15)  (933 319)  (933 319)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_t_44
 (8 15)  (936 319)  (936 319)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_t_47
 (9 15)  (937 319)  (937 319)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_t_47
 (10 15)  (938 319)  (938 319)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_v_t_47
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g3_6


LogicTile_19_19

 (15 0)  (997 304)  (997 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (16 0)  (998 304)  (998 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (17 0)  (999 304)  (999 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 304)  (1000 304)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (21 0)  (1003 304)  (1003 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 304)  (1005 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (24 0)  (1006 304)  (1006 304)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (42 0)  (1024 304)  (1024 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (48 0)  (1030 304)  (1030 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (1000 305)  (1000 305)  routing T_19_19.sp4_h_l_4 <X> T_19_19.lc_trk_g0_1
 (21 1)  (1003 305)  (1003 305)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g0_3
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (43 1)  (1025 305)  (1025 305)  LC_0 Logic Functioning bit
 (48 1)  (1030 305)  (1030 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 306)  (994 306)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_h_l_39
 (15 2)  (997 306)  (997 306)  routing T_19_19.sp12_h_r_5 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (1000 306)  (1000 306)  routing T_19_19.sp12_h_r_5 <X> T_19_19.lc_trk_g0_5
 (13 3)  (995 307)  (995 307)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_h_l_39
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (1000 307)  (1000 307)  routing T_19_19.sp12_h_r_5 <X> T_19_19.lc_trk_g0_5
 (14 4)  (996 308)  (996 308)  routing T_19_19.wire_logic_cluster/lc_0/out <X> T_19_19.lc_trk_g1_0
 (15 4)  (997 308)  (997 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 308)  (1000 308)  routing T_19_19.lft_op_1 <X> T_19_19.lc_trk_g1_1
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1008 309)  (1008 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 309)  (1010 309)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 309)  (1013 309)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 309)  (1015 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.input_2_2
 (35 5)  (1017 309)  (1017 309)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.input_2_2
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (1 6)  (983 310)  (983 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1005 310)  (1005 310)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g1_7
 (24 6)  (1006 310)  (1006 310)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g1_7
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 310)  (1016 310)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (50 6)  (1032 310)  (1032 310)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (983 311)  (983 311)  routing T_19_19.glb_netwk_4 <X> T_19_19.glb2local_0
 (3 7)  (985 311)  (985 311)  routing T_19_19.sp12_h_l_23 <X> T_19_19.sp12_v_t_23
 (21 7)  (1003 311)  (1003 311)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g1_7
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 311)  (1018 311)  LC_3 Logic Functioning bit
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (11 8)  (993 312)  (993 312)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_b_8
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 312)  (1019 312)  LC_4 Logic Functioning bit
 (50 8)  (1032 312)  (1032 312)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 313)  (996 313)  routing T_19_19.tnl_op_0 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.tnl_op_0 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp4_r_v_b_33 <X> T_19_19.lc_trk_g2_1
 (21 9)  (1003 313)  (1003 313)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 313)  (1018 313)  LC_4 Logic Functioning bit
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (43 9)  (1025 313)  (1025 313)  LC_4 Logic Functioning bit
 (25 10)  (1007 314)  (1007 314)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g2_6
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g2_6
 (11 12)  (993 316)  (993 316)  routing T_19_19.sp4_h_r_6 <X> T_19_19.sp4_v_b_11
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.rgt_op_3 <X> T_19_19.lc_trk_g3_3
 (25 12)  (1007 316)  (1007 316)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g3_2
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (4 13)  (986 317)  (986 317)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_9
 (6 13)  (988 317)  (988 317)  routing T_19_19.sp4_h_l_36 <X> T_19_19.sp4_h_r_9
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (39 13)  (1021 317)  (1021 317)  LC_6 Logic Functioning bit
 (8 14)  (990 318)  (990 318)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_h_l_47
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (50 14)  (1032 318)  (1032 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit


LogicTile_20_19

 (8 0)  (1044 304)  (1044 304)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_1
 (9 0)  (1045 304)  (1045 304)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_r_1
 (21 0)  (1057 304)  (1057 304)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g0_3
 (22 0)  (1058 304)  (1058 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 304)  (1060 304)  routing T_20_19.lft_op_3 <X> T_20_19.lc_trk_g0_3
 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 304)  (1063 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 304)  (1064 304)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 305)  (1064 305)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g0_3 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 305)  (1071 305)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.input_2_0
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1045 306)  (1045 306)  routing T_20_19.sp4_v_b_1 <X> T_20_19.sp4_h_l_36
 (12 2)  (1048 306)  (1048 306)  routing T_20_19.sp4_h_r_11 <X> T_20_19.sp4_h_l_39
 (13 3)  (1049 307)  (1049 307)  routing T_20_19.sp4_h_r_11 <X> T_20_19.sp4_h_l_39
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.bot_op_1 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (25 4)  (1061 308)  (1061 308)  routing T_20_19.lft_op_2 <X> T_20_19.lc_trk_g1_2
 (26 4)  (1062 308)  (1062 308)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 308)  (1063 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 308)  (1064 308)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 308)  (1065 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (21 5)  (1057 309)  (1057 309)  routing T_20_19.sp4_v_b_11 <X> T_20_19.lc_trk_g1_3
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1060 309)  (1060 309)  routing T_20_19.lft_op_2 <X> T_20_19.lc_trk_g1_2
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 309)  (1064 309)  routing T_20_19.lc_trk_g2_6 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 309)  (1066 309)  routing T_20_19.lc_trk_g3_2 <X> T_20_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 309)  (1068 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 309)  (1071 309)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.input_2_2
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (1 6)  (1037 310)  (1037 310)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 310)  (1064 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (40 6)  (1076 310)  (1076 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (42 6)  (1078 310)  (1078 310)  LC_3 Logic Functioning bit
 (45 6)  (1081 310)  (1081 310)  LC_3 Logic Functioning bit
 (50 6)  (1086 310)  (1086 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1087 310)  (1087 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (1 7)  (1037 311)  (1037 311)  routing T_20_19.glb_netwk_4 <X> T_20_19.glb2local_0
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp4_r_v_b_28 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (1062 311)  (1062 311)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g2_3 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (40 7)  (1076 311)  (1076 311)  LC_3 Logic Functioning bit
 (42 7)  (1078 311)  (1078 311)  LC_3 Logic Functioning bit
 (10 8)  (1046 312)  (1046 312)  routing T_20_19.sp4_v_t_39 <X> T_20_19.sp4_h_r_7
 (15 8)  (1051 312)  (1051 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (16 8)  (1052 312)  (1052 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (17 8)  (1053 312)  (1053 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1054 312)  (1054 312)  routing T_20_19.sp4_h_r_33 <X> T_20_19.lc_trk_g2_1
 (21 8)  (1057 312)  (1057 312)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g2_3
 (22 8)  (1058 312)  (1058 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (6 10)  (1042 314)  (1042 314)  routing T_20_19.sp4_v_b_3 <X> T_20_19.sp4_v_t_43
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.wire_logic_cluster/lc_7/out <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1061 314)  (1061 314)  routing T_20_19.sp4_h_r_38 <X> T_20_19.lc_trk_g2_6
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 314)  (1063 314)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 314)  (1065 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 314)  (1071 314)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_5
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (5 11)  (1041 315)  (1041 315)  routing T_20_19.sp4_v_b_3 <X> T_20_19.sp4_v_t_43
 (22 11)  (1058 315)  (1058 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1059 315)  (1059 315)  routing T_20_19.sp4_h_r_38 <X> T_20_19.lc_trk_g2_6
 (24 11)  (1060 315)  (1060 315)  routing T_20_19.sp4_h_r_38 <X> T_20_19.lc_trk_g2_6
 (26 11)  (1062 315)  (1062 315)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 315)  (1063 315)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 315)  (1066 315)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 315)  (1068 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1069 315)  (1069 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_5
 (34 11)  (1070 315)  (1070 315)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_5
 (41 11)  (1077 315)  (1077 315)  LC_5 Logic Functioning bit
 (28 12)  (1064 316)  (1064 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 316)  (1066 316)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g2_1 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (38 12)  (1074 316)  (1074 316)  LC_6 Logic Functioning bit
 (22 13)  (1058 317)  (1058 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 317)  (1061 317)  routing T_20_19.sp4_r_v_b_42 <X> T_20_19.lc_trk_g3_2
 (30 13)  (1066 317)  (1066 317)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (38 13)  (1074 317)  (1074 317)  LC_6 Logic Functioning bit
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.rgt_op_4 <X> T_20_19.lc_trk_g3_4
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 318)  (1054 318)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g3_5
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 318)  (1059 318)  routing T_20_19.sp4_v_b_47 <X> T_20_19.lc_trk_g3_7
 (24 14)  (1060 318)  (1060 318)  routing T_20_19.sp4_v_b_47 <X> T_20_19.lc_trk_g3_7
 (25 14)  (1061 318)  (1061 318)  routing T_20_19.bnl_op_6 <X> T_20_19.lc_trk_g3_6
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (42 14)  (1078 318)  (1078 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (50 14)  (1086 318)  (1086 318)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1051 319)  (1051 319)  routing T_20_19.rgt_op_4 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1061 319)  (1061 319)  routing T_20_19.bnl_op_6 <X> T_20_19.lc_trk_g3_6
 (27 15)  (1063 319)  (1063 319)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (40 15)  (1076 319)  (1076 319)  LC_7 Logic Functioning bit
 (41 15)  (1077 319)  (1077 319)  LC_7 Logic Functioning bit
 (42 15)  (1078 319)  (1078 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit
 (48 15)  (1084 319)  (1084 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_19

 (11 0)  (1101 304)  (1101 304)  routing T_21_19.sp4_h_r_9 <X> T_21_19.sp4_v_b_2
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 304)  (1114 304)  routing T_21_19.bot_op_3 <X> T_21_19.lc_trk_g0_3
 (25 0)  (1115 304)  (1115 304)  routing T_21_19.bnr_op_2 <X> T_21_19.lc_trk_g0_2
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 304)  (1120 304)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 304)  (1121 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 304)  (1123 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (11 1)  (1101 305)  (1101 305)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_2
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (15 1)  (1105 305)  (1105 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_h_r_0 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1115 305)  (1115 305)  routing T_21_19.bnr_op_2 <X> T_21_19.lc_trk_g0_2
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 305)  (1120 305)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 305)  (1121 305)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 305)  (1127 305)  LC_0 Logic Functioning bit
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (41 1)  (1131 305)  (1131 305)  LC_0 Logic Functioning bit
 (43 1)  (1133 305)  (1133 305)  LC_0 Logic Functioning bit
 (8 2)  (1098 306)  (1098 306)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_h_l_36
 (14 2)  (1104 306)  (1104 306)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g0_4
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 306)  (1117 306)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 306)  (1121 306)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (38 2)  (1128 306)  (1128 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (14 3)  (1104 307)  (1104 307)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_v_t_1 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (26 3)  (1116 307)  (1116 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g3_6 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 307)  (1120 307)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (15 4)  (1105 308)  (1105 308)  routing T_21_19.sp4_h_r_9 <X> T_21_19.lc_trk_g1_1
 (16 4)  (1106 308)  (1106 308)  routing T_21_19.sp4_h_r_9 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1108 308)  (1108 308)  routing T_21_19.sp4_h_r_9 <X> T_21_19.lc_trk_g1_1
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 308)  (1113 308)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (24 4)  (1114 308)  (1114 308)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 308)  (1121 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 308)  (1123 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 308)  (1124 308)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 308)  (1130 308)  LC_2 Logic Functioning bit
 (42 4)  (1132 308)  (1132 308)  LC_2 Logic Functioning bit
 (50 4)  (1140 308)  (1140 308)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (1111 309)  (1111 309)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (22 5)  (1112 309)  (1112 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 309)  (1113 309)  routing T_21_19.sp12_h_r_10 <X> T_21_19.lc_trk_g1_2
 (26 5)  (1116 309)  (1116 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 309)  (1117 309)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 309)  (1120 309)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (40 5)  (1130 309)  (1130 309)  LC_2 Logic Functioning bit
 (41 5)  (1131 309)  (1131 309)  LC_2 Logic Functioning bit
 (43 5)  (1133 309)  (1133 309)  LC_2 Logic Functioning bit
 (11 6)  (1101 310)  (1101 310)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_v_t_40
 (21 6)  (1111 310)  (1111 310)  routing T_21_19.sp4_v_b_7 <X> T_21_19.lc_trk_g1_7
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 310)  (1113 310)  routing T_21_19.sp4_v_b_7 <X> T_21_19.lc_trk_g1_7
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 310)  (1123 310)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (38 6)  (1128 310)  (1128 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (40 6)  (1130 310)  (1130 310)  LC_3 Logic Functioning bit
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (46 6)  (1136 310)  (1136 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1140 310)  (1140 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1142 310)  (1142 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (1093 311)  (1093 311)  routing T_21_19.sp12_h_l_23 <X> T_21_19.sp12_v_t_23
 (11 7)  (1101 311)  (1101 311)  routing T_21_19.sp4_h_r_5 <X> T_21_19.sp4_h_l_40
 (12 7)  (1102 311)  (1102 311)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_v_t_40
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 311)  (1117 311)  routing T_21_19.lc_trk_g1_2 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (38 7)  (1128 311)  (1128 311)  LC_3 Logic Functioning bit
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (48 7)  (1138 311)  (1138 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g2_0
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_v_t_12 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 312)  (1108 312)  routing T_21_19.sp4_v_t_12 <X> T_21_19.lc_trk_g2_1
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 312)  (1127 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (10 9)  (1100 313)  (1100 313)  routing T_21_19.sp4_h_r_2 <X> T_21_19.sp4_v_b_7
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 313)  (1113 313)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (24 9)  (1114 313)  (1114 313)  routing T_21_19.sp4_h_r_34 <X> T_21_19.lc_trk_g2_2
 (26 9)  (1116 313)  (1116 313)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 313)  (1121 313)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1124 313)  (1124 313)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.input_2_4
 (37 9)  (1127 313)  (1127 313)  LC_4 Logic Functioning bit
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (3 10)  (1093 314)  (1093 314)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (11 10)  (1101 314)  (1101 314)  routing T_21_19.sp4_h_l_38 <X> T_21_19.sp4_v_t_45
 (3 11)  (1093 315)  (1093 315)  routing T_21_19.sp12_h_r_1 <X> T_21_19.sp12_h_l_22
 (8 12)  (1098 316)  (1098 316)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_10
 (10 12)  (1100 316)  (1100 316)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_10
 (25 14)  (1115 318)  (1115 318)  routing T_21_19.rgt_op_6 <X> T_21_19.lc_trk_g3_6
 (11 15)  (1101 319)  (1101 319)  routing T_21_19.sp4_h_r_11 <X> T_21_19.sp4_h_l_46
 (14 15)  (1104 319)  (1104 319)  routing T_21_19.sp12_v_b_20 <X> T_21_19.lc_trk_g3_4
 (16 15)  (1106 319)  (1106 319)  routing T_21_19.sp12_v_b_20 <X> T_21_19.lc_trk_g3_4
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (1112 319)  (1112 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1114 319)  (1114 319)  routing T_21_19.rgt_op_6 <X> T_21_19.lc_trk_g3_6


LogicTile_22_19

 (14 0)  (1158 304)  (1158 304)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (16 0)  (1160 304)  (1160 304)  routing T_22_19.sp4_v_b_1 <X> T_22_19.lc_trk_g0_1
 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1162 304)  (1162 304)  routing T_22_19.sp4_v_b_1 <X> T_22_19.lc_trk_g0_1
 (22 0)  (1166 304)  (1166 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1168 304)  (1168 304)  routing T_22_19.top_op_3 <X> T_22_19.lc_trk_g0_3
 (25 0)  (1169 304)  (1169 304)  routing T_22_19.sp4_v_b_10 <X> T_22_19.lc_trk_g0_2
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 304)  (1175 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (39 0)  (1183 304)  (1183 304)  LC_0 Logic Functioning bit
 (40 0)  (1184 304)  (1184 304)  LC_0 Logic Functioning bit
 (42 0)  (1186 304)  (1186 304)  LC_0 Logic Functioning bit
 (14 1)  (1158 305)  (1158 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (16 1)  (1160 305)  (1160 305)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g0_0
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (1165 305)  (1165 305)  routing T_22_19.top_op_3 <X> T_22_19.lc_trk_g0_3
 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1167 305)  (1167 305)  routing T_22_19.sp4_v_b_10 <X> T_22_19.lc_trk_g0_2
 (25 1)  (1169 305)  (1169 305)  routing T_22_19.sp4_v_b_10 <X> T_22_19.lc_trk_g0_2
 (27 1)  (1171 305)  (1171 305)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1177 305)  (1177 305)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.input_2_0
 (35 1)  (1179 305)  (1179 305)  routing T_22_19.lc_trk_g2_2 <X> T_22_19.input_2_0
 (38 1)  (1182 305)  (1182 305)  LC_0 Logic Functioning bit
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (40 1)  (1184 305)  (1184 305)  LC_0 Logic Functioning bit
 (41 1)  (1185 305)  (1185 305)  LC_0 Logic Functioning bit
 (42 1)  (1186 305)  (1186 305)  LC_0 Logic Functioning bit
 (43 1)  (1187 305)  (1187 305)  LC_0 Logic Functioning bit
 (0 2)  (1144 306)  (1144 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_6 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 306)  (1149 306)  routing T_22_19.sp4_v_t_37 <X> T_22_19.sp4_h_l_37
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1162 306)  (1162 306)  routing T_22_19.wire_logic_cluster/lc_5/out <X> T_22_19.lc_trk_g0_5
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g2_4 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 306)  (1182 306)  LC_1 Logic Functioning bit
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (40 2)  (1184 306)  (1184 306)  LC_1 Logic Functioning bit
 (41 2)  (1185 306)  (1185 306)  LC_1 Logic Functioning bit
 (43 2)  (1187 306)  (1187 306)  LC_1 Logic Functioning bit
 (45 2)  (1189 306)  (1189 306)  LC_1 Logic Functioning bit
 (50 2)  (1194 306)  (1194 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1195 306)  (1195 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (1197 306)  (1197 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (6 3)  (1150 307)  (1150 307)  routing T_22_19.sp4_v_t_37 <X> T_22_19.sp4_h_l_37
 (28 3)  (1172 307)  (1172 307)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 307)  (1173 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 307)  (1174 307)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 307)  (1180 307)  LC_1 Logic Functioning bit
 (38 3)  (1182 307)  (1182 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (40 3)  (1184 307)  (1184 307)  LC_1 Logic Functioning bit
 (41 3)  (1185 307)  (1185 307)  LC_1 Logic Functioning bit
 (8 4)  (1152 308)  (1152 308)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_4
 (9 4)  (1153 308)  (1153 308)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_4
 (28 4)  (1172 308)  (1172 308)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g0_3 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_41
 (17 6)  (1161 310)  (1161 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1167 310)  (1167 310)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (24 6)  (1168 310)  (1168 310)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (26 6)  (1170 310)  (1170 310)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 310)  (1178 310)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 310)  (1181 310)  LC_3 Logic Functioning bit
 (39 6)  (1183 310)  (1183 310)  LC_3 Logic Functioning bit
 (42 6)  (1186 310)  (1186 310)  LC_3 Logic Functioning bit
 (45 6)  (1189 310)  (1189 310)  LC_3 Logic Functioning bit
 (50 6)  (1194 310)  (1194 310)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1195 310)  (1195 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23
 (21 7)  (1165 311)  (1165 311)  routing T_22_19.sp4_h_r_7 <X> T_22_19.lc_trk_g1_7
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1167 311)  (1167 311)  routing T_22_19.sp12_h_r_14 <X> T_22_19.lc_trk_g1_6
 (26 7)  (1170 311)  (1170 311)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 311)  (1180 311)  LC_3 Logic Functioning bit
 (38 7)  (1182 311)  (1182 311)  LC_3 Logic Functioning bit
 (41 7)  (1185 311)  (1185 311)  LC_3 Logic Functioning bit
 (43 7)  (1187 311)  (1187 311)  LC_3 Logic Functioning bit
 (47 7)  (1191 311)  (1191 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (1152 312)  (1152 312)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_h_r_7
 (10 8)  (1154 312)  (1154 312)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_h_r_7
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 312)  (1162 312)  routing T_22_19.wire_logic_cluster/lc_1/out <X> T_22_19.lc_trk_g2_1
 (21 8)  (1165 312)  (1165 312)  routing T_22_19.wire_logic_cluster/lc_3/out <X> T_22_19.lc_trk_g2_3
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1170 312)  (1170 312)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 312)  (1175 312)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_5 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (1183 312)  (1183 312)  LC_4 Logic Functioning bit
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (42 8)  (1186 312)  (1186 312)  LC_4 Logic Functioning bit
 (14 9)  (1158 313)  (1158 313)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g2_0
 (15 9)  (1159 313)  (1159 313)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g2_0
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_h_r_24 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1166 313)  (1166 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 313)  (1176 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1177 313)  (1177 313)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.input_2_4
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (39 9)  (1183 313)  (1183 313)  LC_4 Logic Functioning bit
 (40 9)  (1184 313)  (1184 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (42 9)  (1186 313)  (1186 313)  LC_4 Logic Functioning bit
 (43 9)  (1187 313)  (1187 313)  LC_4 Logic Functioning bit
 (5 10)  (1149 314)  (1149 314)  routing T_22_19.sp4_v_b_6 <X> T_22_19.sp4_h_l_43
 (12 10)  (1156 314)  (1156 314)  routing T_22_19.sp4_v_b_8 <X> T_22_19.sp4_h_l_45
 (17 10)  (1161 314)  (1161 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1170 314)  (1170 314)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 314)  (1175 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 314)  (1177 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 314)  (1182 314)  LC_5 Logic Functioning bit
 (39 10)  (1183 314)  (1183 314)  LC_5 Logic Functioning bit
 (40 10)  (1184 314)  (1184 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (45 10)  (1189 314)  (1189 314)  LC_5 Logic Functioning bit
 (48 10)  (1192 314)  (1192 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1194 314)  (1194 314)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1197 314)  (1197 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (17 11)  (1161 315)  (1161 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 315)  (1174 315)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 315)  (1175 315)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (38 11)  (1182 315)  (1182 315)  LC_5 Logic Functioning bit
 (39 11)  (1183 315)  (1183 315)  LC_5 Logic Functioning bit
 (40 11)  (1184 315)  (1184 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (1 12)  (1145 316)  (1145 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 316)  (1162 316)  routing T_22_19.wire_logic_cluster/lc_1/out <X> T_22_19.lc_trk_g3_1
 (26 12)  (1170 316)  (1170 316)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 316)  (1172 316)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 316)  (1174 316)  routing T_22_19.lc_trk_g3_4 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 316)  (1175 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 316)  (1179 316)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (37 12)  (1181 316)  (1181 316)  LC_6 Logic Functioning bit
 (38 12)  (1182 316)  (1182 316)  LC_6 Logic Functioning bit
 (42 12)  (1186 316)  (1186 316)  LC_6 Logic Functioning bit
 (45 12)  (1189 316)  (1189 316)  LC_6 Logic Functioning bit
 (51 12)  (1195 316)  (1195 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (1 13)  (1145 317)  (1145 317)  routing T_22_19.glb_netwk_4 <X> T_22_19.glb2local_3
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 317)  (1176 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1177 317)  (1177 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (34 13)  (1178 317)  (1178 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (35 13)  (1179 317)  (1179 317)  routing T_22_19.lc_trk_g3_7 <X> T_22_19.input_2_6
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (38 13)  (1182 317)  (1182 317)  LC_6 Logic Functioning bit
 (39 13)  (1183 317)  (1183 317)  LC_6 Logic Functioning bit
 (46 13)  (1190 317)  (1190 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1192 317)  (1192 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (1149 318)  (1149 318)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (8 14)  (1152 318)  (1152 318)  routing T_22_19.sp4_h_r_10 <X> T_22_19.sp4_h_l_47
 (14 14)  (1158 318)  (1158 318)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g3_4
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 318)  (1162 318)  routing T_22_19.wire_logic_cluster/lc_5/out <X> T_22_19.lc_trk_g3_5
 (22 14)  (1166 318)  (1166 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 318)  (1167 318)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7
 (24 14)  (1168 318)  (1168 318)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7
 (4 15)  (1148 319)  (1148 319)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (6 15)  (1150 319)  (1150 319)  routing T_22_19.sp4_v_t_38 <X> T_22_19.sp4_h_l_44
 (14 15)  (1158 319)  (1158 319)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g3_4
 (15 15)  (1159 319)  (1159 319)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g3_4
 (16 15)  (1160 319)  (1160 319)  routing T_22_19.sp4_h_r_44 <X> T_22_19.lc_trk_g3_4
 (17 15)  (1161 319)  (1161 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (1165 319)  (1165 319)  routing T_22_19.sp4_h_r_31 <X> T_22_19.lc_trk_g3_7


LogicTile_23_19

 (11 0)  (1209 304)  (1209 304)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_v_b_2
 (12 1)  (1210 305)  (1210 305)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_v_b_2
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g1_1 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 306)  (1229 306)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 306)  (1238 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (42 2)  (1240 306)  (1240 306)  LC_1 Logic Functioning bit
 (43 2)  (1241 306)  (1241 306)  LC_1 Logic Functioning bit
 (52 2)  (1250 306)  (1250 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (1224 307)  (1224 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 307)  (1225 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g3_2 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 307)  (1229 307)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (1238 307)  (1238 307)  LC_1 Logic Functioning bit
 (42 3)  (1240 307)  (1240 307)  LC_1 Logic Functioning bit
 (4 4)  (1202 308)  (1202 308)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_v_b_3
 (15 4)  (1213 308)  (1213 308)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g1_1
 (16 4)  (1214 308)  (1214 308)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g1_1
 (17 4)  (1215 308)  (1215 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 308)  (1216 308)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g1_1
 (27 4)  (1225 308)  (1225 308)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 308)  (1227 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 308)  (1228 308)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (18 5)  (1216 309)  (1216 309)  routing T_23_19.sp4_h_l_4 <X> T_23_19.lc_trk_g1_1
 (28 5)  (1226 309)  (1226 309)  routing T_23_19.lc_trk_g2_0 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (41 5)  (1239 309)  (1239 309)  LC_2 Logic Functioning bit
 (43 5)  (1241 309)  (1241 309)  LC_2 Logic Functioning bit
 (16 7)  (1214 311)  (1214 311)  routing T_23_19.sp12_h_r_12 <X> T_23_19.lc_trk_g1_4
 (17 7)  (1215 311)  (1215 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (6 8)  (1204 312)  (1204 312)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_v_b_6
 (11 8)  (1209 312)  (1209 312)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_b_8
 (14 8)  (1212 312)  (1212 312)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (15 8)  (1213 312)  (1213 312)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (16 8)  (1214 312)  (1214 312)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (5 9)  (1203 313)  (1203 313)  routing T_23_19.sp4_v_t_38 <X> T_23_19.sp4_v_b_6
 (15 9)  (1213 313)  (1213 313)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (16 9)  (1214 313)  (1214 313)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g2_0
 (17 9)  (1215 313)  (1215 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1216 313)  (1216 313)  routing T_23_19.sp4_h_r_25 <X> T_23_19.lc_trk_g2_1
 (1 10)  (1199 314)  (1199 314)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (1199 315)  (1199 315)  routing T_23_19.glb_netwk_4 <X> T_23_19.glb2local_2
 (4 11)  (1202 315)  (1202 315)  routing T_23_19.sp4_v_b_1 <X> T_23_19.sp4_h_l_43
 (4 12)  (1202 316)  (1202 316)  routing T_23_19.sp4_v_t_44 <X> T_23_19.sp4_v_b_9
 (9 13)  (1207 317)  (1207 317)  routing T_23_19.sp4_v_t_47 <X> T_23_19.sp4_v_b_10
 (22 13)  (1220 317)  (1220 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1221 317)  (1221 317)  routing T_23_19.sp4_v_b_42 <X> T_23_19.lc_trk_g3_2
 (24 13)  (1222 317)  (1222 317)  routing T_23_19.sp4_v_b_42 <X> T_23_19.lc_trk_g3_2
 (4 14)  (1202 318)  (1202 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (6 14)  (1204 318)  (1204 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (8 14)  (1206 318)  (1206 318)  routing T_23_19.sp4_v_t_47 <X> T_23_19.sp4_h_l_47
 (9 14)  (1207 318)  (1207 318)  routing T_23_19.sp4_v_t_47 <X> T_23_19.sp4_h_l_47
 (12 14)  (1210 318)  (1210 318)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46
 (5 15)  (1203 319)  (1203 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (11 15)  (1209 319)  (1209 319)  routing T_23_19.sp4_v_t_46 <X> T_23_19.sp4_h_l_46


LogicTile_24_19

 (15 0)  (1267 304)  (1267 304)  routing T_24_19.bot_op_1 <X> T_24_19.lc_trk_g0_1
 (17 0)  (1269 304)  (1269 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1274 304)  (1274 304)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1276 304)  (1276 304)  routing T_24_19.bot_op_3 <X> T_24_19.lc_trk_g0_3
 (25 0)  (1277 304)  (1277 304)  routing T_24_19.lft_op_2 <X> T_24_19.lc_trk_g0_2
 (15 1)  (1267 305)  (1267 305)  routing T_24_19.bot_op_0 <X> T_24_19.lc_trk_g0_0
 (17 1)  (1269 305)  (1269 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1274 305)  (1274 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 305)  (1276 305)  routing T_24_19.lft_op_2 <X> T_24_19.lc_trk_g0_2
 (3 3)  (1255 307)  (1255 307)  routing T_24_19.sp12_v_b_0 <X> T_24_19.sp12_h_l_23
 (4 3)  (1256 307)  (1256 307)  routing T_24_19.sp4_h_r_4 <X> T_24_19.sp4_h_l_37
 (6 3)  (1258 307)  (1258 307)  routing T_24_19.sp4_h_r_4 <X> T_24_19.sp4_h_l_37
 (8 3)  (1260 307)  (1260 307)  routing T_24_19.sp4_h_l_36 <X> T_24_19.sp4_v_t_36
 (10 4)  (1262 308)  (1262 308)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_h_r_4
 (14 4)  (1266 308)  (1266 308)  routing T_24_19.sp4_h_r_8 <X> T_24_19.lc_trk_g1_0
 (16 4)  (1268 308)  (1268 308)  routing T_24_19.sp12_h_l_14 <X> T_24_19.lc_trk_g1_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 308)  (1287 308)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_2
 (38 4)  (1290 308)  (1290 308)  LC_2 Logic Functioning bit
 (39 4)  (1291 308)  (1291 308)  LC_2 Logic Functioning bit
 (40 4)  (1292 308)  (1292 308)  LC_2 Logic Functioning bit
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (42 4)  (1294 308)  (1294 308)  LC_2 Logic Functioning bit
 (15 5)  (1267 309)  (1267 309)  routing T_24_19.sp4_h_r_8 <X> T_24_19.lc_trk_g1_0
 (16 5)  (1268 309)  (1268 309)  routing T_24_19.sp4_h_r_8 <X> T_24_19.lc_trk_g1_0
 (17 5)  (1269 309)  (1269 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (1270 309)  (1270 309)  routing T_24_19.sp12_h_l_14 <X> T_24_19.lc_trk_g1_1
 (27 5)  (1279 309)  (1279 309)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 309)  (1283 309)  routing T_24_19.lc_trk_g0_3 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 309)  (1284 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (1285 309)  (1285 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_2
 (34 5)  (1286 309)  (1286 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_2
 (35 5)  (1287 309)  (1287 309)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_2
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (40 5)  (1292 309)  (1292 309)  LC_2 Logic Functioning bit
 (43 5)  (1295 309)  (1295 309)  LC_2 Logic Functioning bit
 (28 6)  (1280 310)  (1280 310)  routing T_24_19.lc_trk_g2_0 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (38 6)  (1290 310)  (1290 310)  LC_3 Logic Functioning bit
 (39 6)  (1291 310)  (1291 310)  LC_3 Logic Functioning bit
 (40 6)  (1292 310)  (1292 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (50 6)  (1302 310)  (1302 310)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1304 310)  (1304 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (1279 311)  (1279 311)  routing T_24_19.lc_trk_g1_0 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 311)  (1283 311)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 311)  (1289 311)  LC_3 Logic Functioning bit
 (38 7)  (1290 311)  (1290 311)  LC_3 Logic Functioning bit
 (41 7)  (1293 311)  (1293 311)  LC_3 Logic Functioning bit
 (11 8)  (1263 312)  (1263 312)  routing T_24_19.sp4_v_t_40 <X> T_24_19.sp4_v_b_8
 (14 8)  (1266 312)  (1266 312)  routing T_24_19.sp4_h_l_21 <X> T_24_19.lc_trk_g2_0
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (12 9)  (1264 313)  (1264 313)  routing T_24_19.sp4_v_t_40 <X> T_24_19.sp4_v_b_8
 (15 9)  (1267 313)  (1267 313)  routing T_24_19.sp4_h_l_21 <X> T_24_19.lc_trk_g2_0
 (16 9)  (1268 313)  (1268 313)  routing T_24_19.sp4_h_l_21 <X> T_24_19.lc_trk_g2_0
 (17 9)  (1269 313)  (1269 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1270 313)  (1270 313)  routing T_24_19.sp4_r_v_b_33 <X> T_24_19.lc_trk_g2_1
 (14 10)  (1266 314)  (1266 314)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g2_4
 (21 10)  (1273 314)  (1273 314)  routing T_24_19.sp4_h_l_34 <X> T_24_19.lc_trk_g2_7
 (22 10)  (1274 314)  (1274 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 314)  (1275 314)  routing T_24_19.sp4_h_l_34 <X> T_24_19.lc_trk_g2_7
 (24 10)  (1276 314)  (1276 314)  routing T_24_19.sp4_h_l_34 <X> T_24_19.lc_trk_g2_7
 (15 11)  (1267 315)  (1267 315)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g2_4
 (16 11)  (1268 315)  (1268 315)  routing T_24_19.sp4_h_r_36 <X> T_24_19.lc_trk_g2_4
 (17 11)  (1269 315)  (1269 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (1273 315)  (1273 315)  routing T_24_19.sp4_h_l_34 <X> T_24_19.lc_trk_g2_7
 (4 12)  (1256 316)  (1256 316)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_v_b_9
 (13 12)  (1265 316)  (1265 316)  routing T_24_19.sp4_v_t_46 <X> T_24_19.sp4_v_b_11
 (26 12)  (1278 316)  (1278 316)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 316)  (1279 316)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 316)  (1280 316)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 316)  (1281 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 316)  (1282 316)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 316)  (1285 316)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 316)  (1288 316)  LC_6 Logic Functioning bit
 (37 12)  (1289 316)  (1289 316)  LC_6 Logic Functioning bit
 (38 12)  (1290 316)  (1290 316)  LC_6 Logic Functioning bit
 (39 12)  (1291 316)  (1291 316)  LC_6 Logic Functioning bit
 (41 12)  (1293 316)  (1293 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (28 13)  (1280 317)  (1280 317)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 317)  (1281 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 317)  (1282 317)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (38 13)  (1290 317)  (1290 317)  LC_6 Logic Functioning bit
 (21 14)  (1273 318)  (1273 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7
 (22 14)  (1274 318)  (1274 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 318)  (1275 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7
 (24 14)  (1276 318)  (1276 318)  routing T_24_19.sp4_h_r_39 <X> T_24_19.lc_trk_g3_7
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 318)  (1286 318)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 318)  (1289 318)  LC_7 Logic Functioning bit
 (39 14)  (1291 318)  (1291 318)  LC_7 Logic Functioning bit
 (40 14)  (1292 318)  (1292 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (42 14)  (1294 318)  (1294 318)  LC_7 Logic Functioning bit
 (47 14)  (1299 318)  (1299 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (1302 318)  (1302 318)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (1255 319)  (1255 319)  routing T_24_19.sp12_h_l_22 <X> T_24_19.sp12_v_t_22
 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 319)  (1277 319)  routing T_24_19.sp4_r_v_b_46 <X> T_24_19.lc_trk_g3_6
 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 319)  (1280 319)  routing T_24_19.lc_trk_g2_7 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit
 (40 15)  (1292 319)  (1292 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 306)  (1311 306)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_37
 (22 2)  (1328 306)  (1328 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 306)  (1329 306)  routing T_25_19.sp4_v_b_23 <X> T_25_19.lc_trk_g0_7
 (24 2)  (1330 306)  (1330 306)  routing T_25_19.sp4_v_b_23 <X> T_25_19.lc_trk_g0_7
 (6 3)  (1312 307)  (1312 307)  routing T_25_19.sp4_v_t_37 <X> T_25_19.sp4_h_l_37
 (5 6)  (1311 310)  (1311 310)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_38
 (12 6)  (1318 310)  (1318 310)  routing T_25_19.sp4_v_b_5 <X> T_25_19.sp4_h_l_40
 (6 7)  (1312 311)  (1312 311)  routing T_25_19.sp4_v_t_38 <X> T_25_19.sp4_h_l_38
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (8 9)  (1314 313)  (1314 313)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_b_7
 (9 9)  (1315 313)  (1315 313)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_b_7
 (10 9)  (1316 313)  (1316 313)  routing T_25_19.sp4_h_l_36 <X> T_25_19.sp4_v_b_7
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g0_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (2 10)  (1308 314)  (1308 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (10 10)  (1316 314)  (1316 314)  routing T_25_19.sp4_v_b_2 <X> T_25_19.sp4_h_l_42
 (12 10)  (1318 314)  (1318 314)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (11 11)  (1317 315)  (1317 315)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (17 11)  (1323 315)  (1323 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 12)  (1310 316)  (1310 316)  routing T_25_19.sp4_v_t_44 <X> T_25_19.sp4_v_b_9
 (0 14)  (1306 318)  (1306 318)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (11 14)  (1317 318)  (1317 318)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_v_t_46
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g2_4 <X> T_25_19.wire_bram/ram/RE
 (3 15)  (1309 319)  (1309 319)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_v_t_22
 (4 15)  (1310 319)  (1310 319)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_h_l_44
 (6 15)  (1312 319)  (1312 319)  routing T_25_19.sp4_h_r_1 <X> T_25_19.sp4_h_l_44
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (12 15)  (1318 319)  (1318 319)  routing T_25_19.sp4_v_b_8 <X> T_25_19.sp4_v_t_46
 (13 15)  (1319 319)  (1319 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46


LogicTile_26_19

 (9 1)  (1357 305)  (1357 305)  routing T_26_19.sp4_v_t_36 <X> T_26_19.sp4_v_b_1
 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (13 6)  (1361 310)  (1361 310)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_40
 (11 10)  (1359 314)  (1359 314)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_45
 (12 10)  (1360 314)  (1360 314)  routing T_26_19.sp4_v_b_8 <X> T_26_19.sp4_h_l_45
 (12 11)  (1360 315)  (1360 315)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_45
 (8 14)  (1356 318)  (1356 318)  routing T_26_19.sp4_v_t_47 <X> T_26_19.sp4_h_l_47
 (9 14)  (1357 318)  (1357 318)  routing T_26_19.sp4_v_t_47 <X> T_26_19.sp4_h_l_47


LogicTile_29_19

 (8 2)  (1518 306)  (1518 306)  routing T_29_19.sp4_h_r_1 <X> T_29_19.sp4_h_l_36
 (3 3)  (1513 307)  (1513 307)  routing T_29_19.sp12_v_b_0 <X> T_29_19.sp12_h_l_23
 (3 10)  (1513 314)  (1513 314)  routing T_29_19.sp12_h_r_1 <X> T_29_19.sp12_h_l_22
 (3 11)  (1513 315)  (1513 315)  routing T_29_19.sp12_h_r_1 <X> T_29_19.sp12_h_l_22


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (4 5)  (1568 309)  (1568 309)  routing T_30_19.sp4_v_t_47 <X> T_30_19.sp4_h_r_3


LogicTile_32_19

 (15 6)  (1687 310)  (1687 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (16 6)  (1688 310)  (1688 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (17 6)  (1689 310)  (1689 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1690 310)  (1690 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (22 8)  (1694 312)  (1694 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1695 312)  (1695 312)  routing T_32_19.sp4_h_r_27 <X> T_32_19.lc_trk_g2_3
 (24 8)  (1696 312)  (1696 312)  routing T_32_19.sp4_h_r_27 <X> T_32_19.lc_trk_g2_3
 (21 9)  (1693 313)  (1693 313)  routing T_32_19.sp4_h_r_27 <X> T_32_19.lc_trk_g2_3
 (16 10)  (1688 314)  (1688 314)  routing T_32_19.sp4_v_t_16 <X> T_32_19.lc_trk_g2_5
 (17 10)  (1689 314)  (1689 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1690 314)  (1690 314)  routing T_32_19.sp4_v_t_16 <X> T_32_19.lc_trk_g2_5
 (22 12)  (1694 316)  (1694 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1695 316)  (1695 316)  routing T_32_19.sp12_v_b_19 <X> T_32_19.lc_trk_g3_3
 (21 13)  (1693 317)  (1693 317)  routing T_32_19.sp12_v_b_19 <X> T_32_19.lc_trk_g3_3
 (26 14)  (1698 318)  (1698 318)  routing T_32_19.lc_trk_g2_5 <X> T_32_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1699 318)  (1699 318)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1701 318)  (1701 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1702 318)  (1702 318)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1704 318)  (1704 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1705 318)  (1705 318)  routing T_32_19.lc_trk_g3_3 <X> T_32_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1706 318)  (1706 318)  routing T_32_19.lc_trk_g3_3 <X> T_32_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (1712 318)  (1712 318)  LC_7 Logic Functioning bit
 (47 14)  (1719 318)  (1719 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (1700 319)  (1700 319)  routing T_32_19.lc_trk_g2_5 <X> T_32_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1701 319)  (1701 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1703 319)  (1703 319)  routing T_32_19.lc_trk_g3_3 <X> T_32_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1704 319)  (1704 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1705 319)  (1705 319)  routing T_32_19.lc_trk_g2_3 <X> T_32_19.input_2_7
 (35 15)  (1707 319)  (1707 319)  routing T_32_19.lc_trk_g2_3 <X> T_32_19.input_2_7


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (14 6)  (1740 310)  (1740 310)  routing T_33_19.span4_vert_t_14 <X> T_33_19.span4_horz_13
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (2 9)  (1728 313)  (1728 313)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g1_7 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (5 14)  (12 302)  (12 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (7 14)  (10 302)  (10 302)  Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
 (8 14)  (9 302)  (9 302)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7
 (8 15)  (9 303)  (9 303)  routing T_0_18.span12_horz_7 <X> T_0_18.lc_trk_g1_7


LogicTile_6_18

 (4 9)  (292 297)  (292 297)  routing T_6_18.sp4_v_t_36 <X> T_6_18.sp4_h_r_6


LogicTile_7_18

 (3 0)  (345 288)  (345 288)  routing T_7_18.sp12_v_t_23 <X> T_7_18.sp12_v_b_0
 (0 2)  (342 290)  (342 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (342 292)  (342 292)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 4)  (343 292)  (343 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (31 4)  (373 292)  (373 292)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g1_4 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (39 4)  (381 292)  (381 292)  LC_2 Logic Functioning bit
 (45 4)  (387 292)  (387 292)  LC_2 Logic Functioning bit
 (0 5)  (342 293)  (342 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (1 5)  (343 293)  (343 293)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/cen
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (39 5)  (381 293)  (381 293)  LC_2 Logic Functioning bit
 (14 6)  (356 294)  (356 294)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g1_4
 (14 7)  (356 295)  (356 295)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g1_4
 (16 7)  (358 295)  (358 295)  routing T_7_18.sp4_v_t_1 <X> T_7_18.lc_trk_g1_4
 (17 7)  (359 295)  (359 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_v_t_30 <X> T_7_18.lc_trk_g3_3
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_4 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


RAM_Tile_8_18

 (11 0)  (407 288)  (407 288)  routing T_8_18.sp4_h_r_9 <X> T_8_18.sp4_v_b_2
 (17 0)  (413 288)  (413 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (414 288)  (414 288)  routing T_8_18.bnr_op_1 <X> T_8_18.lc_trk_g0_1
 (29 0)  (425 288)  (425 288)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g0_1 wire_bram/ram/WDATA_7
 (18 1)  (414 289)  (414 289)  routing T_8_18.bnr_op_1 <X> T_8_18.lc_trk_g0_1
 (0 2)  (396 290)  (396 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_6 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (424 290)  (424 290)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_6
 (29 2)  (425 290)  (425 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_4 wire_bram/ram/WDATA_6
 (30 2)  (426 290)  (426 290)  routing T_8_18.lc_trk_g2_4 <X> T_8_18.wire_bram/ram/WDATA_6
 (14 3)  (410 291)  (410 291)  routing T_8_18.sp4_r_v_b_28 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (27 4)  (423 292)  (423 292)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_bram/ram/WDATA_5
 (28 4)  (424 292)  (424 292)  routing T_8_18.lc_trk_g3_0 <X> T_8_18.wire_bram/ram/WDATA_5
 (29 4)  (425 292)  (425 292)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g3_0 wire_bram/ram/WDATA_5
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g2_2 <X> T_8_18.wire_bram/ram/WCLKE
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (8 5)  (404 293)  (404 293)  routing T_8_18.sp4_h_r_4 <X> T_8_18.sp4_v_b_4
 (17 6)  (413 294)  (413 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (423 294)  (423 294)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WDATA_4
 (29 6)  (425 294)  (425 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_4
 (30 6)  (426 294)  (426 294)  routing T_8_18.lc_trk_g1_5 <X> T_8_18.wire_bram/ram/WDATA_4
 (18 7)  (414 295)  (414 295)  routing T_8_18.sp4_r_v_b_29 <X> T_8_18.lc_trk_g1_5
 (16 8)  (412 296)  (412 296)  routing T_8_18.sp4_v_b_33 <X> T_8_18.lc_trk_g2_1
 (17 8)  (413 296)  (413 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (414 296)  (414 296)  routing T_8_18.sp4_v_b_33 <X> T_8_18.lc_trk_g2_1
 (27 8)  (423 296)  (423 296)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (28 8)  (424 296)  (424 296)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (18 9)  (414 297)  (414 297)  routing T_8_18.sp4_v_b_33 <X> T_8_18.lc_trk_g2_1
 (22 9)  (418 297)  (418 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 297)  (419 297)  routing T_8_18.sp4_v_t_31 <X> T_8_18.lc_trk_g2_2
 (24 9)  (420 297)  (420 297)  routing T_8_18.sp4_v_t_31 <X> T_8_18.lc_trk_g2_2
 (30 9)  (426 297)  (426 297)  routing T_8_18.lc_trk_g3_2 <X> T_8_18.wire_bram/ram/WDATA_3
 (27 10)  (423 298)  (423 298)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_2
 (28 10)  (424 298)  (424 298)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_2
 (29 10)  (425 298)  (425 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_2
 (14 11)  (410 299)  (410 299)  routing T_8_18.sp4_h_l_17 <X> T_8_18.lc_trk_g2_4
 (15 11)  (411 299)  (411 299)  routing T_8_18.sp4_h_l_17 <X> T_8_18.lc_trk_g2_4
 (16 11)  (412 299)  (412 299)  routing T_8_18.sp4_h_l_17 <X> T_8_18.lc_trk_g2_4
 (17 11)  (413 299)  (413 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (30 11)  (426 299)  (426 299)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WDATA_2
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g3_3
 (24 12)  (420 300)  (420 300)  routing T_8_18.sp4_v_t_30 <X> T_8_18.lc_trk_g3_3
 (28 12)  (424 300)  (424 300)  routing T_8_18.lc_trk_g2_1 <X> T_8_18.wire_bram/ram/WDATA_1
 (29 12)  (425 300)  (425 300)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g2_1 wire_bram/ram/WDATA_1
 (17 13)  (413 301)  (413 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (418 301)  (418 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (419 301)  (419 301)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g3_2
 (24 13)  (420 301)  (420 301)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g3_2
 (25 13)  (421 301)  (421 301)  routing T_8_18.sp4_h_l_15 <X> T_8_18.lc_trk_g3_2
 (0 14)  (396 302)  (396 302)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (411 302)  (411 302)  routing T_8_18.sp4_v_b_45 <X> T_8_18.lc_trk_g3_5
 (16 14)  (412 302)  (412 302)  routing T_8_18.sp4_v_b_45 <X> T_8_18.lc_trk_g3_5
 (17 14)  (413 302)  (413 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (29 14)  (425 302)  (425 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_0
 (30 14)  (426 302)  (426 302)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WDATA_0
 (0 15)  (396 303)  (396 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g3_5 <X> T_8_18.wire_bram/ram/WE
 (8 15)  (404 303)  (404 303)  routing T_8_18.sp4_h_r_10 <X> T_8_18.sp4_v_t_47
 (9 15)  (405 303)  (405 303)  routing T_8_18.sp4_h_r_10 <X> T_8_18.sp4_v_t_47


LogicTile_9_18

 (3 2)  (441 290)  (441 290)  routing T_9_18.sp12_v_t_23 <X> T_9_18.sp12_h_l_23
 (31 4)  (469 292)  (469 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 292)  (471 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 292)  (472 292)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 292)  (478 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (42 4)  (480 292)  (480 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (41 5)  (479 293)  (479 293)  LC_2 Logic Functioning bit
 (42 5)  (480 293)  (480 293)  LC_2 Logic Functioning bit
 (43 5)  (481 293)  (481 293)  LC_2 Logic Functioning bit
 (48 5)  (486 293)  (486 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 7)  (452 295)  (452 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (15 7)  (453 295)  (453 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (16 7)  (454 295)  (454 295)  routing T_9_18.sp4_h_r_4 <X> T_9_18.lc_trk_g1_4
 (17 7)  (455 295)  (455 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 295)  (461 295)  routing T_9_18.sp4_h_r_6 <X> T_9_18.lc_trk_g1_6
 (24 7)  (462 295)  (462 295)  routing T_9_18.sp4_h_r_6 <X> T_9_18.lc_trk_g1_6
 (25 7)  (463 295)  (463 295)  routing T_9_18.sp4_h_r_6 <X> T_9_18.lc_trk_g1_6
 (27 8)  (465 296)  (465 296)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (38 9)  (476 297)  (476 297)  LC_4 Logic Functioning bit
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (51 10)  (489 298)  (489 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (39 11)  (477 299)  (477 299)  LC_5 Logic Functioning bit
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.tnr_op_3 <X> T_9_18.lc_trk_g3_3
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g1_4 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (38 13)  (476 301)  (476 301)  LC_6 Logic Functioning bit
 (14 14)  (452 302)  (452 302)  routing T_9_18.bnl_op_4 <X> T_9_18.lc_trk_g3_4
 (14 15)  (452 303)  (452 303)  routing T_9_18.bnl_op_4 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_10_18

 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 290)  (528 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (13 3)  (505 291)  (505 291)  routing T_10_18.sp4_v_b_9 <X> T_10_18.sp4_h_l_39
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (48 3)  (540 291)  (540 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (8 4)  (500 292)  (500 292)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_h_r_4
 (9 4)  (501 292)  (501 292)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_h_r_4
 (10 6)  (502 294)  (502 294)  routing T_10_18.sp4_v_b_11 <X> T_10_18.sp4_h_l_41
 (15 6)  (507 294)  (507 294)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (26 6)  (518 294)  (518 294)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (38 6)  (530 294)  (530 294)  LC_3 Logic Functioning bit
 (18 7)  (510 295)  (510 295)  routing T_10_18.top_op_5 <X> T_10_18.lc_trk_g1_5
 (21 7)  (513 295)  (513 295)  routing T_10_18.sp4_h_l_10 <X> T_10_18.lc_trk_g1_7
 (22 7)  (514 295)  (514 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 295)  (516 295)  routing T_10_18.top_op_6 <X> T_10_18.lc_trk_g1_6
 (25 7)  (517 295)  (517 295)  routing T_10_18.top_op_6 <X> T_10_18.lc_trk_g1_6
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (39 7)  (531 295)  (531 295)  LC_3 Logic Functioning bit
 (48 7)  (540 295)  (540 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (506 296)  (506 296)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g2_0
 (5 9)  (497 297)  (497 297)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_b_6
 (15 9)  (507 297)  (507 297)  routing T_10_18.rgt_op_0 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (4 10)  (496 298)  (496 298)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_t_43
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (5 11)  (497 299)  (497 299)  routing T_10_18.sp4_h_r_6 <X> T_10_18.sp4_v_t_43
 (5 12)  (497 300)  (497 300)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_h_r_9
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (4 13)  (496 301)  (496 301)  routing T_10_18.sp4_h_l_43 <X> T_10_18.sp4_h_r_9
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g1_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 301)  (523 301)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (38 13)  (530 301)  (530 301)  LC_6 Logic Functioning bit
 (51 13)  (543 301)  (543 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit
 (51 15)  (543 303)  (543 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_18

 (15 0)  (561 288)  (561 288)  routing T_11_18.sp4_h_l_4 <X> T_11_18.lc_trk_g0_1
 (16 0)  (562 288)  (562 288)  routing T_11_18.sp4_h_l_4 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 288)  (564 288)  routing T_11_18.sp4_h_l_4 <X> T_11_18.lc_trk_g0_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (18 1)  (564 289)  (564 289)  routing T_11_18.sp4_h_l_4 <X> T_11_18.lc_trk_g0_1
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 293)  (546 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 294)  (569 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.sp4_v_b_23 <X> T_11_18.lc_trk_g1_7
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (46 12)  (592 300)  (592 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (554 301)  (554 301)  routing T_11_18.sp4_h_r_10 <X> T_11_18.sp4_v_b_10
 (14 13)  (560 301)  (560 301)  routing T_11_18.sp4_h_r_24 <X> T_11_18.lc_trk_g3_0
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_h_r_24 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_h_r_24 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (41 13)  (587 301)  (587 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (0 14)  (546 302)  (546 302)  routing T_11_18.glb_netwk_4 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (37 14)  (583 302)  (583 302)  LC_7 Logic Functioning bit
 (38 14)  (584 302)  (584 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (45 14)  (591 302)  (591 302)  LC_7 Logic Functioning bit
 (46 14)  (592 302)  (592 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (37 15)  (583 303)  (583 303)  LC_7 Logic Functioning bit
 (38 15)  (584 303)  (584 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (53 1)  (653 289)  (653 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (601 292)  (601 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 292)  (621 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 292)  (623 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.sp4_h_r_11 <X> T_12_18.lc_trk_g1_3
 (0 5)  (600 293)  (600 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (1 5)  (601 293)  (601 293)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_7/cen
 (9 6)  (609 294)  (609 294)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_41
 (10 6)  (610 294)  (610 294)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_41
 (12 13)  (612 301)  (612 301)  routing T_12_18.sp4_h_r_11 <X> T_12_18.sp4_v_b_11
 (0 14)  (600 302)  (600 302)  routing T_12_18.glb_netwk_4 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 302)  (603 302)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22
 (8 14)  (608 302)  (608 302)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_l_47
 (9 14)  (609 302)  (609 302)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_l_47
 (10 14)  (610 302)  (610 302)  routing T_12_18.sp4_v_t_41 <X> T_12_18.sp4_h_l_47
 (3 15)  (603 303)  (603 303)  routing T_12_18.sp12_h_r_1 <X> T_12_18.sp12_v_t_22
 (4 15)  (604 303)  (604 303)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_44
 (6 15)  (606 303)  (606 303)  routing T_12_18.sp4_h_r_1 <X> T_12_18.sp4_h_l_44
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_h_r_30 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.sp4_v_b_19 <X> T_13_18.lc_trk_g0_3
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (659 290)  (659 290)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_37
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (6 3)  (660 291)  (660 291)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_37
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (47 3)  (701 291)  (701 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (655 292)  (655 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp12_h_r_11 <X> T_13_18.lc_trk_g1_3
 (0 5)  (654 293)  (654 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (1 5)  (655 293)  (655 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/cen
 (11 8)  (665 296)  (665 296)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_v_b_8
 (13 8)  (667 296)  (667 296)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_v_b_8
 (19 13)  (673 301)  (673 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (10 14)  (664 302)  (664 302)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_h_l_47


LogicTile_14_18

 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (752 288)  (752 288)  LC_0 Logic Functioning bit
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.top_op_2 <X> T_14_18.lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.top_op_2 <X> T_14_18.lc_trk_g0_2
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (50 1)  (758 289)  (758 289)  Carry_In_Mux bit 

 (13 2)  (721 290)  (721 290)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_39
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (735 290)  (735 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (44 2)  (752 290)  (752 290)  LC_1 Logic Functioning bit
 (12 3)  (720 291)  (720 291)  routing T_14_18.sp4_h_r_2 <X> T_14_18.sp4_v_t_39
 (14 3)  (722 291)  (722 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.top_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (726 291)  (726 291)  routing T_14_18.sp4_r_v_b_29 <X> T_14_18.lc_trk_g0_5
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (741 291)  (741 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_1
 (34 3)  (742 291)  (742 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (735 292)  (735 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (743 292)  (743 292)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (44 4)  (752 292)  (752 292)  LC_2 Logic Functioning bit
 (11 5)  (719 293)  (719 293)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_h_r_5
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_h_r_5
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_2
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (15 6)  (723 294)  (723 294)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (44 6)  (752 294)  (752 294)  LC_3 Logic Functioning bit
 (18 7)  (726 295)  (726 295)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g1_5
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (44 8)  (752 296)  (752 296)  LC_4 Logic Functioning bit
 (4 9)  (712 297)  (712 297)  routing T_14_18.sp4_v_t_36 <X> T_14_18.sp4_h_r_6
 (15 9)  (723 297)  (723 297)  routing T_14_18.rgt_op_0 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 297)  (743 297)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.input_2_4
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (5 10)  (713 298)  (713 298)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_h_l_43
 (14 10)  (722 298)  (722 298)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (44 10)  (752 298)  (752 298)  LC_5 Logic Functioning bit
 (6 11)  (714 299)  (714 299)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_h_l_43
 (15 11)  (723 299)  (723 299)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_r_v_b_38 <X> T_14_18.lc_trk_g2_6
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (6 12)  (714 300)  (714 300)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_v_b_9
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 300)  (732 300)  routing T_14_18.tnr_op_3 <X> T_14_18.lc_trk_g3_3
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_v_b_26 <X> T_14_18.lc_trk_g3_2
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (44 12)  (752 300)  (752 300)  LC_6 Logic Functioning bit
 (5 13)  (713 301)  (713 301)  routing T_14_18.sp4_v_t_43 <X> T_14_18.sp4_v_b_9
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_v_b_26 <X> T_14_18.lc_trk_g3_2
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (34 13)  (742 301)  (742 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (35 13)  (743 301)  (743 301)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.input_2_6
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (53 13)  (761 301)  (761 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.input_2_7
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g0_0
 (25 0)  (787 288)  (787 288)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 289)  (786 289)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g0_2
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 289)  (796 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_0
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.input_2_1
 (40 2)  (802 290)  (802 290)  LC_1 Logic Functioning bit
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.input_2_1
 (34 3)  (796 291)  (796 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.input_2_1
 (51 3)  (813 291)  (813 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (776 292)  (776 292)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g1_0
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 8)  (777 296)  (777 296)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 296)  (790 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (18 9)  (780 297)  (780 297)  routing T_15_18.tnl_op_1 <X> T_15_18.lc_trk_g2_1
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.input_2_4
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (21 12)  (783 300)  (783 300)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (783 301)  (783 301)  routing T_15_18.bnl_op_3 <X> T_15_18.lc_trk_g3_3
 (19 14)  (781 302)  (781 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (787 302)  (787 302)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (834 289)  (834 289)  routing T_16_18.sp4_r_v_b_34 <X> T_16_18.lc_trk_g0_1
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (14 3)  (830 291)  (830 291)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp4_h_l_10 <X> T_16_18.lc_trk_g1_7
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (1 8)  (817 296)  (817 296)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (48 8)  (864 296)  (864 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (817 297)  (817 297)  routing T_16_18.glb_netwk_4 <X> T_16_18.glb2local_1
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (46 9)  (862 297)  (862 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (867 297)  (867 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (25 11)  (841 299)  (841 299)  routing T_16_18.sp4_h_r_30 <X> T_16_18.lc_trk_g2_6
 (15 12)  (831 300)  (831 300)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g3_1
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.sp4_h_r_33 <X> T_16_18.lc_trk_g3_1
 (12 14)  (828 302)  (828 302)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_h_l_46
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 302)  (851 302)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_7
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (13 15)  (829 303)  (829 303)  routing T_16_18.sp4_h_r_8 <X> T_16_18.sp4_h_l_46
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 303)  (841 303)  routing T_16_18.sp4_r_v_b_46 <X> T_16_18.lc_trk_g3_6
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_7
 (34 15)  (850 303)  (850 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (52 15)  (868 303)  (868 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 288)  (897 288)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.sp4_v_b_19 <X> T_17_18.lc_trk_g0_3
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 288)  (904 288)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (41 1)  (915 289)  (915 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (47 8)  (921 296)  (921 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp12_v_b_12 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (14 12)  (888 300)  (888 300)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (15 13)  (889 301)  (889 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (16 13)  (890 301)  (890 301)  routing T_17_18.sp4_h_r_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (14 14)  (888 302)  (888 302)  routing T_17_18.sp12_v_t_3 <X> T_17_18.lc_trk_g3_4
 (14 15)  (888 303)  (888 303)  routing T_17_18.sp12_v_t_3 <X> T_17_18.lc_trk_g3_4
 (15 15)  (889 303)  (889 303)  routing T_17_18.sp12_v_t_3 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_18_18

 (22 1)  (950 289)  (950 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 289)  (951 289)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g0_2
 (24 1)  (952 289)  (952 289)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g0_2
 (25 1)  (953 289)  (953 289)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g0_2
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (942 291)  (942 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (15 3)  (943 291)  (943 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (16 3)  (944 291)  (944 291)  routing T_18_18.sp4_h_r_4 <X> T_18_18.lc_trk_g0_4
 (17 3)  (945 291)  (945 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (951 291)  (951 291)  routing T_18_18.sp12_h_r_14 <X> T_18_18.lc_trk_g0_6
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 294)  (959 294)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 294)  (963 294)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (46 6)  (974 294)  (974 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (936 295)  (936 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (9 7)  (937 295)  (937 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (10 7)  (938 295)  (938 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (26 7)  (954 295)  (954 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 295)  (956 295)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (961 295)  (961 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (34 7)  (962 295)  (962 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (35 7)  (963 295)  (963 295)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.input_2_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (40 7)  (968 295)  (968 295)  LC_3 Logic Functioning bit
 (42 7)  (970 295)  (970 295)  LC_3 Logic Functioning bit
 (10 8)  (938 296)  (938 296)  routing T_18_18.sp4_v_t_39 <X> T_18_18.sp4_h_r_7
 (25 12)  (953 300)  (953 300)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (5 13)  (933 301)  (933 301)  routing T_18_18.sp4_h_r_9 <X> T_18_18.sp4_v_b_9
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (24 13)  (952 301)  (952 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (25 13)  (953 301)  (953 301)  routing T_18_18.sp4_h_r_42 <X> T_18_18.lc_trk_g3_2
 (4 15)  (932 303)  (932 303)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_h_l_44
 (6 15)  (934 303)  (934 303)  routing T_18_18.sp4_h_r_1 <X> T_18_18.sp4_h_l_44
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_18

 (15 0)  (997 288)  (997 288)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (16 0)  (998 288)  (998 288)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (14 1)  (996 289)  (996 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (15 1)  (997 289)  (997 289)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (1000 289)  (1000 289)  routing T_19_18.sp4_h_r_1 <X> T_19_18.lc_trk_g0_1
 (21 1)  (1003 289)  (1003 289)  routing T_19_18.sp4_r_v_b_32 <X> T_19_18.lc_trk_g0_3
 (15 2)  (997 290)  (997 290)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g0_5
 (16 2)  (998 290)  (998 290)  routing T_19_18.sp4_v_b_21 <X> T_19_18.lc_trk_g0_5
 (17 2)  (999 290)  (999 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (1004 290)  (1004 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 290)  (1005 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (24 2)  (1006 290)  (1006 290)  routing T_19_18.sp4_v_b_23 <X> T_19_18.lc_trk_g0_7
 (11 4)  (993 292)  (993 292)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_v_b_5
 (25 4)  (1007 292)  (1007 292)  routing T_19_18.sp4_v_b_10 <X> T_19_18.lc_trk_g1_2
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 292)  (1012 292)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 292)  (1022 292)  LC_2 Logic Functioning bit
 (42 4)  (1024 292)  (1024 292)  LC_2 Logic Functioning bit
 (46 4)  (1028 292)  (1028 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 293)  (1005 293)  routing T_19_18.sp4_v_b_10 <X> T_19_18.lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.sp4_v_b_10 <X> T_19_18.lc_trk_g1_2
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g0_7 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (1022 293)  (1022 293)  LC_2 Logic Functioning bit
 (42 5)  (1024 293)  (1024 293)  LC_2 Logic Functioning bit
 (46 5)  (1028 293)  (1028 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (51 5)  (1033 293)  (1033 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (997 294)  (997 294)  routing T_19_18.sp4_h_r_13 <X> T_19_18.lc_trk_g1_5
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp4_h_r_13 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 294)  (1000 294)  routing T_19_18.sp4_h_r_13 <X> T_19_18.lc_trk_g1_5
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 294)  (1006 294)  routing T_19_18.bot_op_7 <X> T_19_18.lc_trk_g1_7
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 296)  (1017 296)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_4
 (40 8)  (1022 296)  (1022 296)  LC_4 Logic Functioning bit
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 297)  (1012 297)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 297)  (1016 297)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_4
 (52 9)  (1034 297)  (1034 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (990 298)  (990 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (9 10)  (991 298)  (991 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (10 10)  (992 298)  (992 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (15 10)  (997 298)  (997 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1006 298)  (1006 298)  routing T_19_18.tnr_op_7 <X> T_19_18.lc_trk_g2_7
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 298)  (1010 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 298)  (1012 298)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 298)  (1013 298)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 298)  (1022 298)  LC_5 Logic Functioning bit
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 299)  (1014 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (51 11)  (1033 299)  (1033 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (1003 300)  (1003 300)  routing T_19_18.sp4_v_t_14 <X> T_19_18.lc_trk_g3_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1005 300)  (1005 300)  routing T_19_18.sp4_v_t_14 <X> T_19_18.lc_trk_g3_3
 (26 12)  (1008 300)  (1008 300)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 300)  (1010 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g0_5 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 300)  (1022 300)  LC_6 Logic Functioning bit
 (42 12)  (1024 300)  (1024 300)  LC_6 Logic Functioning bit
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 301)  (1012 301)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (53 13)  (1035 301)  (1035 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (9 14)  (991 302)  (991 302)  routing T_19_18.sp4_v_b_10 <X> T_19_18.sp4_h_l_47
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 302)  (1006 302)  routing T_19_18.tnr_op_7 <X> T_19_18.lc_trk_g3_7
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (30 15)  (1012 303)  (1012 303)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (1061 288)  (1061 288)  routing T_20_18.bnr_op_2 <X> T_20_18.lc_trk_g0_2
 (15 1)  (1051 289)  (1051 289)  routing T_20_18.bot_op_0 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1061 289)  (1061 289)  routing T_20_18.bnr_op_2 <X> T_20_18.lc_trk_g0_2
 (15 2)  (1051 290)  (1051 290)  routing T_20_18.bot_op_5 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1058 290)  (1058 290)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (1062 290)  (1062 290)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (52 2)  (1088 290)  (1088 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (47 3)  (1083 291)  (1083 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (1057 292)  (1057 292)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g1_3
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 292)  (1059 292)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g1_3
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 292)  (1064 292)  routing T_20_18.lc_trk_g3_0 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 292)  (1076 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (21 5)  (1057 293)  (1057 293)  routing T_20_18.sp4_v_b_11 <X> T_20_18.lc_trk_g1_3
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 293)  (1064 293)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (15 6)  (1051 294)  (1051 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (16 6)  (1052 294)  (1052 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 294)  (1054 294)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g1_6
 (26 6)  (1062 294)  (1062 294)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (40 6)  (1076 294)  (1076 294)  LC_3 Logic Functioning bit
 (46 6)  (1082 294)  (1082 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1089 294)  (1089 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (15 7)  (1051 295)  (1051 295)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (16 7)  (1052 295)  (1052 295)  routing T_20_18.sp4_h_l_1 <X> T_20_18.lc_trk_g1_4
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp4_h_r_21 <X> T_20_18.lc_trk_g1_5
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 295)  (1060 295)  routing T_20_18.lft_op_6 <X> T_20_18.lc_trk_g1_6
 (27 7)  (1063 295)  (1063 295)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 296)  (1066 296)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 296)  (1070 296)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (14 9)  (1050 297)  (1050 297)  routing T_20_18.tnl_op_0 <X> T_20_18.lc_trk_g2_0
 (15 9)  (1051 297)  (1051 297)  routing T_20_18.tnl_op_0 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp4_r_v_b_33 <X> T_20_18.lc_trk_g2_1
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (51 9)  (1087 297)  (1087 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (19 10)  (1055 298)  (1055 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 298)  (1072 298)  LC_5 Logic Functioning bit
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (42 10)  (1078 298)  (1078 298)  LC_5 Logic Functioning bit
 (43 10)  (1079 298)  (1079 298)  LC_5 Logic Functioning bit
 (48 10)  (1084 298)  (1084 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (1086 298)  (1086 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1087 298)  (1087 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp4_h_r_30 <X> T_20_18.lc_trk_g2_6
 (24 11)  (1060 299)  (1060 299)  routing T_20_18.sp4_h_r_30 <X> T_20_18.lc_trk_g2_6
 (25 11)  (1061 299)  (1061 299)  routing T_20_18.sp4_h_r_30 <X> T_20_18.lc_trk_g2_6
 (26 11)  (1062 299)  (1062 299)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (37 11)  (1073 299)  (1073 299)  LC_5 Logic Functioning bit
 (38 11)  (1074 299)  (1074 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (40 11)  (1076 299)  (1076 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (43 11)  (1079 299)  (1079 299)  LC_5 Logic Functioning bit
 (46 11)  (1082 299)  (1082 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 12)  (1037 300)  (1037 300)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (14 12)  (1050 300)  (1050 300)  routing T_20_18.sp4_v_t_21 <X> T_20_18.lc_trk_g3_0
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (46 12)  (1082 300)  (1082 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (1 13)  (1037 301)  (1037 301)  routing T_20_18.glb_netwk_4 <X> T_20_18.glb2local_3
 (14 13)  (1050 301)  (1050 301)  routing T_20_18.sp4_v_t_21 <X> T_20_18.lc_trk_g3_0
 (16 13)  (1052 301)  (1052 301)  routing T_20_18.sp4_v_t_21 <X> T_20_18.lc_trk_g3_0
 (17 13)  (1053 301)  (1053 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g0_7 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (48 13)  (1084 301)  (1084 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1087 301)  (1087 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1089 301)  (1089 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 302)  (1070 302)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 302)  (1077 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit
 (48 15)  (1084 303)  (1084 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_18

 (15 0)  (1105 288)  (1105 288)  routing T_21_18.bot_op_1 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1112 288)  (1112 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1114 288)  (1114 288)  routing T_21_18.bot_op_3 <X> T_21_18.lc_trk_g0_3
 (25 0)  (1115 288)  (1115 288)  routing T_21_18.wire_logic_cluster/lc_2/out <X> T_21_18.lc_trk_g0_2
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 288)  (1124 288)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (38 0)  (1128 288)  (1128 288)  LC_0 Logic Functioning bit
 (48 0)  (1138 288)  (1138 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (1143 288)  (1143 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (1120 289)  (1120 289)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 289)  (1121 289)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 289)  (1126 289)  LC_0 Logic Functioning bit
 (38 1)  (1128 289)  (1128 289)  LC_0 Logic Functioning bit
 (53 1)  (1143 289)  (1143 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 290)  (1111 290)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 290)  (1113 290)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (53 2)  (1143 290)  (1143 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (1111 291)  (1111 291)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g0_7
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (24 3)  (1114 291)  (1114 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (25 3)  (1115 291)  (1115 291)  routing T_21_18.sp4_h_r_6 <X> T_21_18.lc_trk_g0_6
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 291)  (1121 291)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (53 3)  (1143 291)  (1143 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (1102 292)  (1102 292)  routing T_21_18.sp4_v_b_11 <X> T_21_18.sp4_h_r_5
 (21 4)  (1111 292)  (1111 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (37 4)  (1127 292)  (1127 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (11 5)  (1101 293)  (1101 293)  routing T_21_18.sp4_v_b_11 <X> T_21_18.sp4_h_r_5
 (13 5)  (1103 293)  (1103 293)  routing T_21_18.sp4_v_b_11 <X> T_21_18.sp4_h_r_5
 (16 5)  (1106 293)  (1106 293)  routing T_21_18.sp12_h_r_8 <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (1111 293)  (1111 293)  routing T_21_18.sp4_h_r_19 <X> T_21_18.lc_trk_g1_3
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1114 293)  (1114 293)  routing T_21_18.bot_op_2 <X> T_21_18.lc_trk_g1_2
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (37 5)  (1127 293)  (1127 293)  LC_2 Logic Functioning bit
 (38 5)  (1128 293)  (1128 293)  LC_2 Logic Functioning bit
 (39 5)  (1129 293)  (1129 293)  LC_2 Logic Functioning bit
 (1 6)  (1091 294)  (1091 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.lft_op_7 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 294)  (1114 294)  routing T_21_18.lft_op_7 <X> T_21_18.lc_trk_g1_7
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 294)  (1125 294)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_3
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (1 7)  (1091 295)  (1091 295)  routing T_21_18.glb_netwk_4 <X> T_21_18.glb2local_0
 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_t_41
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 295)  (1122 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 295)  (1123 295)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.input_2_3
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (53 7)  (1143 295)  (1143 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1104 296)  (1104 296)  routing T_21_18.sp4_v_b_24 <X> T_21_18.lc_trk_g2_0
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 296)  (1120 296)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 296)  (1123 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (46 8)  (1136 296)  (1136 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1138 296)  (1138 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1140 296)  (1140 296)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1142 296)  (1142 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (16 9)  (1106 297)  (1106 297)  routing T_21_18.sp4_v_b_24 <X> T_21_18.lc_trk_g2_0
 (17 9)  (1107 297)  (1107 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 297)  (1117 297)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (16 10)  (1106 298)  (1106 298)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g2_5
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1108 298)  (1108 298)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g2_5
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 298)  (1123 298)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (18 11)  (1108 299)  (1108 299)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g2_5
 (26 11)  (1116 299)  (1116 299)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 299)  (1117 299)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (39 11)  (1129 299)  (1129 299)  LC_5 Logic Functioning bit
 (46 11)  (1136 299)  (1136 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (1142 299)  (1142 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (1106 300)  (1106 300)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g3_1
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g3_1
 (25 12)  (1115 300)  (1115 300)  routing T_21_18.sp4_h_r_42 <X> T_21_18.lc_trk_g3_2
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 300)  (1118 300)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (50 12)  (1140 300)  (1140 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1104 301)  (1104 301)  routing T_21_18.sp4_r_v_b_40 <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (1108 301)  (1108 301)  routing T_21_18.sp4_v_b_33 <X> T_21_18.lc_trk_g3_1
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_h_r_42 <X> T_21_18.lc_trk_g3_2
 (24 13)  (1114 301)  (1114 301)  routing T_21_18.sp4_h_r_42 <X> T_21_18.lc_trk_g3_2
 (25 13)  (1115 301)  (1115 301)  routing T_21_18.sp4_h_r_42 <X> T_21_18.lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g0_3 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (1128 301)  (1128 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (46 13)  (1136 301)  (1136 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (16 14)  (1106 302)  (1106 302)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 302)  (1121 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 302)  (1123 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 302)  (1124 302)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_7/in_3
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (18 15)  (1108 303)  (1108 303)  routing T_21_18.sp4_v_b_37 <X> T_21_18.lc_trk_g3_5
 (26 15)  (1116 303)  (1116 303)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 303)  (1120 303)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1123 303)  (1123 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (34 15)  (1124 303)  (1124 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.input_2_7
 (40 15)  (1130 303)  (1130 303)  LC_7 Logic Functioning bit
 (42 15)  (1132 303)  (1132 303)  LC_7 Logic Functioning bit
 (53 15)  (1143 303)  (1143 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_18

 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g0_1
 (26 0)  (1170 288)  (1170 288)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 288)  (1179 288)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.input_2_0
 (37 0)  (1181 288)  (1181 288)  LC_0 Logic Functioning bit
 (39 0)  (1183 288)  (1183 288)  LC_0 Logic Functioning bit
 (40 0)  (1184 288)  (1184 288)  LC_0 Logic Functioning bit
 (41 0)  (1185 288)  (1185 288)  LC_0 Logic Functioning bit
 (42 0)  (1186 288)  (1186 288)  LC_0 Logic Functioning bit
 (13 1)  (1157 289)  (1157 289)  routing T_22_18.sp4_v_t_44 <X> T_22_18.sp4_h_r_2
 (15 1)  (1159 289)  (1159 289)  routing T_22_18.bot_op_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (27 1)  (1171 289)  (1171 289)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 289)  (1175 289)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1179 289)  (1179 289)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.input_2_0
 (39 1)  (1183 289)  (1183 289)  LC_0 Logic Functioning bit
 (40 1)  (1184 289)  (1184 289)  LC_0 Logic Functioning bit
 (41 1)  (1185 289)  (1185 289)  LC_0 Logic Functioning bit
 (43 1)  (1187 289)  (1187 289)  LC_0 Logic Functioning bit
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 290)  (1149 290)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_h_l_37
 (10 2)  (1154 290)  (1154 290)  routing T_22_18.sp4_v_b_8 <X> T_22_18.sp4_h_l_36
 (12 2)  (1156 290)  (1156 290)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_h_l_39
 (25 2)  (1169 290)  (1169 290)  routing T_22_18.sp4_v_t_3 <X> T_22_18.lc_trk_g0_6
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 290)  (1177 290)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 290)  (1182 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (40 2)  (1184 290)  (1184 290)  LC_1 Logic Functioning bit
 (41 2)  (1185 290)  (1185 290)  LC_1 Logic Functioning bit
 (43 2)  (1187 290)  (1187 290)  LC_1 Logic Functioning bit
 (45 2)  (1189 290)  (1189 290)  LC_1 Logic Functioning bit
 (50 2)  (1194 290)  (1194 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 290)  (1196 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (1148 291)  (1148 291)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_h_l_37
 (6 3)  (1150 291)  (1150 291)  routing T_22_18.sp4_v_t_43 <X> T_22_18.sp4_h_l_37
 (11 3)  (1155 291)  (1155 291)  routing T_22_18.sp4_v_t_39 <X> T_22_18.sp4_h_l_39
 (22 3)  (1166 291)  (1166 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1167 291)  (1167 291)  routing T_22_18.sp4_v_t_3 <X> T_22_18.lc_trk_g0_6
 (25 3)  (1169 291)  (1169 291)  routing T_22_18.sp4_v_t_3 <X> T_22_18.lc_trk_g0_6
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 291)  (1174 291)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (41 3)  (1185 291)  (1185 291)  LC_1 Logic Functioning bit
 (4 4)  (1148 292)  (1148 292)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (6 4)  (1150 292)  (1150 292)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (11 4)  (1155 292)  (1155 292)  routing T_22_18.sp4_v_t_44 <X> T_22_18.sp4_v_b_5
 (13 4)  (1157 292)  (1157 292)  routing T_22_18.sp4_v_t_44 <X> T_22_18.sp4_v_b_5
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 292)  (1175 292)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 292)  (1178 292)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (5 5)  (1149 293)  (1149 293)  routing T_22_18.sp4_h_l_44 <X> T_22_18.sp4_v_b_3
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g3_1 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 293)  (1174 293)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (41 5)  (1185 293)  (1185 293)  LC_2 Logic Functioning bit
 (43 5)  (1187 293)  (1187 293)  LC_2 Logic Functioning bit
 (15 6)  (1159 294)  (1159 294)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g1_5
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 294)  (1162 294)  routing T_22_18.lft_op_5 <X> T_22_18.lc_trk_g1_5
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1167 294)  (1167 294)  routing T_22_18.sp4_v_b_23 <X> T_22_18.lc_trk_g1_7
 (24 6)  (1168 294)  (1168 294)  routing T_22_18.sp4_v_b_23 <X> T_22_18.lc_trk_g1_7
 (26 6)  (1170 294)  (1170 294)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 294)  (1172 294)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 294)  (1181 294)  LC_3 Logic Functioning bit
 (39 6)  (1183 294)  (1183 294)  LC_3 Logic Functioning bit
 (40 6)  (1184 294)  (1184 294)  LC_3 Logic Functioning bit
 (41 6)  (1185 294)  (1185 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (8 7)  (1152 295)  (1152 295)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_v_t_41
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 295)  (1168 295)  routing T_22_18.top_op_6 <X> T_22_18.lc_trk_g1_6
 (25 7)  (1169 295)  (1169 295)  routing T_22_18.top_op_6 <X> T_22_18.lc_trk_g1_6
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 295)  (1176 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 295)  (1177 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.input_2_3
 (35 7)  (1179 295)  (1179 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.input_2_3
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (40 7)  (1184 295)  (1184 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (43 7)  (1187 295)  (1187 295)  LC_3 Logic Functioning bit
 (15 8)  (1159 296)  (1159 296)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g2_1
 (16 8)  (1160 296)  (1160 296)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g2_1
 (17 8)  (1161 296)  (1161 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 296)  (1162 296)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g2_1
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.bnl_op_3 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1169 296)  (1169 296)  routing T_22_18.rgt_op_2 <X> T_22_18.lc_trk_g2_2
 (18 9)  (1162 297)  (1162 297)  routing T_22_18.sp4_h_r_41 <X> T_22_18.lc_trk_g2_1
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.bnl_op_3 <X> T_22_18.lc_trk_g2_3
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 297)  (1168 297)  routing T_22_18.rgt_op_2 <X> T_22_18.lc_trk_g2_2
 (15 10)  (1159 298)  (1159 298)  routing T_22_18.rgt_op_5 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 298)  (1162 298)  routing T_22_18.rgt_op_5 <X> T_22_18.lc_trk_g2_5
 (25 10)  (1169 298)  (1169 298)  routing T_22_18.sp4_h_r_46 <X> T_22_18.lc_trk_g2_6
 (4 11)  (1148 299)  (1148 299)  routing T_22_18.sp4_v_b_1 <X> T_22_18.sp4_h_l_43
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1167 299)  (1167 299)  routing T_22_18.sp4_h_r_46 <X> T_22_18.lc_trk_g2_6
 (24 11)  (1168 299)  (1168 299)  routing T_22_18.sp4_h_r_46 <X> T_22_18.lc_trk_g2_6
 (25 11)  (1169 299)  (1169 299)  routing T_22_18.sp4_h_r_46 <X> T_22_18.lc_trk_g2_6
 (15 12)  (1159 300)  (1159 300)  routing T_22_18.sp4_v_t_28 <X> T_22_18.lc_trk_g3_1
 (16 12)  (1160 300)  (1160 300)  routing T_22_18.sp4_v_t_28 <X> T_22_18.lc_trk_g3_1
 (17 12)  (1161 300)  (1161 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1169 300)  (1169 300)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 301)  (1167 301)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (25 13)  (1169 301)  (1169 301)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g3_2
 (14 14)  (1158 302)  (1158 302)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g3_4
 (26 14)  (1170 302)  (1170 302)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 302)  (1175 302)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 302)  (1177 302)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (37 14)  (1181 302)  (1181 302)  LC_7 Logic Functioning bit
 (43 14)  (1187 302)  (1187 302)  LC_7 Logic Functioning bit
 (16 15)  (1160 303)  (1160 303)  routing T_22_18.sp4_v_t_17 <X> T_22_18.lc_trk_g3_4
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1171 303)  (1171 303)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 303)  (1172 303)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 303)  (1175 303)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1177 303)  (1177 303)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.input_2_7
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (43 15)  (1187 303)  (1187 303)  LC_7 Logic Functioning bit


LogicTile_23_18

 (3 0)  (1201 288)  (1201 288)  routing T_23_18.sp12_v_t_23 <X> T_23_18.sp12_v_b_0
 (15 0)  (1213 288)  (1213 288)  routing T_23_18.lft_op_1 <X> T_23_18.lc_trk_g0_1
 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1216 288)  (1216 288)  routing T_23_18.lft_op_1 <X> T_23_18.lc_trk_g0_1
 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (37 0)  (1235 288)  (1235 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (39 0)  (1237 288)  (1237 288)  LC_0 Logic Functioning bit
 (44 0)  (1242 288)  (1242 288)  LC_0 Logic Functioning bit
 (36 1)  (1234 289)  (1234 289)  LC_0 Logic Functioning bit
 (37 1)  (1235 289)  (1235 289)  LC_0 Logic Functioning bit
 (38 1)  (1236 289)  (1236 289)  LC_0 Logic Functioning bit
 (39 1)  (1237 289)  (1237 289)  LC_0 Logic Functioning bit
 (49 1)  (1247 289)  (1247 289)  Carry_In_Mux bit 

 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1208 290)  (1208 290)  routing T_23_18.sp4_v_b_8 <X> T_23_18.sp4_h_l_36
 (17 2)  (1215 290)  (1215 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 290)  (1216 290)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g0_5
 (21 2)  (1219 290)  (1219 290)  routing T_23_18.lft_op_7 <X> T_23_18.lc_trk_g0_7
 (22 2)  (1220 290)  (1220 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1222 290)  (1222 290)  routing T_23_18.lft_op_7 <X> T_23_18.lc_trk_g0_7
 (27 2)  (1225 290)  (1225 290)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 290)  (1228 290)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (39 2)  (1237 290)  (1237 290)  LC_1 Logic Functioning bit
 (44 2)  (1242 290)  (1242 290)  LC_1 Logic Functioning bit
 (5 3)  (1203 291)  (1203 291)  routing T_23_18.sp4_h_l_37 <X> T_23_18.sp4_v_t_37
 (22 3)  (1220 291)  (1220 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 291)  (1221 291)  routing T_23_18.sp4_v_b_22 <X> T_23_18.lc_trk_g0_6
 (24 3)  (1222 291)  (1222 291)  routing T_23_18.sp4_v_b_22 <X> T_23_18.lc_trk_g0_6
 (30 3)  (1228 291)  (1228 291)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (38 3)  (1236 291)  (1236 291)  LC_1 Logic Functioning bit
 (39 3)  (1237 291)  (1237 291)  LC_1 Logic Functioning bit
 (21 4)  (1219 292)  (1219 292)  routing T_23_18.lft_op_3 <X> T_23_18.lc_trk_g1_3
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1222 292)  (1222 292)  routing T_23_18.lft_op_3 <X> T_23_18.lc_trk_g1_3
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 292)  (1234 292)  LC_2 Logic Functioning bit
 (37 4)  (1235 292)  (1235 292)  LC_2 Logic Functioning bit
 (38 4)  (1236 292)  (1236 292)  LC_2 Logic Functioning bit
 (39 4)  (1237 292)  (1237 292)  LC_2 Logic Functioning bit
 (44 4)  (1242 292)  (1242 292)  LC_2 Logic Functioning bit
 (36 5)  (1234 293)  (1234 293)  LC_2 Logic Functioning bit
 (37 5)  (1235 293)  (1235 293)  LC_2 Logic Functioning bit
 (38 5)  (1236 293)  (1236 293)  LC_2 Logic Functioning bit
 (39 5)  (1237 293)  (1237 293)  LC_2 Logic Functioning bit
 (21 6)  (1219 294)  (1219 294)  routing T_23_18.wire_logic_cluster/lc_7/out <X> T_23_18.lc_trk_g1_7
 (22 6)  (1220 294)  (1220 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1225 294)  (1225 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 294)  (1228 294)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (39 6)  (1237 294)  (1237 294)  LC_3 Logic Functioning bit
 (44 6)  (1242 294)  (1242 294)  LC_3 Logic Functioning bit
 (30 7)  (1228 295)  (1228 295)  routing T_23_18.lc_trk_g3_7 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (38 7)  (1236 295)  (1236 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (27 8)  (1225 296)  (1225 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 296)  (1226 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 296)  (1228 296)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (37 8)  (1235 296)  (1235 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (39 8)  (1237 296)  (1237 296)  LC_4 Logic Functioning bit
 (44 8)  (1242 296)  (1242 296)  LC_4 Logic Functioning bit
 (36 9)  (1234 297)  (1234 297)  LC_4 Logic Functioning bit
 (37 9)  (1235 297)  (1235 297)  LC_4 Logic Functioning bit
 (38 9)  (1236 297)  (1236 297)  LC_4 Logic Functioning bit
 (39 9)  (1237 297)  (1237 297)  LC_4 Logic Functioning bit
 (12 10)  (1210 298)  (1210 298)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_45
 (14 10)  (1212 298)  (1212 298)  routing T_23_18.sp4_h_r_36 <X> T_23_18.lc_trk_g2_4
 (15 10)  (1213 298)  (1213 298)  routing T_23_18.rgt_op_5 <X> T_23_18.lc_trk_g2_5
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1216 298)  (1216 298)  routing T_23_18.rgt_op_5 <X> T_23_18.lc_trk_g2_5
 (21 10)  (1219 298)  (1219 298)  routing T_23_18.wire_logic_cluster/lc_7/out <X> T_23_18.lc_trk_g2_7
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 298)  (1223 298)  routing T_23_18.wire_logic_cluster/lc_6/out <X> T_23_18.lc_trk_g2_6
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 298)  (1233 298)  routing T_23_18.lc_trk_g0_5 <X> T_23_18.input_2_5
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (39 10)  (1237 298)  (1237 298)  LC_5 Logic Functioning bit
 (40 10)  (1238 298)  (1238 298)  LC_5 Logic Functioning bit
 (42 10)  (1240 298)  (1240 298)  LC_5 Logic Functioning bit
 (43 10)  (1241 298)  (1241 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (11 11)  (1209 299)  (1209 299)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_l_45
 (15 11)  (1213 299)  (1213 299)  routing T_23_18.sp4_h_r_36 <X> T_23_18.lc_trk_g2_4
 (16 11)  (1214 299)  (1214 299)  routing T_23_18.sp4_h_r_36 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (1220 299)  (1220 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 299)  (1228 299)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (1235 299)  (1235 299)  LC_5 Logic Functioning bit
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (40 11)  (1238 299)  (1238 299)  LC_5 Logic Functioning bit
 (42 11)  (1240 299)  (1240 299)  LC_5 Logic Functioning bit
 (48 11)  (1246 299)  (1246 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1249 299)  (1249 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1250 299)  (1250 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (17 12)  (1215 300)  (1215 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 300)  (1216 300)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g3_1
 (26 12)  (1224 300)  (1224 300)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 300)  (1229 300)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 300)  (1233 300)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (37 12)  (1235 300)  (1235 300)  LC_6 Logic Functioning bit
 (38 12)  (1236 300)  (1236 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (40 12)  (1238 300)  (1238 300)  LC_6 Logic Functioning bit
 (42 12)  (1240 300)  (1240 300)  LC_6 Logic Functioning bit
 (43 12)  (1241 300)  (1241 300)  LC_6 Logic Functioning bit
 (45 12)  (1243 300)  (1243 300)  LC_6 Logic Functioning bit
 (52 12)  (1250 300)  (1250 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (1224 301)  (1224 301)  routing T_23_18.lc_trk_g0_6 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 301)  (1228 301)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g0_7 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 301)  (1230 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1231 301)  (1231 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (35 13)  (1233 301)  (1233 301)  routing T_23_18.lc_trk_g2_6 <X> T_23_18.input_2_6
 (36 13)  (1234 301)  (1234 301)  LC_6 Logic Functioning bit
 (38 13)  (1236 301)  (1236 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (43 13)  (1241 301)  (1241 301)  LC_6 Logic Functioning bit
 (14 14)  (1212 302)  (1212 302)  routing T_23_18.bnl_op_4 <X> T_23_18.lc_trk_g3_4
 (21 14)  (1219 302)  (1219 302)  routing T_23_18.bnl_op_7 <X> T_23_18.lc_trk_g3_7
 (22 14)  (1220 302)  (1220 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 302)  (1228 302)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 302)  (1231 302)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 302)  (1232 302)  routing T_23_18.lc_trk_g3_1 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 302)  (1233 302)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (37 14)  (1235 302)  (1235 302)  LC_7 Logic Functioning bit
 (38 14)  (1236 302)  (1236 302)  LC_7 Logic Functioning bit
 (39 14)  (1237 302)  (1237 302)  LC_7 Logic Functioning bit
 (40 14)  (1238 302)  (1238 302)  LC_7 Logic Functioning bit
 (42 14)  (1240 302)  (1240 302)  LC_7 Logic Functioning bit
 (43 14)  (1241 302)  (1241 302)  LC_7 Logic Functioning bit
 (45 14)  (1243 302)  (1243 302)  LC_7 Logic Functioning bit
 (46 14)  (1244 302)  (1244 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (1250 302)  (1250 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (1212 303)  (1212 303)  routing T_23_18.bnl_op_4 <X> T_23_18.lc_trk_g3_4
 (17 15)  (1215 303)  (1215 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (1219 303)  (1219 303)  routing T_23_18.bnl_op_7 <X> T_23_18.lc_trk_g3_7
 (26 15)  (1224 303)  (1224 303)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 303)  (1227 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1230 303)  (1230 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1231 303)  (1231 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (35 15)  (1233 303)  (1233 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (37 15)  (1235 303)  (1235 303)  LC_7 Logic Functioning bit
 (39 15)  (1237 303)  (1237 303)  LC_7 Logic Functioning bit
 (40 15)  (1238 303)  (1238 303)  LC_7 Logic Functioning bit
 (42 15)  (1240 303)  (1240 303)  LC_7 Logic Functioning bit


LogicTile_24_18

 (14 0)  (1266 288)  (1266 288)  routing T_24_18.lft_op_0 <X> T_24_18.lc_trk_g0_0
 (27 0)  (1279 288)  (1279 288)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 288)  (1280 288)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 288)  (1282 288)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 288)  (1288 288)  LC_0 Logic Functioning bit
 (37 0)  (1289 288)  (1289 288)  LC_0 Logic Functioning bit
 (38 0)  (1290 288)  (1290 288)  LC_0 Logic Functioning bit
 (39 0)  (1291 288)  (1291 288)  LC_0 Logic Functioning bit
 (41 0)  (1293 288)  (1293 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (15 1)  (1267 289)  (1267 289)  routing T_24_18.lft_op_0 <X> T_24_18.lc_trk_g0_0
 (17 1)  (1269 289)  (1269 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1278 289)  (1278 289)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 289)  (1280 289)  routing T_24_18.lc_trk_g2_2 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (0 2)  (1252 290)  (1252 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 290)  (1253 290)  routing T_24_18.glb_netwk_6 <X> T_24_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 290)  (1254 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1263 290)  (1263 290)  routing T_24_18.sp4_v_b_11 <X> T_24_18.sp4_v_t_39
 (28 2)  (1280 290)  (1280 290)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 290)  (1281 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 290)  (1282 290)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 290)  (1283 290)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 290)  (1284 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 290)  (1286 290)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 290)  (1288 290)  LC_1 Logic Functioning bit
 (37 2)  (1289 290)  (1289 290)  LC_1 Logic Functioning bit
 (38 2)  (1290 290)  (1290 290)  LC_1 Logic Functioning bit
 (39 2)  (1291 290)  (1291 290)  LC_1 Logic Functioning bit
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (43 2)  (1295 290)  (1295 290)  LC_1 Logic Functioning bit
 (12 3)  (1264 291)  (1264 291)  routing T_24_18.sp4_v_b_11 <X> T_24_18.sp4_v_t_39
 (15 3)  (1267 291)  (1267 291)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g0_4
 (16 3)  (1268 291)  (1268 291)  routing T_24_18.sp4_v_t_9 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (1278 291)  (1278 291)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 291)  (1279 291)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 291)  (1280 291)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 291)  (1283 291)  routing T_24_18.lc_trk_g1_7 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 291)  (1288 291)  LC_1 Logic Functioning bit
 (38 3)  (1290 291)  (1290 291)  LC_1 Logic Functioning bit
 (19 4)  (1271 292)  (1271 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (6 6)  (1258 294)  (1258 294)  routing T_24_18.sp4_h_l_47 <X> T_24_18.sp4_v_t_38
 (17 6)  (1269 294)  (1269 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (1274 294)  (1274 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (1279 294)  (1279 294)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 294)  (1280 294)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 294)  (1281 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 294)  (1282 294)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 294)  (1283 294)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 294)  (1284 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 294)  (1286 294)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 294)  (1288 294)  LC_3 Logic Functioning bit
 (37 6)  (1289 294)  (1289 294)  LC_3 Logic Functioning bit
 (38 6)  (1290 294)  (1290 294)  LC_3 Logic Functioning bit
 (39 6)  (1291 294)  (1291 294)  LC_3 Logic Functioning bit
 (41 6)  (1293 294)  (1293 294)  LC_3 Logic Functioning bit
 (43 6)  (1295 294)  (1295 294)  LC_3 Logic Functioning bit
 (26 7)  (1278 295)  (1278 295)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 295)  (1279 295)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 295)  (1280 295)  routing T_24_18.lc_trk_g3_2 <X> T_24_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 295)  (1281 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 295)  (1282 295)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 295)  (1288 295)  LC_3 Logic Functioning bit
 (38 7)  (1290 295)  (1290 295)  LC_3 Logic Functioning bit
 (26 8)  (1278 296)  (1278 296)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 296)  (1279 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 296)  (1280 296)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 296)  (1283 296)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 296)  (1285 296)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 296)  (1287 296)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.input_2_4
 (39 8)  (1291 296)  (1291 296)  LC_4 Logic Functioning bit
 (40 8)  (1292 296)  (1292 296)  LC_4 Logic Functioning bit
 (42 8)  (1294 296)  (1294 296)  LC_4 Logic Functioning bit
 (22 9)  (1274 297)  (1274 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 297)  (1275 297)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g2_2
 (24 9)  (1276 297)  (1276 297)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g2_2
 (25 9)  (1277 297)  (1277 297)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g2_2
 (27 9)  (1279 297)  (1279 297)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 297)  (1280 297)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 297)  (1283 297)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 297)  (1284 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (38 9)  (1290 297)  (1290 297)  LC_4 Logic Functioning bit
 (39 9)  (1291 297)  (1291 297)  LC_4 Logic Functioning bit
 (40 9)  (1292 297)  (1292 297)  LC_4 Logic Functioning bit
 (41 9)  (1293 297)  (1293 297)  LC_4 Logic Functioning bit
 (42 9)  (1294 297)  (1294 297)  LC_4 Logic Functioning bit
 (43 9)  (1295 297)  (1295 297)  LC_4 Logic Functioning bit
 (3 10)  (1255 298)  (1255 298)  routing T_24_18.sp12_v_t_22 <X> T_24_18.sp12_h_l_22
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1270 298)  (1270 298)  routing T_24_18.wire_logic_cluster/lc_5/out <X> T_24_18.lc_trk_g2_5
 (21 10)  (1273 298)  (1273 298)  routing T_24_18.sp4_h_l_34 <X> T_24_18.lc_trk_g2_7
 (22 10)  (1274 298)  (1274 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 298)  (1275 298)  routing T_24_18.sp4_h_l_34 <X> T_24_18.lc_trk_g2_7
 (24 10)  (1276 298)  (1276 298)  routing T_24_18.sp4_h_l_34 <X> T_24_18.lc_trk_g2_7
 (26 10)  (1278 298)  (1278 298)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 298)  (1285 298)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 298)  (1286 298)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (1290 298)  (1290 298)  LC_5 Logic Functioning bit
 (39 10)  (1291 298)  (1291 298)  LC_5 Logic Functioning bit
 (40 10)  (1292 298)  (1292 298)  LC_5 Logic Functioning bit
 (41 10)  (1293 298)  (1293 298)  LC_5 Logic Functioning bit
 (45 10)  (1297 298)  (1297 298)  LC_5 Logic Functioning bit
 (50 10)  (1302 298)  (1302 298)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1256 299)  (1256 299)  routing T_24_18.sp4_v_b_1 <X> T_24_18.sp4_h_l_43
 (15 11)  (1267 299)  (1267 299)  routing T_24_18.tnr_op_4 <X> T_24_18.lc_trk_g2_4
 (17 11)  (1269 299)  (1269 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1273 299)  (1273 299)  routing T_24_18.sp4_h_l_34 <X> T_24_18.lc_trk_g2_7
 (28 11)  (1280 299)  (1280 299)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 299)  (1283 299)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 299)  (1288 299)  LC_5 Logic Functioning bit
 (37 11)  (1289 299)  (1289 299)  LC_5 Logic Functioning bit
 (38 11)  (1290 299)  (1290 299)  LC_5 Logic Functioning bit
 (39 11)  (1291 299)  (1291 299)  LC_5 Logic Functioning bit
 (40 11)  (1292 299)  (1292 299)  LC_5 Logic Functioning bit
 (41 11)  (1293 299)  (1293 299)  LC_5 Logic Functioning bit
 (53 11)  (1305 299)  (1305 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1266 300)  (1266 300)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (21 12)  (1273 300)  (1273 300)  routing T_24_18.sp4_v_t_14 <X> T_24_18.lc_trk_g3_3
 (22 12)  (1274 300)  (1274 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1275 300)  (1275 300)  routing T_24_18.sp4_v_t_14 <X> T_24_18.lc_trk_g3_3
 (14 13)  (1266 301)  (1266 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (15 13)  (1267 301)  (1267 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (16 13)  (1268 301)  (1268 301)  routing T_24_18.sp4_h_r_40 <X> T_24_18.lc_trk_g3_0
 (17 13)  (1269 301)  (1269 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1274 301)  (1274 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 301)  (1275 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (24 13)  (1276 301)  (1276 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (25 13)  (1277 301)  (1277 301)  routing T_24_18.sp4_h_l_15 <X> T_24_18.lc_trk_g3_2
 (14 14)  (1266 302)  (1266 302)  routing T_24_18.rgt_op_4 <X> T_24_18.lc_trk_g3_4
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 302)  (1270 302)  routing T_24_18.wire_logic_cluster/lc_5/out <X> T_24_18.lc_trk_g3_5
 (22 14)  (1274 302)  (1274 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (15 15)  (1267 303)  (1267 303)  routing T_24_18.rgt_op_4 <X> T_24_18.lc_trk_g3_4
 (17 15)  (1269 303)  (1269 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (1273 303)  (1273 303)  routing T_24_18.sp4_r_v_b_47 <X> T_24_18.lc_trk_g3_7


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 288)  (1331 288)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 289)  (1328 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1329 289)  (1329 289)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (24 1)  (1330 289)  (1330 289)  routing T_25_18.sp4_h_r_10 <X> T_25_18.lc_trk_g0_2
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 290)  (1325 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (6 4)  (1312 292)  (1312 292)  routing T_25_18.sp4_h_r_10 <X> T_25_18.sp4_v_b_3
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g0_2 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (4 6)  (1310 294)  (1310 294)  routing T_25_18.sp4_v_b_3 <X> T_25_18.sp4_v_t_38
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp4_r_v_b_29 <X> T_25_18.lc_trk_g1_5
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (8 12)  (1314 300)  (1314 300)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_h_r_10
 (9 12)  (1315 300)  (1315 300)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_h_r_10
 (10 12)  (1316 300)  (1316 300)  routing T_25_18.sp4_v_b_4 <X> T_25_18.sp4_h_r_10
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WE


LogicTile_26_18

 (3 8)  (1351 296)  (1351 296)  routing T_26_18.sp12_v_t_22 <X> T_26_18.sp12_v_b_1


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_1 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 8)  (12 280)  (12 280)  routing T_0_17.span4_horz_25 <X> T_0_17.lc_trk_g1_1
 (6 8)  (11 280)  (11 280)  routing T_0_17.span4_horz_25 <X> T_0_17.lc_trk_g1_1
 (7 8)  (10 280)  (10 280)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (8 9)  (9 281)  (9 281)  routing T_0_17.span4_horz_25 <X> T_0_17.lc_trk_g1_1


LogicTile_2_17

 (8 2)  (80 274)  (80 274)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_36
 (10 2)  (82 274)  (82 274)  routing T_2_17.sp4_h_r_5 <X> T_2_17.sp4_h_l_36


LogicTile_6_17

 (12 6)  (300 278)  (300 278)  routing T_6_17.sp4_v_t_40 <X> T_6_17.sp4_h_l_40
 (11 7)  (299 279)  (299 279)  routing T_6_17.sp4_v_t_40 <X> T_6_17.sp4_h_l_40


LogicTile_7_17

 (27 0)  (369 272)  (369 272)  routing T_7_17.lc_trk_g1_0 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 272)  (373 272)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 272)  (375 272)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 272)  (376 272)  routing T_7_17.lc_trk_g3_4 <X> T_7_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 272)  (377 272)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.input_2_0
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (44 0)  (386 272)  (386 272)  LC_0 Logic Functioning bit
 (45 0)  (387 272)  (387 272)  LC_0 Logic Functioning bit
 (27 1)  (369 273)  (369 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 273)  (370 273)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 273)  (371 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 273)  (374 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 273)  (375 273)  routing T_7_17.lc_trk_g2_4 <X> T_7_17.input_2_0
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (53 1)  (395 273)  (395 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (342 274)  (342 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (368 274)  (368 274)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (369 274)  (369 274)  routing T_7_17.lc_trk_g1_1 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (44 2)  (386 274)  (386 274)  LC_1 Logic Functioning bit
 (45 2)  (387 274)  (387 274)  LC_1 Logic Functioning bit
 (26 3)  (368 275)  (368 275)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 275)  (370 275)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 275)  (371 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (41 3)  (383 275)  (383 275)  LC_1 Logic Functioning bit
 (43 3)  (385 275)  (385 275)  LC_1 Logic Functioning bit
 (47 3)  (389 275)  (389 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (356 276)  (356 276)  routing T_7_17.wire_logic_cluster/lc_0/out <X> T_7_17.lc_trk_g1_0
 (17 4)  (359 276)  (359 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 276)  (360 276)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g1_1
 (21 4)  (363 276)  (363 276)  routing T_7_17.wire_logic_cluster/lc_3/out <X> T_7_17.lc_trk_g1_3
 (22 4)  (364 276)  (364 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 276)  (367 276)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g1_2
 (27 4)  (369 276)  (369 276)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 276)  (371 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (44 4)  (386 276)  (386 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (17 5)  (359 277)  (359 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (364 277)  (364 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (369 277)  (369 277)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 277)  (370 277)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 277)  (371 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 277)  (372 277)  routing T_7_17.lc_trk_g1_2 <X> T_7_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (383 277)  (383 277)  LC_2 Logic Functioning bit
 (43 5)  (385 277)  (385 277)  LC_2 Logic Functioning bit
 (53 5)  (395 277)  (395 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (356 278)  (356 278)  routing T_7_17.wire_logic_cluster/lc_4/out <X> T_7_17.lc_trk_g1_4
 (26 6)  (368 278)  (368 278)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 278)  (369 278)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 278)  (371 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 278)  (374 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (379 278)  (379 278)  LC_3 Logic Functioning bit
 (39 6)  (381 278)  (381 278)  LC_3 Logic Functioning bit
 (44 6)  (386 278)  (386 278)  LC_3 Logic Functioning bit
 (45 6)  (387 278)  (387 278)  LC_3 Logic Functioning bit
 (17 7)  (359 279)  (359 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (368 279)  (368 279)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 279)  (370 279)  routing T_7_17.lc_trk_g2_7 <X> T_7_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 279)  (371 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 279)  (372 279)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (383 279)  (383 279)  LC_3 Logic Functioning bit
 (43 7)  (385 279)  (385 279)  LC_3 Logic Functioning bit
 (51 7)  (393 279)  (393 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (369 280)  (369 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 280)  (371 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 280)  (372 280)  routing T_7_17.lc_trk_g1_4 <X> T_7_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 280)  (374 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (379 280)  (379 280)  LC_4 Logic Functioning bit
 (39 8)  (381 280)  (381 280)  LC_4 Logic Functioning bit
 (44 8)  (386 280)  (386 280)  LC_4 Logic Functioning bit
 (45 8)  (387 280)  (387 280)  LC_4 Logic Functioning bit
 (27 9)  (369 281)  (369 281)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 281)  (370 281)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 281)  (371 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (383 281)  (383 281)  LC_4 Logic Functioning bit
 (43 9)  (385 281)  (385 281)  LC_4 Logic Functioning bit
 (53 9)  (395 281)  (395 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (346 282)  (346 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (6 10)  (348 282)  (348 282)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (14 10)  (356 282)  (356 282)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g2_4
 (17 10)  (359 282)  (359 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 282)  (360 282)  routing T_7_17.wire_logic_cluster/lc_5/out <X> T_7_17.lc_trk_g2_5
 (22 10)  (364 282)  (364 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (368 282)  (368 282)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 282)  (369 282)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 282)  (370 282)  routing T_7_17.lc_trk_g3_1 <X> T_7_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 282)  (371 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 282)  (374 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (379 282)  (379 282)  LC_5 Logic Functioning bit
 (39 10)  (381 282)  (381 282)  LC_5 Logic Functioning bit
 (45 10)  (387 282)  (387 282)  LC_5 Logic Functioning bit
 (51 10)  (393 282)  (393 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (347 283)  (347 283)  routing T_7_17.sp4_h_r_0 <X> T_7_17.sp4_v_t_43
 (16 11)  (358 283)  (358 283)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g2_4
 (17 11)  (359 283)  (359 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (370 283)  (370 283)  routing T_7_17.lc_trk_g2_5 <X> T_7_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 283)  (371 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (382 283)  (382 283)  LC_5 Logic Functioning bit
 (42 11)  (384 283)  (384 283)  LC_5 Logic Functioning bit
 (17 12)  (359 284)  (359 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_4 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 286)  (356 286)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (16 15)  (358 287)  (358 287)  routing T_7_17.sp4_v_t_17 <X> T_7_17.lc_trk_g3_4
 (17 15)  (359 287)  (359 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


RAM_Tile_8_17

 (28 0)  (424 272)  (424 272)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_15
 (29 0)  (425 272)  (425 272)  Enable bit of Mux _bram/lcb1_0 => lc_trk_g2_5 wire_bram/ram/WDATA_15
 (30 0)  (426 272)  (426 272)  routing T_8_17.lc_trk_g2_5 <X> T_8_17.wire_bram/ram/WDATA_15
 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 274)  (396 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_6 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (410 274)  (410 274)  routing T_8_17.sp4_h_l_9 <X> T_8_17.lc_trk_g0_4
 (21 2)  (417 274)  (417 274)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g0_7
 (22 2)  (418 274)  (418 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_15 lc_trk_g0_7
 (23 2)  (419 274)  (419 274)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g0_7
 (24 2)  (420 274)  (420 274)  routing T_8_17.sp4_h_r_15 <X> T_8_17.lc_trk_g0_7
 (28 2)  (424 274)  (424 274)  routing T_8_17.lc_trk_g2_2 <X> T_8_17.wire_bram/ram/WDATA_14
 (29 2)  (425 274)  (425 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_14
 (14 3)  (410 275)  (410 275)  routing T_8_17.sp4_h_l_9 <X> T_8_17.lc_trk_g0_4
 (15 3)  (411 275)  (411 275)  routing T_8_17.sp4_h_l_9 <X> T_8_17.lc_trk_g0_4
 (16 3)  (412 275)  (412 275)  routing T_8_17.sp4_h_l_9 <X> T_8_17.lc_trk_g0_4
 (17 3)  (413 275)  (413 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (426 275)  (426 275)  routing T_8_17.lc_trk_g2_2 <X> T_8_17.wire_bram/ram/WDATA_14
 (14 4)  (410 276)  (410 276)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g1_0
 (22 4)  (418 276)  (418 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (419 276)  (419 276)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (24 4)  (420 276)  (420 276)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (29 4)  (425 276)  (425 276)  Enable bit of Mux _bram/lcb1_2 => lc_trk_g0_7 wire_bram/ram/WDATA_13
 (30 4)  (426 276)  (426 276)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_bram/ram/WDATA_13
 (15 5)  (411 277)  (411 277)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g1_0
 (16 5)  (412 277)  (412 277)  routing T_8_17.sp4_h_r_8 <X> T_8_17.lc_trk_g1_0
 (17 5)  (413 277)  (413 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (417 277)  (417 277)  routing T_8_17.sp4_h_r_3 <X> T_8_17.lc_trk_g1_3
 (30 5)  (426 277)  (426 277)  routing T_8_17.lc_trk_g0_7 <X> T_8_17.wire_bram/ram/WDATA_13
 (36 5)  (432 277)  (432 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_bram/ram/RDATA_13 sp4_h_r_4
 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (15 6)  (411 278)  (411 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (16 6)  (412 278)  (412 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (17 6)  (413 278)  (413 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (29 6)  (425 278)  (425 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (426 278)  (426 278)  routing T_8_17.lc_trk_g0_4 <X> T_8_17.wire_bram/ram/WDATA_12
 (38 6)  (434 278)  (434 278)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_12 sp4_v_t_27
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (18 7)  (414 279)  (414 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.lc_trk_g1_5
 (14 8)  (410 280)  (410 280)  routing T_8_17.rgt_op_0 <X> T_8_17.lc_trk_g2_0
 (27 8)  (423 280)  (423 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (15 9)  (411 281)  (411 281)  routing T_8_17.rgt_op_0 <X> T_8_17.lc_trk_g2_0
 (17 9)  (413 281)  (413 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (418 281)  (418 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g3_2 <X> T_8_17.wire_bram/ram/WDATA_11
 (4 10)  (400 282)  (400 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (6 10)  (402 282)  (402 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (11 10)  (407 282)  (407 282)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45
 (13 10)  (409 282)  (409 282)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45
 (15 10)  (411 282)  (411 282)  routing T_8_17.sp4_h_r_45 <X> T_8_17.lc_trk_g2_5
 (16 10)  (412 282)  (412 282)  routing T_8_17.sp4_h_r_45 <X> T_8_17.lc_trk_g2_5
 (17 10)  (413 282)  (413 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (414 282)  (414 282)  routing T_8_17.sp4_h_r_45 <X> T_8_17.lc_trk_g2_5
 (27 10)  (423 282)  (423 282)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_10
 (29 10)  (425 282)  (425 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_3 wire_bram/ram/WDATA_10
 (5 11)  (401 283)  (401 283)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (8 11)  (404 283)  (404 283)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_t_42
 (9 11)  (405 283)  (405 283)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_t_42
 (10 11)  (406 283)  (406 283)  routing T_8_17.sp4_h_r_1 <X> T_8_17.sp4_v_t_42
 (12 11)  (408 283)  (408 283)  routing T_8_17.sp4_h_r_2 <X> T_8_17.sp4_v_t_45
 (18 11)  (414 283)  (414 283)  routing T_8_17.sp4_h_r_45 <X> T_8_17.lc_trk_g2_5
 (30 11)  (426 283)  (426 283)  routing T_8_17.lc_trk_g1_3 <X> T_8_17.wire_bram/ram/WDATA_10
 (25 12)  (421 284)  (421 284)  routing T_8_17.rgt_op_2 <X> T_8_17.lc_trk_g3_2
 (27 12)  (423 284)  (423 284)  routing T_8_17.lc_trk_g1_0 <X> T_8_17.wire_bram/ram/WDATA_9
 (29 12)  (425 284)  (425 284)  Enable bit of Mux _bram/lcb1_6 => lc_trk_g1_0 wire_bram/ram/WDATA_9
 (38 12)  (434 284)  (434 284)  Enable bit of Mux _out_links/OutMux1_6 => wire_bram/ram/RDATA_9 sp4_v_b_28
 (22 13)  (418 285)  (418 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (420 285)  (420 285)  routing T_8_17.rgt_op_2 <X> T_8_17.lc_trk_g3_2
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (28 14)  (424 286)  (424 286)  routing T_8_17.lc_trk_g2_0 <X> T_8_17.wire_bram/ram/WDATA_8
 (29 14)  (425 286)  (425 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_8
 (40 14)  (436 286)  (436 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_bram/ram/RDATA_8 sp4_r_v_b_31
 (0 15)  (396 287)  (396 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g1_5 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (27 0)  (465 272)  (465 272)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 272)  (474 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp12_h_r_8 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (26 2)  (464 274)  (464 274)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (43 2)  (481 274)  (481 274)  LC_1 Logic Functioning bit
 (27 3)  (465 275)  (465 275)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 275)  (467 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (14 4)  (452 276)  (452 276)  routing T_9_17.bnr_op_0 <X> T_9_17.lc_trk_g1_0
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (14 5)  (452 277)  (452 277)  routing T_9_17.bnr_op_0 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (25 5)  (463 277)  (463 277)  routing T_9_17.sp4_h_r_2 <X> T_9_17.lc_trk_g1_2
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g1_6 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (6 6)  (444 278)  (444 278)  routing T_9_17.sp4_h_l_47 <X> T_9_17.sp4_v_t_38
 (14 6)  (452 278)  (452 278)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (15 6)  (453 278)  (453 278)  routing T_9_17.lft_op_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (456 278)  (456 278)  routing T_9_17.lft_op_5 <X> T_9_17.lc_trk_g1_5
 (25 6)  (463 278)  (463 278)  routing T_9_17.bnr_op_6 <X> T_9_17.lc_trk_g1_6
 (15 7)  (453 279)  (453 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (16 7)  (454 279)  (454 279)  routing T_9_17.sp4_h_l_1 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (460 279)  (460 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 279)  (463 279)  routing T_9_17.bnr_op_6 <X> T_9_17.lc_trk_g1_6
 (27 8)  (465 280)  (465 280)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 280)  (474 280)  LC_4 Logic Functioning bit
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (51 8)  (489 280)  (489 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (38 9)  (476 281)  (476 281)  LC_4 Logic Functioning bit
 (12 10)  (450 282)  (450 282)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_l_45
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_h_r_31 <X> T_9_17.lc_trk_g2_7
 (24 10)  (462 282)  (462 282)  routing T_9_17.sp4_h_r_31 <X> T_9_17.lc_trk_g2_7
 (26 10)  (464 282)  (464 282)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 282)  (474 282)  LC_5 Logic Functioning bit
 (38 10)  (476 282)  (476 282)  LC_5 Logic Functioning bit
 (46 10)  (484 282)  (484 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp4_h_r_31 <X> T_9_17.lc_trk_g2_7
 (27 11)  (465 283)  (465 283)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 283)  (467 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 283)  (475 283)  LC_5 Logic Functioning bit
 (39 11)  (477 283)  (477 283)  LC_5 Logic Functioning bit
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (51 12)  (489 284)  (489 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 285)  (474 285)  LC_6 Logic Functioning bit
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (31 14)  (469 286)  (469 286)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (478 286)  (478 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (42 14)  (480 286)  (480 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (40 15)  (478 287)  (478 287)  LC_7 Logic Functioning bit
 (41 15)  (479 287)  (479 287)  LC_7 Logic Functioning bit
 (42 15)  (480 287)  (480 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit
 (51 15)  (489 287)  (489 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (47 1)  (539 273)  (539 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 3)  (506 275)  (506 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_r_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (19 4)  (511 276)  (511 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (28 4)  (520 276)  (520 276)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp4_r_v_b_26 <X> T_10_17.lc_trk_g1_2
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (48 5)  (540 277)  (540 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (506 278)  (506 278)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (38 6)  (530 278)  (530 278)  LC_3 Logic Functioning bit
 (15 7)  (507 279)  (507 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (39 7)  (531 279)  (531 279)  LC_3 Logic Functioning bit
 (48 7)  (540 279)  (540 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (10 8)  (502 280)  (502 280)  routing T_10_17.sp4_v_t_39 <X> T_10_17.sp4_h_r_7
 (15 8)  (507 280)  (507 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.rgt_op_1 <X> T_10_17.lc_trk_g2_1
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (46 8)  (538 280)  (538 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (53 10)  (545 282)  (545 282)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (518 283)  (518 283)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (15 12)  (507 284)  (507 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (16 12)  (508 284)  (508 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g3_1
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (47 13)  (539 285)  (539 285)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (3 14)  (495 286)  (495 286)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_t_22
 (14 14)  (506 286)  (506 286)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g3_4
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (3 15)  (495 287)  (495 287)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_v_t_22
 (15 15)  (507 287)  (507 287)  routing T_10_17.rgt_op_4 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_11_17

 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (571 272)  (571 272)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (21 1)  (567 273)  (567 273)  routing T_11_17.sp4_r_v_b_32 <X> T_11_17.lc_trk_g0_3
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 273)  (569 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp4_h_l_7 <X> T_11_17.lc_trk_g0_2
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (559 274)  (559 274)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (6 3)  (552 275)  (552 275)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_h_l_37
 (12 3)  (558 275)  (558 275)  routing T_11_17.sp4_h_r_2 <X> T_11_17.sp4_v_t_39
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (0 4)  (546 276)  (546 276)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (560 276)  (560 276)  routing T_11_17.sp4_h_l_5 <X> T_11_17.lc_trk_g1_0
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 276)  (582 276)  LC_2 Logic Functioning bit
 (37 4)  (583 276)  (583 276)  LC_2 Logic Functioning bit
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (45 4)  (591 276)  (591 276)  LC_2 Logic Functioning bit
 (47 4)  (593 276)  (593 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (546 277)  (546 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_h_l_5 <X> T_11_17.lc_trk_g1_0
 (15 5)  (561 277)  (561 277)  routing T_11_17.sp4_h_l_5 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_h_l_5 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (38 5)  (584 277)  (584 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (21 8)  (567 280)  (567 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (26 9)  (572 281)  (572 281)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (4 10)  (550 282)  (550 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (6 10)  (552 282)  (552 282)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (9 10)  (555 282)  (555 282)  routing T_11_17.sp4_v_b_7 <X> T_11_17.sp4_h_l_42
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (46 10)  (592 282)  (592 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (551 283)  (551 283)  routing T_11_17.sp4_h_r_0 <X> T_11_17.sp4_v_t_43
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (40 11)  (586 283)  (586 283)  LC_5 Logic Functioning bit
 (42 11)  (588 283)  (588 283)  LC_5 Logic Functioning bit
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (567 285)  (567 285)  routing T_11_17.sp4_r_v_b_43 <X> T_11_17.lc_trk_g3_3
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 274)  (608 274)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_h_l_36
 (11 3)  (611 275)  (611 275)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_h_l_39
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 276)  (633 276)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (47 5)  (647 277)  (647 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (605 278)  (605 278)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_h_l_38
 (12 6)  (612 278)  (612 278)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_h_l_40
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (38 6)  (638 278)  (638 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (45 6)  (645 278)  (645 278)  LC_3 Logic Functioning bit
 (4 7)  (604 279)  (604 279)  routing T_12_17.sp4_h_r_0 <X> T_12_17.sp4_h_l_38
 (13 7)  (613 279)  (613 279)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_h_l_40
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (39 7)  (639 279)  (639 279)  LC_3 Logic Functioning bit
 (40 7)  (640 279)  (640 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (47 7)  (647 279)  (647 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (609 280)  (609 280)  routing T_12_17.sp4_h_l_41 <X> T_12_17.sp4_h_r_7
 (10 8)  (610 280)  (610 280)  routing T_12_17.sp4_h_l_41 <X> T_12_17.sp4_h_r_7
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g2_2
 (15 10)  (615 282)  (615 282)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_h_l_16 <X> T_12_17.lc_trk_g2_5
 (26 12)  (626 284)  (626 284)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (36 12)  (636 284)  (636 284)  LC_6 Logic Functioning bit
 (38 12)  (638 284)  (638 284)  LC_6 Logic Functioning bit
 (41 12)  (641 284)  (641 284)  LC_6 Logic Functioning bit
 (43 12)  (643 284)  (643 284)  LC_6 Logic Functioning bit
 (45 12)  (645 284)  (645 284)  LC_6 Logic Functioning bit
 (46 12)  (646 284)  (646 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (627 285)  (627 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 285)  (628 285)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 285)  (629 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 285)  (637 285)  LC_6 Logic Functioning bit
 (39 13)  (639 285)  (639 285)  LC_6 Logic Functioning bit
 (40 13)  (640 285)  (640 285)  LC_6 Logic Functioning bit
 (42 13)  (642 285)  (642 285)  LC_6 Logic Functioning bit
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (4 15)  (604 287)  (604 287)  routing T_12_17.sp4_v_b_4 <X> T_12_17.sp4_h_l_44


LogicTile_13_17

 (5 0)  (659 272)  (659 272)  routing T_13_17.sp4_v_t_37 <X> T_13_17.sp4_h_r_0
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 272)  (688 272)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (48 1)  (702 273)  (702 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (5 12)  (659 284)  (659 284)  routing T_13_17.sp4_v_t_44 <X> T_13_17.sp4_h_r_9
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g3_3
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 15)  (665 287)  (665 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_46
 (13 15)  (667 287)  (667 287)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_46
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_14_17

 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g0_5
 (25 4)  (733 276)  (733 276)  routing T_14_17.bnr_op_2 <X> T_14_17.lc_trk_g1_2
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.bnr_op_2 <X> T_14_17.lc_trk_g1_2
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (11 7)  (719 279)  (719 279)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_h_l_40
 (13 7)  (721 279)  (721 279)  routing T_14_17.sp4_h_r_9 <X> T_14_17.sp4_h_l_40
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_v_b_42 <X> T_14_17.lc_trk_g2_2
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp12_v_b_19 <X> T_14_17.lc_trk_g3_3
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp12_v_b_19 <X> T_14_17.lc_trk_g3_3


LogicTile_15_17

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 274)  (774 274)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_h_l_39
 (6 3)  (768 275)  (768 275)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_37
 (13 3)  (775 275)  (775 275)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_h_l_39
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (765 276)  (765 276)  routing T_15_17.sp12_v_t_23 <X> T_15_17.sp12_h_r_0
 (0 5)  (762 277)  (762 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (5 6)  (767 278)  (767 278)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_38
 (4 7)  (766 279)  (766 279)  routing T_15_17.sp4_h_r_0 <X> T_15_17.sp4_h_l_38
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (51 9)  (813 281)  (813 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 12)  (783 284)  (783 284)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.rgt_op_3 <X> T_15_17.lc_trk_g3_3
 (14 13)  (776 285)  (776 285)  routing T_15_17.sp4_h_r_24 <X> T_15_17.lc_trk_g3_0
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_r_24 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_r_24 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (10 2)  (826 274)  (826 274)  routing T_16_17.sp4_v_b_8 <X> T_16_17.sp4_h_l_36
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (11 3)  (827 275)  (827 275)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_h_l_39
 (13 3)  (829 275)  (829 275)  routing T_16_17.sp4_h_r_6 <X> T_16_17.sp4_h_l_39
 (15 6)  (831 278)  (831 278)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (16 6)  (832 278)  (832 278)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (17 6)  (833 278)  (833 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (46 6)  (862 278)  (862 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (834 279)  (834 279)  routing T_16_17.sp4_h_r_5 <X> T_16_17.lc_trk_g1_5
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (8 11)  (824 283)  (824 283)  routing T_16_17.sp4_h_l_42 <X> T_16_17.sp4_v_t_42
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (1 12)  (817 284)  (817 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (1 13)  (817 285)  (817 285)  routing T_16_17.glb_netwk_4 <X> T_16_17.glb2local_3
 (10 13)  (826 285)  (826 285)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_v_b_10
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_h_r_25 <X> T_16_17.lc_trk_g3_1
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g3_4
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (14 15)  (830 287)  (830 287)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g3_4
 (15 15)  (831 287)  (831 287)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_h_r_44 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.sp4_h_r_2 <X> T_17_17.lc_trk_g1_2
 (21 6)  (895 278)  (895 278)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 278)  (898 278)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (40 6)  (914 278)  (914 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (47 6)  (921 278)  (921 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_38
 (6 7)  (880 279)  (880 279)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_38
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_3
 (35 7)  (909 279)  (909 279)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.input_2_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_r_v_b_36 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_18_17

 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (42 0)  (970 272)  (970 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (46 0)  (974 272)  (974 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (932 273)  (932 273)  routing T_18_17.sp4_v_t_42 <X> T_18_17.sp4_h_r_0
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (936 274)  (936 274)  routing T_18_17.sp4_h_r_5 <X> T_18_17.sp4_h_l_36
 (10 2)  (938 274)  (938 274)  routing T_18_17.sp4_h_r_5 <X> T_18_17.sp4_h_l_36
 (0 4)  (928 276)  (928 276)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 276)  (942 276)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g1_0
 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 8)  (943 280)  (943 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (16 8)  (944 280)  (944 280)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (946 281)  (946 281)  routing T_18_17.sp4_h_r_25 <X> T_18_17.lc_trk_g2_1
 (5 10)  (933 282)  (933 282)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_h_l_43
 (13 10)  (941 282)  (941 282)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_45
 (4 11)  (932 283)  (932 283)  routing T_18_17.sp4_h_r_3 <X> T_18_17.sp4_h_l_43
 (12 11)  (940 283)  (940 283)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_45
 (15 12)  (943 284)  (943 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (16 12)  (944 284)  (944 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 284)  (946 284)  routing T_18_17.sp4_h_r_33 <X> T_18_17.lc_trk_g3_1
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_v_t_30 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_v_t_30 <X> T_18_17.lc_trk_g3_3
 (5 14)  (933 286)  (933 286)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_h_l_44
 (4 15)  (932 287)  (932 287)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_h_l_44


LogicTile_19_17

 (14 0)  (996 272)  (996 272)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g0_0
 (15 0)  (997 272)  (997 272)  routing T_19_17.sp4_h_r_1 <X> T_19_17.lc_trk_g0_1
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp4_h_r_1 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 272)  (1015 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.input_2_0
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (46 0)  (1028 272)  (1028 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (999 273)  (999 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 273)  (1000 273)  routing T_19_17.sp4_h_r_1 <X> T_19_17.lc_trk_g0_1
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (40 1)  (1022 273)  (1022 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_v_b_0 <X> T_19_17.sp4_h_l_37
 (22 2)  (1004 274)  (1004 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 274)  (1006 274)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g0_7
 (17 3)  (999 275)  (999 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (1003 275)  (1003 275)  routing T_19_17.top_op_7 <X> T_19_17.lc_trk_g0_7
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.bnr_op_2 <X> T_19_17.lc_trk_g1_2
 (15 5)  (997 277)  (997 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (16 5)  (998 277)  (998 277)  routing T_19_17.sp4_v_t_5 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 277)  (1007 277)  routing T_19_17.bnr_op_2 <X> T_19_17.lc_trk_g1_2
 (1 6)  (983 278)  (983 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (983 279)  (983 279)  routing T_19_17.glb_netwk_4 <X> T_19_17.glb2local_0
 (14 8)  (996 280)  (996 280)  routing T_19_17.rgt_op_0 <X> T_19_17.lc_trk_g2_0
 (25 8)  (1007 280)  (1007 280)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (15 9)  (997 281)  (997 281)  routing T_19_17.rgt_op_0 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1005 281)  (1005 281)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (25 9)  (1007 281)  (1007 281)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g2_2
 (21 10)  (1003 282)  (1003 282)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g2_7
 (22 10)  (1004 282)  (1004 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 282)  (1017 282)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_5
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (46 10)  (1028 282)  (1028 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_r_v_b_38 <X> T_19_17.lc_trk_g2_6
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 283)  (1015 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_5
 (35 11)  (1017 283)  (1017 283)  routing T_19_17.lc_trk_g2_7 <X> T_19_17.input_2_5
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g0_4 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 286)  (1015 286)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g0_7 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1016 287)  (1016 287)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.input_2_7
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (53 15)  (1035 287)  (1035 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_20_17

 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 272)  (1066 272)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (27 1)  (1063 273)  (1063 273)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 273)  (1066 273)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (41 1)  (1077 273)  (1077 273)  LC_0 Logic Functioning bit
 (43 1)  (1079 273)  (1079 273)  LC_0 Logic Functioning bit
 (47 1)  (1083 273)  (1083 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 274)  (1044 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (9 2)  (1045 274)  (1045 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (10 2)  (1046 274)  (1046 274)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_36
 (17 3)  (1053 275)  (1053 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (1050 276)  (1050 276)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g1_0
 (15 4)  (1051 276)  (1051 276)  routing T_20_17.sp4_h_r_9 <X> T_20_17.lc_trk_g1_1
 (16 4)  (1052 276)  (1052 276)  routing T_20_17.sp4_h_r_9 <X> T_20_17.lc_trk_g1_1
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1054 276)  (1054 276)  routing T_20_17.sp4_h_r_9 <X> T_20_17.lc_trk_g1_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 276)  (1067 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (14 5)  (1050 277)  (1050 277)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g1_0
 (15 5)  (1051 277)  (1051 277)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g1_0
 (16 5)  (1052 277)  (1052 277)  routing T_20_17.sp4_h_l_5 <X> T_20_17.lc_trk_g1_0
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (39 5)  (1075 277)  (1075 277)  LC_2 Logic Functioning bit
 (1 6)  (1037 278)  (1037 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (3 6)  (1039 278)  (1039 278)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_t_23
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 278)  (1063 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 278)  (1064 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 278)  (1065 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 278)  (1066 278)  routing T_20_17.lc_trk_g3_5 <X> T_20_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_0 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (46 6)  (1082 278)  (1082 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1086 278)  (1086 278)  Cascade bit: LH_LC03_inmux02_5

 (1 7)  (1037 279)  (1037 279)  routing T_20_17.glb_netwk_4 <X> T_20_17.glb2local_0
 (3 7)  (1039 279)  (1039 279)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_t_23
 (11 7)  (1047 279)  (1047 279)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_h_l_40
 (13 7)  (1049 279)  (1049 279)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_h_l_40
 (14 7)  (1050 279)  (1050 279)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g1_4
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g1_4
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp4_h_r_4 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 279)  (1060 279)  routing T_20_17.bot_op_6 <X> T_20_17.lc_trk_g1_6
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 280)  (1054 280)  routing T_20_17.bnl_op_1 <X> T_20_17.lc_trk_g2_1
 (27 8)  (1063 280)  (1063 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (14 9)  (1050 281)  (1050 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (15 9)  (1051 281)  (1051 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (16 9)  (1052 281)  (1052 281)  routing T_20_17.sp4_h_r_24 <X> T_20_17.lc_trk_g2_0
 (17 9)  (1053 281)  (1053 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1054 281)  (1054 281)  routing T_20_17.bnl_op_1 <X> T_20_17.lc_trk_g2_1
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 281)  (1064 281)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 281)  (1066 281)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.wire_logic_cluster/lc_5/out <X> T_20_17.lc_trk_g2_5
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g0_4 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (42 10)  (1078 282)  (1078 282)  LC_5 Logic Functioning bit
 (45 10)  (1081 282)  (1081 282)  LC_5 Logic Functioning bit
 (50 10)  (1086 282)  (1086 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1040 283)  (1040 283)  routing T_20_17.sp4_h_r_10 <X> T_20_17.sp4_h_l_43
 (6 11)  (1042 283)  (1042 283)  routing T_20_17.sp4_h_r_10 <X> T_20_17.sp4_h_l_43
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (8 12)  (1044 284)  (1044 284)  routing T_20_17.sp4_v_b_4 <X> T_20_17.sp4_h_r_10
 (9 12)  (1045 284)  (1045 284)  routing T_20_17.sp4_v_b_4 <X> T_20_17.sp4_h_r_10
 (10 12)  (1046 284)  (1046 284)  routing T_20_17.sp4_v_b_4 <X> T_20_17.sp4_h_r_10
 (15 12)  (1051 284)  (1051 284)  routing T_20_17.tnr_op_1 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (4 14)  (1040 286)  (1040 286)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_v_t_44
 (5 14)  (1041 286)  (1041 286)  routing T_20_17.sp4_h_r_6 <X> T_20_17.sp4_h_l_44
 (17 14)  (1053 286)  (1053 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 286)  (1054 286)  routing T_20_17.wire_logic_cluster/lc_5/out <X> T_20_17.lc_trk_g3_5
 (25 14)  (1061 286)  (1061 286)  routing T_20_17.sp4_v_b_38 <X> T_20_17.lc_trk_g3_6
 (4 15)  (1040 287)  (1040 287)  routing T_20_17.sp4_h_r_6 <X> T_20_17.sp4_h_l_44
 (5 15)  (1041 287)  (1041 287)  routing T_20_17.sp4_h_r_9 <X> T_20_17.sp4_v_t_44
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp4_v_b_38 <X> T_20_17.lc_trk_g3_6
 (25 15)  (1061 287)  (1061 287)  routing T_20_17.sp4_v_b_38 <X> T_20_17.lc_trk_g3_6


LogicTile_21_17

 (5 0)  (1095 272)  (1095 272)  routing T_21_17.sp4_v_b_0 <X> T_21_17.sp4_h_r_0
 (17 0)  (1107 272)  (1107 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 272)  (1108 272)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g0_1
 (26 0)  (1116 272)  (1116 272)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 272)  (1121 272)  routing T_21_17.lc_trk_g0_5 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (40 0)  (1130 272)  (1130 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (6 1)  (1096 273)  (1096 273)  routing T_21_17.sp4_v_b_0 <X> T_21_17.sp4_h_r_0
 (15 1)  (1105 273)  (1105 273)  routing T_21_17.sp4_v_t_5 <X> T_21_17.lc_trk_g0_0
 (16 1)  (1106 273)  (1106 273)  routing T_21_17.sp4_v_t_5 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (1116 273)  (1116 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 273)  (1117 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 273)  (1118 273)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 273)  (1124 273)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.input_2_0
 (35 1)  (1125 273)  (1125 273)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.input_2_0
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 274)  (1105 274)  routing T_21_17.top_op_5 <X> T_21_17.lc_trk_g0_5
 (17 2)  (1107 274)  (1107 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 274)  (1124 274)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (8 3)  (1098 275)  (1098 275)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_v_t_36
 (9 3)  (1099 275)  (1099 275)  routing T_21_17.sp4_h_r_1 <X> T_21_17.sp4_v_t_36
 (18 3)  (1108 275)  (1108 275)  routing T_21_17.top_op_5 <X> T_21_17.lc_trk_g0_5
 (26 3)  (1116 275)  (1116 275)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (40 3)  (1130 275)  (1130 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 276)  (1116 276)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 276)  (1127 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (46 4)  (1136 276)  (1136 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (53 4)  (1143 276)  (1143 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (1095 277)  (1095 277)  routing T_21_17.sp4_h_r_3 <X> T_21_17.sp4_v_b_3
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.top_op_2 <X> T_21_17.lc_trk_g1_2
 (25 5)  (1115 277)  (1115 277)  routing T_21_17.top_op_2 <X> T_21_17.lc_trk_g1_2
 (27 5)  (1117 277)  (1117 277)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 277)  (1118 277)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 277)  (1127 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (53 5)  (1143 277)  (1143 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (1093 278)  (1093 278)  routing T_21_17.sp12_v_b_0 <X> T_21_17.sp12_v_t_23
 (26 6)  (1116 278)  (1116 278)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 278)  (1118 278)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 278)  (1121 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 278)  (1123 278)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (50 6)  (1140 278)  (1140 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (1116 279)  (1116 279)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (48 7)  (1138 279)  (1138 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (1101 280)  (1101 280)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_8
 (13 8)  (1103 280)  (1103 280)  routing T_21_17.sp4_v_t_37 <X> T_21_17.sp4_v_b_8
 (21 8)  (1111 280)  (1111 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (22 8)  (1112 280)  (1112 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1113 280)  (1113 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (24 8)  (1114 280)  (1114 280)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (26 8)  (1116 280)  (1116 280)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 280)  (1124 280)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (46 8)  (1136 280)  (1136 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (53 8)  (1143 280)  (1143 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (15 9)  (1105 281)  (1105 281)  routing T_21_17.sp4_v_t_29 <X> T_21_17.lc_trk_g2_0
 (16 9)  (1106 281)  (1106 281)  routing T_21_17.sp4_v_t_29 <X> T_21_17.lc_trk_g2_0
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1111 281)  (1111 281)  routing T_21_17.sp4_h_r_43 <X> T_21_17.lc_trk_g2_3
 (28 9)  (1118 281)  (1118 281)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 281)  (1121 281)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 281)  (1122 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 281)  (1123 281)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.input_2_4
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (40 9)  (1130 281)  (1130 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_h_l_42
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 282)  (1123 282)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 282)  (1124 282)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 282)  (1127 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (40 10)  (1130 282)  (1130 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (42 10)  (1132 282)  (1132 282)  LC_5 Logic Functioning bit
 (50 10)  (1140 282)  (1140 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1105 283)  (1105 283)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1116 283)  (1116 283)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 283)  (1118 283)  routing T_21_17.lc_trk_g2_3 <X> T_21_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 283)  (1119 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (38 11)  (1128 283)  (1128 283)  LC_5 Logic Functioning bit
 (40 11)  (1130 283)  (1130 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (48 11)  (1138 283)  (1138 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (1 12)  (1091 284)  (1091 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (5 12)  (1095 284)  (1095 284)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_h_r_9
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.bnl_op_1 <X> T_21_17.lc_trk_g3_1
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g3_2
 (1 13)  (1091 285)  (1091 285)  routing T_21_17.glb_netwk_4 <X> T_21_17.glb2local_3
 (6 13)  (1096 285)  (1096 285)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_h_r_9
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.bnl_op_1 <X> T_21_17.lc_trk_g3_1
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (16 14)  (1106 286)  (1106 286)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1108 286)  (1108 286)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5
 (21 14)  (1111 286)  (1111 286)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g3_7
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1114 286)  (1114 286)  routing T_21_17.rgt_op_7 <X> T_21_17.lc_trk_g3_7
 (10 15)  (1100 287)  (1100 287)  routing T_21_17.sp4_h_l_40 <X> T_21_17.sp4_v_t_47
 (18 15)  (1108 287)  (1108 287)  routing T_21_17.sp4_v_b_37 <X> T_21_17.lc_trk_g3_5


LogicTile_22_17

 (14 0)  (1158 272)  (1158 272)  routing T_22_17.sp12_h_r_0 <X> T_22_17.lc_trk_g0_0
 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1169 272)  (1169 272)  routing T_22_17.lft_op_2 <X> T_22_17.lc_trk_g0_2
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 272)  (1177 272)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (52 0)  (1196 272)  (1196 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (1158 273)  (1158 273)  routing T_22_17.sp12_h_r_0 <X> T_22_17.lc_trk_g0_0
 (15 1)  (1159 273)  (1159 273)  routing T_22_17.sp12_h_r_0 <X> T_22_17.lc_trk_g0_0
 (17 1)  (1161 273)  (1161 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (18 1)  (1162 273)  (1162 273)  routing T_22_17.sp4_r_v_b_34 <X> T_22_17.lc_trk_g0_1
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1168 273)  (1168 273)  routing T_22_17.lft_op_2 <X> T_22_17.lc_trk_g0_2
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 273)  (1177 273)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.input_2_0
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (51 1)  (1195 273)  (1195 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 274)  (1172 274)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 274)  (1177 274)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 274)  (1178 274)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (26 3)  (1170 275)  (1170 275)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 275)  (1171 275)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 275)  (1172 275)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (14 4)  (1158 276)  (1158 276)  routing T_22_17.lft_op_0 <X> T_22_17.lc_trk_g1_0
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.lft_op_3 <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1168 276)  (1168 276)  routing T_22_17.lft_op_3 <X> T_22_17.lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g1_2
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (1186 276)  (1186 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (45 4)  (1189 276)  (1189 276)  LC_2 Logic Functioning bit
 (50 4)  (1194 276)  (1194 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (1197 276)  (1197 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (1159 277)  (1159 277)  routing T_22_17.lft_op_0 <X> T_22_17.lc_trk_g1_0
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 277)  (1174 277)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (47 5)  (1191 277)  (1191 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (1149 278)  (1149 278)  routing T_22_17.sp4_v_t_38 <X> T_22_17.sp4_h_l_38
 (14 6)  (1158 278)  (1158 278)  routing T_22_17.wire_logic_cluster/lc_4/out <X> T_22_17.lc_trk_g1_4
 (26 6)  (1170 278)  (1170 278)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 278)  (1172 278)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 278)  (1178 278)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 278)  (1179 278)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.input_2_3
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (6 7)  (1150 279)  (1150 279)  routing T_22_17.sp4_v_t_38 <X> T_22_17.sp4_h_l_38
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (1172 279)  (1172 279)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 279)  (1175 279)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 279)  (1176 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1178 279)  (1178 279)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.input_2_3
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (39 7)  (1183 279)  (1183 279)  LC_3 Logic Functioning bit
 (40 7)  (1184 279)  (1184 279)  LC_3 Logic Functioning bit
 (41 7)  (1185 279)  (1185 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (43 7)  (1187 279)  (1187 279)  LC_3 Logic Functioning bit
 (5 8)  (1149 280)  (1149 280)  routing T_22_17.sp4_v_b_6 <X> T_22_17.sp4_h_r_6
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.tnl_op_3 <X> T_22_17.lc_trk_g2_3
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g2_2
 (26 8)  (1170 280)  (1170 280)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 280)  (1174 280)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 280)  (1175 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 280)  (1177 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 280)  (1178 280)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (39 8)  (1183 280)  (1183 280)  LC_4 Logic Functioning bit
 (40 8)  (1184 280)  (1184 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (45 8)  (1189 280)  (1189 280)  LC_4 Logic Functioning bit
 (46 8)  (1190 280)  (1190 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1150 281)  (1150 281)  routing T_22_17.sp4_v_b_6 <X> T_22_17.sp4_h_r_6
 (14 9)  (1158 281)  (1158 281)  routing T_22_17.sp4_r_v_b_32 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (1165 281)  (1165 281)  routing T_22_17.tnl_op_3 <X> T_22_17.lc_trk_g2_3
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1170 281)  (1170 281)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 281)  (1171 281)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (38 9)  (1182 281)  (1182 281)  LC_4 Logic Functioning bit
 (39 9)  (1183 281)  (1183 281)  LC_4 Logic Functioning bit
 (40 9)  (1184 281)  (1184 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (48 9)  (1192 281)  (1192 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (1149 282)  (1149 282)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_43
 (15 10)  (1159 282)  (1159 282)  routing T_22_17.tnl_op_5 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.wire_logic_cluster/lc_7/out <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 282)  (1180 282)  LC_5 Logic Functioning bit
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (4 11)  (1148 283)  (1148 283)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_43
 (18 11)  (1162 283)  (1162 283)  routing T_22_17.tnl_op_5 <X> T_22_17.lc_trk_g2_5
 (30 11)  (1174 283)  (1174 283)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (46 11)  (1190 283)  (1190 283)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (1192 283)  (1192 283)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (1195 283)  (1195 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (52 11)  (1196 283)  (1196 283)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (1 12)  (1145 284)  (1145 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (15 12)  (1159 284)  (1159 284)  routing T_22_17.tnl_op_1 <X> T_22_17.lc_trk_g3_1
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1168 284)  (1168 284)  routing T_22_17.tnr_op_3 <X> T_22_17.lc_trk_g3_3
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (42 12)  (1186 284)  (1186 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (45 12)  (1189 284)  (1189 284)  LC_6 Logic Functioning bit
 (46 12)  (1190 284)  (1190 284)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (1194 284)  (1194 284)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (1197 284)  (1197 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (1 13)  (1145 285)  (1145 285)  routing T_22_17.glb_netwk_4 <X> T_22_17.glb2local_3
 (18 13)  (1162 285)  (1162 285)  routing T_22_17.tnl_op_1 <X> T_22_17.lc_trk_g3_1
 (19 13)  (1163 285)  (1163 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (1167 285)  (1167 285)  routing T_22_17.sp12_v_t_9 <X> T_22_17.lc_trk_g3_2
 (31 13)  (1175 285)  (1175 285)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (42 13)  (1186 285)  (1186 285)  LC_6 Logic Functioning bit
 (43 13)  (1187 285)  (1187 285)  LC_6 Logic Functioning bit
 (48 13)  (1192 285)  (1192 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1165 286)  (1165 286)  routing T_22_17.bnl_op_7 <X> T_22_17.lc_trk_g3_7
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 286)  (1178 286)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 286)  (1179 286)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (37 14)  (1181 286)  (1181 286)  LC_7 Logic Functioning bit
 (38 14)  (1182 286)  (1182 286)  LC_7 Logic Functioning bit
 (39 14)  (1183 286)  (1183 286)  LC_7 Logic Functioning bit
 (40 14)  (1184 286)  (1184 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (15 15)  (1159 287)  (1159 287)  routing T_22_17.tnr_op_4 <X> T_22_17.lc_trk_g3_4
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (1162 287)  (1162 287)  routing T_22_17.sp4_r_v_b_45 <X> T_22_17.lc_trk_g3_5
 (21 15)  (1165 287)  (1165 287)  routing T_22_17.bnl_op_7 <X> T_22_17.lc_trk_g3_7
 (27 15)  (1171 287)  (1171 287)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 287)  (1177 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (35 15)  (1179 287)  (1179 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (41 15)  (1185 287)  (1185 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (46 15)  (1190 287)  (1190 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (1196 287)  (1196 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_23_17

 (25 0)  (1223 272)  (1223 272)  routing T_23_17.bnr_op_2 <X> T_23_17.lc_trk_g0_2
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 272)  (1228 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (35 0)  (1233 272)  (1233 272)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_0
 (44 0)  (1242 272)  (1242 272)  LC_0 Logic Functioning bit
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1223 273)  (1223 273)  routing T_23_17.bnr_op_2 <X> T_23_17.lc_trk_g0_2
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 273)  (1230 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1233 273)  (1233 273)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_0
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 274)  (1233 274)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.input_2_1
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (38 2)  (1236 274)  (1236 274)  LC_1 Logic Functioning bit
 (39 2)  (1237 274)  (1237 274)  LC_1 Logic Functioning bit
 (44 2)  (1242 274)  (1242 274)  LC_1 Logic Functioning bit
 (8 3)  (1206 275)  (1206 275)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_36
 (9 3)  (1207 275)  (1207 275)  routing T_23_17.sp4_h_r_1 <X> T_23_17.sp4_v_t_36
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g0_6
 (25 3)  (1223 275)  (1223 275)  routing T_23_17.top_op_6 <X> T_23_17.lc_trk_g0_6
 (32 3)  (1230 275)  (1230 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1232 275)  (1232 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.input_2_1
 (35 3)  (1233 275)  (1233 275)  routing T_23_17.lc_trk_g1_6 <X> T_23_17.input_2_1
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (38 3)  (1236 275)  (1236 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (5 4)  (1203 276)  (1203 276)  routing T_23_17.sp4_v_t_38 <X> T_23_17.sp4_h_r_3
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (24 4)  (1222 276)  (1222 276)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (37 4)  (1235 276)  (1235 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (39 4)  (1237 276)  (1237 276)  LC_2 Logic Functioning bit
 (44 4)  (1242 276)  (1242 276)  LC_2 Logic Functioning bit
 (21 5)  (1219 277)  (1219 277)  routing T_23_17.sp4_h_r_3 <X> T_23_17.lc_trk_g1_3
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 277)  (1222 277)  routing T_23_17.bot_op_2 <X> T_23_17.lc_trk_g1_2
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (51 5)  (1249 277)  (1249 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (1210 278)  (1210 278)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_h_l_40
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (37 6)  (1235 278)  (1235 278)  LC_3 Logic Functioning bit
 (38 6)  (1236 278)  (1236 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (44 6)  (1242 278)  (1242 278)  LC_3 Logic Functioning bit
 (11 7)  (1209 279)  (1209 279)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_h_l_40
 (22 7)  (1220 279)  (1220 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1222 279)  (1222 279)  routing T_23_17.bot_op_6 <X> T_23_17.lc_trk_g1_6
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (39 7)  (1237 279)  (1237 279)  LC_3 Logic Functioning bit
 (51 7)  (1249 279)  (1249 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (1202 280)  (1202 280)  routing T_23_17.sp4_h_l_37 <X> T_23_17.sp4_v_b_6
 (6 8)  (1204 280)  (1204 280)  routing T_23_17.sp4_h_l_37 <X> T_23_17.sp4_v_b_6
 (14 8)  (1212 280)  (1212 280)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g2_0
 (22 8)  (1220 280)  (1220 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1221 280)  (1221 280)  routing T_23_17.sp4_v_t_30 <X> T_23_17.lc_trk_g2_3
 (24 8)  (1222 280)  (1222 280)  routing T_23_17.sp4_v_t_30 <X> T_23_17.lc_trk_g2_3
 (27 8)  (1225 280)  (1225 280)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 280)  (1226 280)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 280)  (1227 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 280)  (1230 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 280)  (1234 280)  LC_4 Logic Functioning bit
 (37 8)  (1235 280)  (1235 280)  LC_4 Logic Functioning bit
 (38 8)  (1236 280)  (1236 280)  LC_4 Logic Functioning bit
 (39 8)  (1237 280)  (1237 280)  LC_4 Logic Functioning bit
 (44 8)  (1242 280)  (1242 280)  LC_4 Logic Functioning bit
 (5 9)  (1203 281)  (1203 281)  routing T_23_17.sp4_h_l_37 <X> T_23_17.sp4_v_b_6
 (14 9)  (1212 281)  (1212 281)  routing T_23_17.bnl_op_0 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (36 9)  (1234 281)  (1234 281)  LC_4 Logic Functioning bit
 (37 9)  (1235 281)  (1235 281)  LC_4 Logic Functioning bit
 (38 9)  (1236 281)  (1236 281)  LC_4 Logic Functioning bit
 (39 9)  (1237 281)  (1237 281)  LC_4 Logic Functioning bit
 (51 9)  (1249 281)  (1249 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1222 282)  (1222 282)  routing T_23_17.tnl_op_7 <X> T_23_17.lc_trk_g2_7
 (29 10)  (1227 282)  (1227 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 282)  (1230 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 282)  (1234 282)  LC_5 Logic Functioning bit
 (37 10)  (1235 282)  (1235 282)  LC_5 Logic Functioning bit
 (38 10)  (1236 282)  (1236 282)  LC_5 Logic Functioning bit
 (39 10)  (1237 282)  (1237 282)  LC_5 Logic Functioning bit
 (44 10)  (1242 282)  (1242 282)  LC_5 Logic Functioning bit
 (21 11)  (1219 283)  (1219 283)  routing T_23_17.tnl_op_7 <X> T_23_17.lc_trk_g2_7
 (30 11)  (1228 283)  (1228 283)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (1234 283)  (1234 283)  LC_5 Logic Functioning bit
 (37 11)  (1235 283)  (1235 283)  LC_5 Logic Functioning bit
 (38 11)  (1236 283)  (1236 283)  LC_5 Logic Functioning bit
 (39 11)  (1237 283)  (1237 283)  LC_5 Logic Functioning bit
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (39 12)  (1237 284)  (1237 284)  LC_6 Logic Functioning bit
 (44 12)  (1242 284)  (1242 284)  LC_6 Logic Functioning bit
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (30 13)  (1228 285)  (1228 285)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (38 13)  (1236 285)  (1236 285)  LC_6 Logic Functioning bit
 (39 13)  (1237 285)  (1237 285)  LC_6 Logic Functioning bit
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (37 14)  (1235 286)  (1235 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (39 14)  (1237 286)  (1237 286)  LC_7 Logic Functioning bit
 (44 14)  (1242 286)  (1242 286)  LC_7 Logic Functioning bit
 (12 15)  (1210 287)  (1210 287)  routing T_23_17.sp4_h_l_46 <X> T_23_17.sp4_v_t_46
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (37 15)  (1235 287)  (1235 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (26 0)  (1278 272)  (1278 272)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1279 272)  (1279 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 272)  (1280 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 272)  (1281 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 272)  (1282 272)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 272)  (1283 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 272)  (1284 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 272)  (1285 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 272)  (1286 272)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 272)  (1287 272)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.input_2_0
 (53 0)  (1305 272)  (1305 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (1279 273)  (1279 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 273)  (1280 273)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 273)  (1281 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 273)  (1282 273)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 273)  (1284 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1287 273)  (1287 273)  routing T_24_17.lc_trk_g0_6 <X> T_24_17.input_2_0
 (39 1)  (1291 273)  (1291 273)  LC_0 Logic Functioning bit
 (22 2)  (1274 274)  (1274 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (25 2)  (1277 274)  (1277 274)  routing T_24_17.sp4_v_b_6 <X> T_24_17.lc_trk_g0_6
 (5 3)  (1257 275)  (1257 275)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_t_37
 (21 3)  (1273 275)  (1273 275)  routing T_24_17.sp4_r_v_b_31 <X> T_24_17.lc_trk_g0_7
 (22 3)  (1274 275)  (1274 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1275 275)  (1275 275)  routing T_24_17.sp4_v_b_6 <X> T_24_17.lc_trk_g0_6
 (17 4)  (1269 276)  (1269 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (1278 276)  (1278 276)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1279 276)  (1279 276)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 276)  (1282 276)  routing T_24_17.lc_trk_g1_4 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 276)  (1283 276)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (51 4)  (1303 276)  (1303 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (18 5)  (1270 277)  (1270 277)  routing T_24_17.sp4_r_v_b_25 <X> T_24_17.lc_trk_g1_1
 (22 5)  (1274 277)  (1274 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 277)  (1283 277)  routing T_24_17.lc_trk_g0_7 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 277)  (1289 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (6 6)  (1258 278)  (1258 278)  routing T_24_17.sp4_h_l_47 <X> T_24_17.sp4_v_t_38
 (17 7)  (1269 279)  (1269 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (4 8)  (1256 280)  (1256 280)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_b_6
 (6 8)  (1258 280)  (1258 280)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_b_6
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1273 280)  (1273 280)  routing T_24_17.sp4_v_t_22 <X> T_24_17.lc_trk_g2_3
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1275 280)  (1275 280)  routing T_24_17.sp4_v_t_22 <X> T_24_17.lc_trk_g2_3
 (25 8)  (1277 280)  (1277 280)  routing T_24_17.sp4_h_r_34 <X> T_24_17.lc_trk_g2_2
 (5 9)  (1257 281)  (1257 281)  routing T_24_17.sp4_h_l_37 <X> T_24_17.sp4_v_b_6
 (18 9)  (1270 281)  (1270 281)  routing T_24_17.sp4_r_v_b_33 <X> T_24_17.lc_trk_g2_1
 (21 9)  (1273 281)  (1273 281)  routing T_24_17.sp4_v_t_22 <X> T_24_17.lc_trk_g2_3
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 281)  (1275 281)  routing T_24_17.sp4_h_r_34 <X> T_24_17.lc_trk_g2_2
 (24 9)  (1276 281)  (1276 281)  routing T_24_17.sp4_h_r_34 <X> T_24_17.lc_trk_g2_2
 (5 10)  (1257 282)  (1257 282)  routing T_24_17.sp4_v_t_43 <X> T_24_17.sp4_h_l_43
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 282)  (1280 282)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 282)  (1283 282)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 282)  (1285 282)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (1292 282)  (1292 282)  LC_5 Logic Functioning bit
 (6 11)  (1258 283)  (1258 283)  routing T_24_17.sp4_v_t_43 <X> T_24_17.sp4_h_l_43
 (16 11)  (1268 283)  (1268 283)  routing T_24_17.sp12_v_b_12 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 283)  (1277 283)  routing T_24_17.sp4_r_v_b_38 <X> T_24_17.lc_trk_g2_6
 (28 11)  (1280 283)  (1280 283)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 283)  (1282 283)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 283)  (1284 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1285 283)  (1285 283)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.input_2_5
 (34 11)  (1286 283)  (1286 283)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.input_2_5
 (14 12)  (1266 284)  (1266 284)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g3_0
 (22 12)  (1274 284)  (1274 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1275 284)  (1275 284)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g3_3
 (24 12)  (1276 284)  (1276 284)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g3_3
 (27 12)  (1279 284)  (1279 284)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (42 12)  (1294 284)  (1294 284)  LC_6 Logic Functioning bit
 (47 12)  (1299 284)  (1299 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1302 284)  (1302 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1266 285)  (1266 285)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g3_0
 (16 13)  (1268 285)  (1268 285)  routing T_24_17.sp4_v_t_21 <X> T_24_17.lc_trk_g3_0
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1273 285)  (1273 285)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g3_3
 (30 13)  (1282 285)  (1282 285)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (42 13)  (1294 285)  (1294 285)  LC_6 Logic Functioning bit
 (46 13)  (1298 285)  (1298 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1300 285)  (1300 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (1266 286)  (1266 286)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g3_4
 (15 14)  (1267 286)  (1267 286)  routing T_24_17.tnl_op_5 <X> T_24_17.lc_trk_g3_5
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1277 286)  (1277 286)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (28 14)  (1280 286)  (1280 286)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 286)  (1286 286)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (43 14)  (1295 286)  (1295 286)  LC_7 Logic Functioning bit
 (14 15)  (1266 287)  (1266 287)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g3_4
 (15 15)  (1267 287)  (1267 287)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g3_4
 (16 15)  (1268 287)  (1268 287)  routing T_24_17.sp4_h_r_44 <X> T_24_17.lc_trk_g3_4
 (17 15)  (1269 287)  (1269 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1270 287)  (1270 287)  routing T_24_17.tnl_op_5 <X> T_24_17.lc_trk_g3_5
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1275 287)  (1275 287)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (24 15)  (1276 287)  (1276 287)  routing T_24_17.sp4_h_r_38 <X> T_24_17.lc_trk_g3_6
 (26 15)  (1278 287)  (1278 287)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 287)  (1280 287)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 287)  (1282 287)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1284 287)  (1284 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1286 287)  (1286 287)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.input_2_7
 (35 15)  (1287 287)  (1287 287)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.input_2_7
 (40 15)  (1292 287)  (1292 287)  LC_7 Logic Functioning bit
 (42 15)  (1294 287)  (1294 287)  LC_7 Logic Functioning bit
 (43 15)  (1295 287)  (1295 287)  LC_7 Logic Functioning bit
 (52 15)  (1304 287)  (1304 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (1305 287)  (1305 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_17

 (19 0)  (1325 272)  (1325 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 274)  (1317 274)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_t_39
 (9 3)  (1315 275)  (1315 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (10 3)  (1316 275)  (1316 275)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_36
 (5 7)  (1311 279)  (1311 279)  routing T_25_17.sp4_h_l_38 <X> T_25_17.sp4_v_t_38
 (21 8)  (1327 280)  (1327 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 280)  (1329 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (24 8)  (1330 280)  (1330 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 280)  (1344 280)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (21 9)  (1327 281)  (1327 281)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (10 10)  (1316 282)  (1316 282)  routing T_25_17.sp4_v_b_2 <X> T_25_17.sp4_h_l_42
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_r_v_b_36 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (4 12)  (1310 284)  (1310 284)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_b_9
 (5 13)  (1311 285)  (1311 285)  routing T_25_17.sp4_h_l_44 <X> T_25_17.sp4_v_b_9
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (4 14)  (1310 286)  (1310 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (6 14)  (1312 286)  (1312 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (15 0)  (1363 272)  (1363 272)  routing T_26_17.sp4_v_b_17 <X> T_26_17.lc_trk_g0_1
 (16 0)  (1364 272)  (1364 272)  routing T_26_17.sp4_v_b_17 <X> T_26_17.lc_trk_g0_1
 (17 0)  (1365 272)  (1365 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (29 0)  (1377 272)  (1377 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1380 272)  (1380 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1381 272)  (1381 272)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1382 272)  (1382 272)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1384 272)  (1384 272)  LC_0 Logic Functioning bit
 (38 0)  (1386 272)  (1386 272)  LC_0 Logic Functioning bit
 (41 0)  (1389 272)  (1389 272)  LC_0 Logic Functioning bit
 (43 0)  (1391 272)  (1391 272)  LC_0 Logic Functioning bit
 (27 1)  (1375 273)  (1375 273)  routing T_26_17.lc_trk_g3_1 <X> T_26_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1376 273)  (1376 273)  routing T_26_17.lc_trk_g3_1 <X> T_26_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1377 273)  (1377 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1379 273)  (1379 273)  routing T_26_17.lc_trk_g3_2 <X> T_26_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (1385 273)  (1385 273)  LC_0 Logic Functioning bit
 (39 1)  (1387 273)  (1387 273)  LC_0 Logic Functioning bit
 (41 1)  (1389 273)  (1389 273)  LC_0 Logic Functioning bit
 (43 1)  (1391 273)  (1391 273)  LC_0 Logic Functioning bit
 (51 1)  (1399 273)  (1399 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (3 4)  (1351 276)  (1351 276)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_r_0
 (4 7)  (1352 279)  (1352 279)  routing T_26_17.sp4_v_b_10 <X> T_26_17.sp4_h_l_38
 (16 12)  (1364 284)  (1364 284)  routing T_26_17.sp4_v_t_12 <X> T_26_17.lc_trk_g3_1
 (17 12)  (1365 284)  (1365 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1366 284)  (1366 284)  routing T_26_17.sp4_v_t_12 <X> T_26_17.lc_trk_g3_1
 (22 13)  (1370 285)  (1370 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1371 285)  (1371 285)  routing T_26_17.sp4_v_b_42 <X> T_26_17.lc_trk_g3_2
 (24 13)  (1372 285)  (1372 285)  routing T_26_17.sp4_v_b_42 <X> T_26_17.lc_trk_g3_2
 (11 14)  (1359 286)  (1359 286)  routing T_26_17.sp4_h_l_43 <X> T_26_17.sp4_v_t_46


LogicTile_27_17

 (3 5)  (1405 277)  (1405 277)  routing T_27_17.sp12_h_l_23 <X> T_27_17.sp12_h_r_0


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (11 6)  (1683 278)  (1683 278)  routing T_32_17.sp4_v_b_2 <X> T_32_17.sp4_v_t_40
 (12 7)  (1684 279)  (1684 279)  routing T_32_17.sp4_v_b_2 <X> T_32_17.sp4_v_t_40


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (6 2)  (1732 274)  (1732 274)  routing T_33_17.span12_horz_11 <X> T_33_17.lc_trk_g0_3
 (7 2)  (1733 274)  (1733 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (10 4)  (1736 276)  (1736 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (1740 276)  (1740 276)  routing T_33_17.lc_trk_g0_3 <X> T_33_17.wire_gbuf/in
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (6 5)  (1732 277)  (1732 277)  routing T_33_17.span12_horz_12 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span4_vert_b_15 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 278)  (1734 278)  routing T_33_17.span4_vert_b_15 <X> T_33_17.lc_trk_g0_7
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 12)  (6 268)  (6 268)  routing T_0_16.span4_horz_19 <X> T_0_16.span4_vert_t_15
 (12 12)  (5 268)  (5 268)  routing T_0_16.span4_horz_19 <X> T_0_16.span4_vert_t_15
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_3_16

 (5 10)  (131 266)  (131 266)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_h_l_43
 (4 11)  (130 267)  (130 267)  routing T_3_16.sp4_h_r_3 <X> T_3_16.sp4_h_l_43


LogicTile_4_16

 (19 15)  (199 271)  (199 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_16

 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0
 (9 5)  (297 261)  (297 261)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_v_b_4
 (10 5)  (298 261)  (298 261)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_v_b_4


RAM_Tile_8_16

 (8 11)  (404 267)  (404 267)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_42
 (9 11)  (405 267)  (405 267)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_42
 (10 11)  (406 267)  (406 267)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_42
 (4 14)  (400 270)  (400 270)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_t_44
 (5 15)  (401 271)  (401 271)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_t_44


LogicTile_9_16

 (15 2)  (453 258)  (453 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 258)  (456 258)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (18 3)  (456 259)  (456 259)  routing T_9_16.sp12_h_r_5 <X> T_9_16.lc_trk_g0_5
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 260)  (469 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (46 4)  (484 260)  (484 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp12_h_r_8 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (14 6)  (452 262)  (452 262)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (16 7)  (454 263)  (454 263)  routing T_9_16.sp4_h_l_1 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (51 8)  (489 264)  (489 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit


LogicTile_10_16

 (31 0)  (523 256)  (523 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (37 0)  (529 256)  (529 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (39 0)  (531 256)  (531 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (31 1)  (523 257)  (523 257)  routing T_10_16.lc_trk_g3_6 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 257)  (528 257)  LC_0 Logic Functioning bit
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (38 1)  (530 257)  (530 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (492 260)  (492 260)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (25 8)  (517 264)  (517 264)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g2_2
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g2_2
 (24 9)  (516 265)  (516 265)  routing T_10_16.sp4_h_r_34 <X> T_10_16.lc_trk_g2_2
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_v_t_30 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_v_t_30 <X> T_10_16.lc_trk_g3_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (45 12)  (537 268)  (537 268)  LC_6 Logic Functioning bit
 (26 13)  (518 269)  (518 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 269)  (519 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 270)  (517 270)  routing T_10_16.sp4_v_b_30 <X> T_10_16.lc_trk_g3_6
 (19 15)  (511 271)  (511 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (514 271)  (514 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 271)  (515 271)  routing T_10_16.sp4_v_b_30 <X> T_10_16.lc_trk_g3_6


LogicTile_11_16

 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 258)  (579 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (39 2)  (585 258)  (585 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (48 3)  (594 259)  (594 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (546 260)  (546 260)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 268)  (569 268)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 268)  (582 268)  LC_6 Logic Functioning bit
 (37 12)  (583 268)  (583 268)  LC_6 Logic Functioning bit
 (38 12)  (584 268)  (584 268)  LC_6 Logic Functioning bit
 (39 12)  (585 268)  (585 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (51 12)  (597 268)  (597 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_h_r_27 <X> T_11_16.lc_trk_g3_3
 (31 13)  (577 269)  (577 269)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (37 13)  (583 269)  (583 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (39 13)  (585 269)  (585 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.glb_netwk_4 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_r_v_b_45 <X> T_11_16.lc_trk_g3_5
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (569 271)  (569 271)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g3_6


LogicTile_12_16

 (9 0)  (609 256)  (609 256)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_1
 (10 0)  (610 256)  (610 256)  routing T_12_16.sp4_h_l_47 <X> T_12_16.sp4_h_r_1
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 258)  (608 258)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_36
 (10 2)  (610 258)  (610 258)  routing T_12_16.sp4_h_r_5 <X> T_12_16.sp4_h_l_36
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 258)  (633 258)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (47 2)  (647 258)  (647 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (38 3)  (638 259)  (638 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (6 8)  (606 264)  (606 264)  routing T_12_16.sp4_h_r_1 <X> T_12_16.sp4_v_b_6
 (4 10)  (604 266)  (604 266)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_43
 (5 11)  (605 267)  (605 267)  routing T_12_16.sp4_h_r_6 <X> T_12_16.sp4_v_t_43
 (8 11)  (608 267)  (608 267)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_v_t_42
 (9 11)  (609 267)  (609 267)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_v_t_42
 (14 11)  (614 267)  (614 267)  routing T_12_16.sp4_r_v_b_36 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 12)  (621 268)  (621 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp4_v_t_22 <X> T_12_16.lc_trk_g3_3
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (609 270)  (609 270)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_h_l_47
 (10 14)  (610 270)  (610 270)  routing T_12_16.sp4_h_r_7 <X> T_12_16.sp4_h_l_47


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 260)  (655 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (656 260)  (656 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (0 5)  (654 261)  (654 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (1 5)  (655 261)  (655 261)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_7/cen
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_h_r_19 <X> T_13_16.lc_trk_g1_3
 (5 8)  (659 264)  (659 264)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_h_r_6
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (39 8)  (693 264)  (693 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (48 8)  (702 264)  (702 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (4 9)  (658 265)  (658 265)  routing T_13_16.sp4_h_l_38 <X> T_13_16.sp4_h_r_6
 (5 9)  (659 265)  (659 265)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_v_b_6
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (37 9)  (691 265)  (691 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (39 9)  (693 265)  (693 265)  LC_4 Logic Functioning bit
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 266)  (677 266)  routing T_13_16.sp12_v_t_12 <X> T_13_16.lc_trk_g2_7
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_16

 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 258)  (711 258)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (11 2)  (719 258)  (719 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (38 2)  (746 258)  (746 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (52 2)  (760 258)  (760 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (711 259)  (711 259)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (15 3)  (723 259)  (723 259)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (2 8)  (710 264)  (710 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_16

 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 268)  (785 268)  routing T_15_16.sp12_v_b_19 <X> T_15_16.lc_trk_g3_3
 (21 13)  (783 269)  (783 269)  routing T_15_16.sp12_v_b_19 <X> T_15_16.lc_trk_g3_3
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (14 4)  (830 260)  (830 260)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g1_0
 (14 5)  (830 261)  (830 261)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g1_0
 (15 5)  (831 261)  (831 261)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g1_0
 (16 5)  (832 261)  (832 261)  routing T_16_16.sp4_h_l_5 <X> T_16_16.lc_trk_g1_0
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (12 6)  (828 262)  (828 262)  routing T_16_16.sp4_v_b_5 <X> T_16_16.sp4_h_l_40
 (5 10)  (821 266)  (821 266)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_43
 (4 11)  (820 267)  (820 267)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_43
 (6 11)  (822 267)  (822 267)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_h_l_43
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 268)  (856 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (42 12)  (858 268)  (858 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (47 12)  (863 268)  (863 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (868 268)  (868 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit


LogicTile_17_16

 (5 0)  (879 256)  (879 256)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_0
 (4 1)  (878 257)  (878 257)  routing T_17_16.sp4_h_l_44 <X> T_17_16.sp4_h_r_0
 (9 2)  (883 258)  (883 258)  routing T_17_16.sp4_v_b_1 <X> T_17_16.sp4_h_l_36
 (15 2)  (889 258)  (889 258)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g0_5
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (892 259)  (892 259)  routing T_17_16.sp4_h_r_5 <X> T_17_16.lc_trk_g0_5
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_v_b_3
 (1 6)  (875 262)  (875 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (3 6)  (877 262)  (877 262)  routing T_17_16.sp12_v_b_0 <X> T_17_16.sp12_v_t_23
 (1 7)  (875 263)  (875 263)  routing T_17_16.glb_netwk_4 <X> T_17_16.glb2local_0
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (48 12)  (922 268)  (922 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (925 268)  (925 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (25 14)  (899 270)  (899 270)  routing T_17_16.sp4_h_r_38 <X> T_17_16.lc_trk_g3_6
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 271)  (897 271)  routing T_17_16.sp4_h_r_38 <X> T_17_16.lc_trk_g3_6
 (24 15)  (898 271)  (898 271)  routing T_17_16.sp4_h_r_38 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (14 5)  (942 261)  (942 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (15 5)  (943 261)  (943 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (16 5)  (944 261)  (944 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (5 6)  (933 262)  (933 262)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_h_l_38
 (14 6)  (942 262)  (942 262)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (4 7)  (932 263)  (932 263)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_h_l_38
 (15 7)  (943 263)  (943 263)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (16 7)  (944 263)  (944 263)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (1 10)  (929 266)  (929 266)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (12 10)  (940 266)  (940 266)  routing T_18_16.sp4_h_r_5 <X> T_18_16.sp4_h_l_45
 (1 11)  (929 267)  (929 267)  routing T_18_16.glb_netwk_4 <X> T_18_16.glb2local_2
 (13 11)  (941 267)  (941 267)  routing T_18_16.sp4_h_r_5 <X> T_18_16.sp4_h_l_45
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (48 12)  (976 268)  (976 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (52 13)  (980 269)  (980 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_19_16

 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 256)  (1000 256)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g0_1
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (40 0)  (1022 256)  (1022 256)  LC_0 Logic Functioning bit
 (41 0)  (1023 256)  (1023 256)  LC_0 Logic Functioning bit
 (42 0)  (1024 256)  (1024 256)  LC_0 Logic Functioning bit
 (43 0)  (1025 256)  (1025 256)  LC_0 Logic Functioning bit
 (46 0)  (1028 256)  (1028 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (1033 256)  (1033 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1034 256)  (1034 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (1035 256)  (1035 256)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 258)  (1012 258)  routing T_19_16.lc_trk_g2_4 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 258)  (1013 258)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 258)  (1017 258)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.input_2_1
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (41 2)  (1023 258)  (1023 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 259)  (1014 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (38 3)  (1020 259)  (1020 259)  LC_1 Logic Functioning bit
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (47 3)  (1029 259)  (1029 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1033 259)  (1033 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (1035 259)  (1035 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 6)  (994 262)  (994 262)  routing T_19_16.sp4_v_t_46 <X> T_19_16.sp4_h_l_40
 (15 6)  (997 262)  (997 262)  routing T_19_16.sp4_h_r_13 <X> T_19_16.lc_trk_g1_5
 (16 6)  (998 262)  (998 262)  routing T_19_16.sp4_h_r_13 <X> T_19_16.lc_trk_g1_5
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.sp4_h_r_13 <X> T_19_16.lc_trk_g1_5
 (11 7)  (993 263)  (993 263)  routing T_19_16.sp4_v_t_46 <X> T_19_16.sp4_h_l_40
 (13 7)  (995 263)  (995 263)  routing T_19_16.sp4_v_t_46 <X> T_19_16.sp4_h_l_40
 (1 8)  (983 264)  (983 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (983 265)  (983 265)  routing T_19_16.glb_netwk_4 <X> T_19_16.glb2local_1
 (14 10)  (996 266)  (996 266)  routing T_19_16.rgt_op_4 <X> T_19_16.lc_trk_g2_4
 (15 11)  (997 267)  (997 267)  routing T_19_16.rgt_op_4 <X> T_19_16.lc_trk_g2_4
 (17 11)  (999 267)  (999 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4


LogicTile_20_16

 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.wire_logic_cluster/lc_4/out <X> T_20_16.lc_trk_g0_4
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 258)  (1064 258)  routing T_20_16.lc_trk_g2_0 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (46 2)  (1082 258)  (1082 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 259)  (1072 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (46 3)  (1082 259)  (1082 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 260)  (1066 260)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 260)  (1071 260)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_2
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (42 4)  (1078 260)  (1078 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 261)  (1066 261)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 261)  (1068 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1069 261)  (1069 261)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.input_2_2
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (47 5)  (1083 261)  (1083 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (16 8)  (1052 264)  (1052 264)  routing T_20_16.sp4_v_b_33 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1054 264)  (1054 264)  routing T_20_16.sp4_v_b_33 <X> T_20_16.lc_trk_g2_1
 (29 8)  (1065 264)  (1065 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 264)  (1066 264)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 264)  (1068 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 264)  (1069 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 264)  (1070 264)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 264)  (1071 264)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.input_2_4
 (37 8)  (1073 264)  (1073 264)  LC_4 Logic Functioning bit
 (42 8)  (1078 264)  (1078 264)  LC_4 Logic Functioning bit
 (45 8)  (1081 264)  (1081 264)  LC_4 Logic Functioning bit
 (14 9)  (1050 265)  (1050 265)  routing T_20_16.sp12_v_b_16 <X> T_20_16.lc_trk_g2_0
 (16 9)  (1052 265)  (1052 265)  routing T_20_16.sp12_v_b_16 <X> T_20_16.lc_trk_g2_0
 (17 9)  (1053 265)  (1053 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (18 9)  (1054 265)  (1054 265)  routing T_20_16.sp4_v_b_33 <X> T_20_16.lc_trk_g2_1
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 265)  (1060 265)  routing T_20_16.tnr_op_2 <X> T_20_16.lc_trk_g2_2
 (26 9)  (1062 265)  (1062 265)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 265)  (1064 265)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 265)  (1065 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 265)  (1066 265)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 265)  (1068 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1073 265)  (1073 265)  LC_4 Logic Functioning bit
 (39 9)  (1075 265)  (1075 265)  LC_4 Logic Functioning bit
 (47 9)  (1083 265)  (1083 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (1050 266)  (1050 266)  routing T_20_16.rgt_op_4 <X> T_20_16.lc_trk_g2_4
 (15 11)  (1051 267)  (1051 267)  routing T_20_16.rgt_op_4 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (1 12)  (1037 268)  (1037 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (9 12)  (1045 268)  (1045 268)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_h_r_10
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.wire_logic_cluster/lc_2/out <X> T_20_16.lc_trk_g3_2
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 268)  (1063 268)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 268)  (1064 268)  routing T_20_16.lc_trk_g3_0 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (42 12)  (1078 268)  (1078 268)  LC_6 Logic Functioning bit
 (1 13)  (1037 269)  (1037 269)  routing T_20_16.glb_netwk_4 <X> T_20_16.glb2local_3
 (14 13)  (1050 269)  (1050 269)  routing T_20_16.tnl_op_0 <X> T_20_16.lc_trk_g3_0
 (15 13)  (1051 269)  (1051 269)  routing T_20_16.tnl_op_0 <X> T_20_16.lc_trk_g3_0
 (17 13)  (1053 269)  (1053 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (1076 270)  (1076 270)  LC_7 Logic Functioning bit
 (42 14)  (1078 270)  (1078 270)  LC_7 Logic Functioning bit
 (51 14)  (1087 270)  (1087 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (40 15)  (1076 271)  (1076 271)  LC_7 Logic Functioning bit
 (42 15)  (1078 271)  (1078 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (21 2)  (1111 258)  (1111 258)  routing T_21_16.sp4_h_l_10 <X> T_21_16.lc_trk_g0_7
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 258)  (1113 258)  routing T_21_16.sp4_h_l_10 <X> T_21_16.lc_trk_g0_7
 (24 2)  (1114 258)  (1114 258)  routing T_21_16.sp4_h_l_10 <X> T_21_16.lc_trk_g0_7
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.bnr_op_6 <X> T_21_16.lc_trk_g0_6
 (5 3)  (1095 259)  (1095 259)  routing T_21_16.sp4_h_l_37 <X> T_21_16.sp4_v_t_37
 (8 3)  (1098 259)  (1098 259)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_t_36
 (9 3)  (1099 259)  (1099 259)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_t_36
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (21 3)  (1111 259)  (1111 259)  routing T_21_16.sp4_h_l_10 <X> T_21_16.lc_trk_g0_7
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1115 259)  (1115 259)  routing T_21_16.bnr_op_6 <X> T_21_16.lc_trk_g0_6
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (38 4)  (1128 260)  (1128 260)  LC_2 Logic Functioning bit
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.sp4_r_v_b_27 <X> T_21_16.lc_trk_g1_3
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 261)  (1118 261)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 261)  (1121 261)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 261)  (1126 261)  LC_2 Logic Functioning bit
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (38 5)  (1128 261)  (1128 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (41 5)  (1131 261)  (1131 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (48 5)  (1138 261)  (1138 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (1091 262)  (1091 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_v_b_21 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (1 7)  (1091 263)  (1091 263)  routing T_21_16.glb_netwk_4 <X> T_21_16.glb2local_0
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1114 265)  (1114 265)  routing T_21_16.tnr_op_2 <X> T_21_16.lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g3_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1113 266)  (1113 266)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g2_7
 (24 10)  (1114 266)  (1114 266)  routing T_21_16.sp4_v_b_47 <X> T_21_16.lc_trk_g2_7
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (15 13)  (1105 269)  (1105 269)  routing T_21_16.tnr_op_0 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (1111 269)  (1111 269)  routing T_21_16.sp4_r_v_b_43 <X> T_21_16.lc_trk_g3_3
 (22 13)  (1112 269)  (1112 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1113 269)  (1113 269)  routing T_21_16.sp4_h_l_15 <X> T_21_16.lc_trk_g3_2
 (24 13)  (1114 269)  (1114 269)  routing T_21_16.sp4_h_l_15 <X> T_21_16.lc_trk_g3_2
 (25 13)  (1115 269)  (1115 269)  routing T_21_16.sp4_h_l_15 <X> T_21_16.lc_trk_g3_2
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1124 269)  (1124 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_6
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (40 13)  (1130 269)  (1130 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (42 13)  (1132 269)  (1132 269)  LC_6 Logic Functioning bit
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (1130 270)  (1130 270)  LC_7 Logic Functioning bit
 (42 14)  (1132 270)  (1132 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (50 14)  (1140 270)  (1140 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1114 271)  (1114 271)  routing T_21_16.tnr_op_6 <X> T_21_16.lc_trk_g3_6
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (40 15)  (1130 271)  (1130 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit
 (43 15)  (1133 271)  (1133 271)  LC_7 Logic Functioning bit
 (46 15)  (1136 271)  (1136 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1143 271)  (1143 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_22_16

 (8 0)  (1152 256)  (1152 256)  routing T_22_16.sp4_h_l_40 <X> T_22_16.sp4_h_r_1
 (10 0)  (1154 256)  (1154 256)  routing T_22_16.sp4_h_l_40 <X> T_22_16.sp4_h_r_1
 (14 0)  (1158 256)  (1158 256)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g0_0
 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 256)  (1174 256)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 256)  (1175 256)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 256)  (1181 256)  LC_0 Logic Functioning bit
 (38 0)  (1182 256)  (1182 256)  LC_0 Logic Functioning bit
 (39 0)  (1183 256)  (1183 256)  LC_0 Logic Functioning bit
 (40 0)  (1184 256)  (1184 256)  LC_0 Logic Functioning bit
 (42 0)  (1186 256)  (1186 256)  LC_0 Logic Functioning bit
 (43 0)  (1187 256)  (1187 256)  LC_0 Logic Functioning bit
 (45 0)  (1189 256)  (1189 256)  LC_0 Logic Functioning bit
 (52 0)  (1196 256)  (1196 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g0_7 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 257)  (1175 257)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (43 1)  (1187 257)  (1187 257)  LC_0 Logic Functioning bit
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 258)  (1149 258)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_h_l_37
 (21 2)  (1165 258)  (1165 258)  routing T_22_16.lft_op_7 <X> T_22_16.lc_trk_g0_7
 (22 2)  (1166 258)  (1166 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1168 258)  (1168 258)  routing T_22_16.lft_op_7 <X> T_22_16.lc_trk_g0_7
 (6 3)  (1150 259)  (1150 259)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_h_l_37
 (14 4)  (1158 260)  (1158 260)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g1_0
 (11 5)  (1155 261)  (1155 261)  routing T_22_16.sp4_h_l_40 <X> T_22_16.sp4_h_r_5
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (1165 262)  (1165 262)  routing T_22_16.wire_logic_cluster/lc_7/out <X> T_22_16.lc_trk_g1_7
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 8)  (1166 264)  (1166 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1168 264)  (1168 264)  routing T_22_16.tnl_op_3 <X> T_22_16.lc_trk_g2_3
 (21 9)  (1165 265)  (1165 265)  routing T_22_16.tnl_op_3 <X> T_22_16.lc_trk_g2_3
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1168 266)  (1168 266)  routing T_22_16.tnr_op_7 <X> T_22_16.lc_trk_g2_7
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 267)  (1169 267)  routing T_22_16.sp4_r_v_b_38 <X> T_22_16.lc_trk_g2_6
 (21 12)  (1165 268)  (1165 268)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 270)  (1174 270)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 270)  (1177 270)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (39 14)  (1183 270)  (1183 270)  LC_7 Logic Functioning bit
 (40 14)  (1184 270)  (1184 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (8 15)  (1152 271)  (1152 271)  routing T_22_16.sp4_h_r_4 <X> T_22_16.sp4_v_t_47
 (9 15)  (1153 271)  (1153 271)  routing T_22_16.sp4_h_r_4 <X> T_22_16.sp4_v_t_47
 (10 15)  (1154 271)  (1154 271)  routing T_22_16.sp4_h_r_4 <X> T_22_16.sp4_v_t_47
 (26 15)  (1170 271)  (1170 271)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 271)  (1176 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1178 271)  (1178 271)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.input_2_7
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (40 15)  (1184 271)  (1184 271)  LC_7 Logic Functioning bit
 (41 15)  (1185 271)  (1185 271)  LC_7 Logic Functioning bit
 (43 15)  (1187 271)  (1187 271)  LC_7 Logic Functioning bit


LogicTile_23_16

 (15 0)  (1213 256)  (1213 256)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (17 0)  (1215 256)  (1215 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1220 256)  (1220 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 256)  (1221 256)  routing T_23_16.sp4_v_b_19 <X> T_23_16.lc_trk_g0_3
 (24 0)  (1222 256)  (1222 256)  routing T_23_16.sp4_v_b_19 <X> T_23_16.lc_trk_g0_3
 (25 0)  (1223 256)  (1223 256)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g0_2
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 256)  (1233 256)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_0
 (39 0)  (1237 256)  (1237 256)  LC_0 Logic Functioning bit
 (40 0)  (1238 256)  (1238 256)  LC_0 Logic Functioning bit
 (42 0)  (1240 256)  (1240 256)  LC_0 Logic Functioning bit
 (18 1)  (1216 257)  (1216 257)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1224 257)  (1224 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 257)  (1226 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 257)  (1228 257)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 257)  (1229 257)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1231 257)  (1231 257)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.input_2_0
 (38 1)  (1236 257)  (1236 257)  LC_0 Logic Functioning bit
 (39 1)  (1237 257)  (1237 257)  LC_0 Logic Functioning bit
 (40 1)  (1238 257)  (1238 257)  LC_0 Logic Functioning bit
 (41 1)  (1239 257)  (1239 257)  LC_0 Logic Functioning bit
 (42 1)  (1240 257)  (1240 257)  LC_0 Logic Functioning bit
 (43 1)  (1241 257)  (1241 257)  LC_0 Logic Functioning bit
 (0 2)  (1198 258)  (1198 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1204 258)  (1204 258)  routing T_23_16.sp4_h_l_42 <X> T_23_16.sp4_v_t_37
 (12 2)  (1210 258)  (1210 258)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_h_l_39
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (39 2)  (1237 258)  (1237 258)  LC_1 Logic Functioning bit
 (40 2)  (1238 258)  (1238 258)  LC_1 Logic Functioning bit
 (42 2)  (1240 258)  (1240 258)  LC_1 Logic Functioning bit
 (11 3)  (1209 259)  (1209 259)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_h_l_39
 (13 3)  (1211 259)  (1211 259)  routing T_23_16.sp4_v_t_45 <X> T_23_16.sp4_h_l_39
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 259)  (1226 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1230 259)  (1230 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1233 259)  (1233 259)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.input_2_1
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (39 3)  (1237 259)  (1237 259)  LC_1 Logic Functioning bit
 (40 3)  (1238 259)  (1238 259)  LC_1 Logic Functioning bit
 (41 3)  (1239 259)  (1239 259)  LC_1 Logic Functioning bit
 (42 3)  (1240 259)  (1240 259)  LC_1 Logic Functioning bit
 (43 3)  (1241 259)  (1241 259)  LC_1 Logic Functioning bit
 (27 4)  (1225 260)  (1225 260)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 260)  (1226 260)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 260)  (1229 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 260)  (1236 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (40 4)  (1238 260)  (1238 260)  LC_2 Logic Functioning bit
 (41 4)  (1239 260)  (1239 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (50 4)  (1248 260)  (1248 260)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1250 260)  (1250 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1224 261)  (1224 261)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (40 5)  (1238 261)  (1238 261)  LC_2 Logic Functioning bit
 (41 5)  (1239 261)  (1239 261)  LC_2 Logic Functioning bit
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1222 263)  (1222 263)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g1_6
 (25 7)  (1223 263)  (1223 263)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g1_6
 (25 8)  (1223 264)  (1223 264)  routing T_23_16.rgt_op_2 <X> T_23_16.lc_trk_g2_2
 (14 9)  (1212 265)  (1212 265)  routing T_23_16.sp12_v_b_16 <X> T_23_16.lc_trk_g2_0
 (16 9)  (1214 265)  (1214 265)  routing T_23_16.sp12_v_b_16 <X> T_23_16.lc_trk_g2_0
 (17 9)  (1215 265)  (1215 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1222 265)  (1222 265)  routing T_23_16.rgt_op_2 <X> T_23_16.lc_trk_g2_2
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (24 10)  (1222 266)  (1222 266)  routing T_23_16.sp4_h_r_39 <X> T_23_16.lc_trk_g2_7
 (25 10)  (1223 266)  (1223 266)  routing T_23_16.wire_logic_cluster/lc_6/out <X> T_23_16.lc_trk_g2_6
 (26 10)  (1224 266)  (1224 266)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 266)  (1225 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 266)  (1226 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 266)  (1228 266)  routing T_23_16.lc_trk_g3_5 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 266)  (1231 266)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (1237 266)  (1237 266)  LC_5 Logic Functioning bit
 (40 10)  (1238 266)  (1238 266)  LC_5 Logic Functioning bit
 (42 10)  (1240 266)  (1240 266)  LC_5 Logic Functioning bit
 (15 11)  (1213 267)  (1213 267)  routing T_23_16.sp4_v_t_33 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp4_v_t_33 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1224 267)  (1224 267)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 267)  (1226 267)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 267)  (1230 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1233 267)  (1233 267)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.input_2_5
 (38 11)  (1236 267)  (1236 267)  LC_5 Logic Functioning bit
 (39 11)  (1237 267)  (1237 267)  LC_5 Logic Functioning bit
 (40 11)  (1238 267)  (1238 267)  LC_5 Logic Functioning bit
 (41 11)  (1239 267)  (1239 267)  LC_5 Logic Functioning bit
 (42 11)  (1240 267)  (1240 267)  LC_5 Logic Functioning bit
 (43 11)  (1241 267)  (1241 267)  LC_5 Logic Functioning bit
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1221 268)  (1221 268)  routing T_23_16.sp4_v_t_30 <X> T_23_16.lc_trk_g3_3
 (24 12)  (1222 268)  (1222 268)  routing T_23_16.sp4_v_t_30 <X> T_23_16.lc_trk_g3_3
 (26 12)  (1224 268)  (1224 268)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1227 268)  (1227 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 268)  (1229 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 268)  (1230 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 268)  (1231 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 268)  (1232 268)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (1236 268)  (1236 268)  LC_6 Logic Functioning bit
 (39 12)  (1237 268)  (1237 268)  LC_6 Logic Functioning bit
 (40 12)  (1238 268)  (1238 268)  LC_6 Logic Functioning bit
 (41 12)  (1239 268)  (1239 268)  LC_6 Logic Functioning bit
 (45 12)  (1243 268)  (1243 268)  LC_6 Logic Functioning bit
 (48 12)  (1246 268)  (1246 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1248 268)  (1248 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1216 269)  (1216 269)  routing T_23_16.sp4_r_v_b_41 <X> T_23_16.lc_trk_g3_1
 (26 13)  (1224 269)  (1224 269)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 269)  (1226 269)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 269)  (1227 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 269)  (1229 269)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 269)  (1234 269)  LC_6 Logic Functioning bit
 (37 13)  (1235 269)  (1235 269)  LC_6 Logic Functioning bit
 (38 13)  (1236 269)  (1236 269)  LC_6 Logic Functioning bit
 (39 13)  (1237 269)  (1237 269)  LC_6 Logic Functioning bit
 (40 13)  (1238 269)  (1238 269)  LC_6 Logic Functioning bit
 (41 13)  (1239 269)  (1239 269)  LC_6 Logic Functioning bit
 (17 14)  (1215 270)  (1215 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (1223 270)  (1223 270)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6
 (26 14)  (1224 270)  (1224 270)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 270)  (1226 270)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 270)  (1231 270)  routing T_23_16.lc_trk_g2_0 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (39 14)  (1237 270)  (1237 270)  LC_7 Logic Functioning bit
 (40 14)  (1238 270)  (1238 270)  LC_7 Logic Functioning bit
 (42 14)  (1240 270)  (1240 270)  LC_7 Logic Functioning bit
 (51 14)  (1249 270)  (1249 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (1216 271)  (1216 271)  routing T_23_16.sp4_r_v_b_45 <X> T_23_16.lc_trk_g3_5
 (22 15)  (1220 271)  (1220 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 271)  (1221 271)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6
 (24 15)  (1222 271)  (1222 271)  routing T_23_16.sp4_h_r_38 <X> T_23_16.lc_trk_g3_6
 (26 15)  (1224 271)  (1224 271)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 271)  (1226 271)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 271)  (1227 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 271)  (1228 271)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 271)  (1230 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1233 271)  (1233 271)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.input_2_7
 (38 15)  (1236 271)  (1236 271)  LC_7 Logic Functioning bit
 (39 15)  (1237 271)  (1237 271)  LC_7 Logic Functioning bit
 (40 15)  (1238 271)  (1238 271)  LC_7 Logic Functioning bit
 (41 15)  (1239 271)  (1239 271)  LC_7 Logic Functioning bit
 (42 15)  (1240 271)  (1240 271)  LC_7 Logic Functioning bit
 (43 15)  (1241 271)  (1241 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (14 0)  (1266 256)  (1266 256)  routing T_24_16.lft_op_0 <X> T_24_16.lc_trk_g0_0
 (22 0)  (1274 256)  (1274 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1275 256)  (1275 256)  routing T_24_16.sp4_h_r_3 <X> T_24_16.lc_trk_g0_3
 (24 0)  (1276 256)  (1276 256)  routing T_24_16.sp4_h_r_3 <X> T_24_16.lc_trk_g0_3
 (25 0)  (1277 256)  (1277 256)  routing T_24_16.wire_logic_cluster/lc_2/out <X> T_24_16.lc_trk_g0_2
 (15 1)  (1267 257)  (1267 257)  routing T_24_16.lft_op_0 <X> T_24_16.lc_trk_g0_0
 (17 1)  (1269 257)  (1269 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (21 1)  (1273 257)  (1273 257)  routing T_24_16.sp4_h_r_3 <X> T_24_16.lc_trk_g0_3
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 258)  (1253 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 260)  (1283 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 260)  (1285 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 260)  (1289 260)  LC_2 Logic Functioning bit
 (38 4)  (1290 260)  (1290 260)  LC_2 Logic Functioning bit
 (39 4)  (1291 260)  (1291 260)  LC_2 Logic Functioning bit
 (40 4)  (1292 260)  (1292 260)  LC_2 Logic Functioning bit
 (42 4)  (1294 260)  (1294 260)  LC_2 Logic Functioning bit
 (43 4)  (1295 260)  (1295 260)  LC_2 Logic Functioning bit
 (45 4)  (1297 260)  (1297 260)  LC_2 Logic Functioning bit
 (52 4)  (1304 260)  (1304 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (6 5)  (1258 261)  (1258 261)  routing T_24_16.sp4_h_l_38 <X> T_24_16.sp4_h_r_3
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 261)  (1282 261)  routing T_24_16.lc_trk_g0_3 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1284 261)  (1284 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1287 261)  (1287 261)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.input_2_2
 (36 5)  (1288 261)  (1288 261)  LC_2 Logic Functioning bit
 (38 5)  (1290 261)  (1290 261)  LC_2 Logic Functioning bit
 (41 5)  (1293 261)  (1293 261)  LC_2 Logic Functioning bit
 (43 5)  (1295 261)  (1295 261)  LC_2 Logic Functioning bit
 (5 7)  (1257 263)  (1257 263)  routing T_24_16.sp4_h_l_38 <X> T_24_16.sp4_v_t_38
 (15 10)  (1267 266)  (1267 266)  routing T_24_16.tnl_op_5 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (1270 267)  (1270 267)  routing T_24_16.tnl_op_5 <X> T_24_16.lc_trk_g2_5


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (12 0)  (1318 256)  (1318 256)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_h_r_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (11 1)  (1317 257)  (1317 257)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_h_r_2
 (13 1)  (1319 257)  (1319 257)  routing T_25_16.sp4_v_b_8 <X> T_25_16.sp4_h_r_2
 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (25 1)  (1331 257)  (1331 257)  routing T_25_16.sp4_h_r_2 <X> T_25_16.lc_trk_g0_2
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (9 2)  (1315 258)  (1315 258)  routing T_25_16.sp4_v_b_1 <X> T_25_16.sp4_h_l_36
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (8 3)  (1314 259)  (1314 259)  routing T_25_16.sp4_v_b_10 <X> T_25_16.sp4_v_t_36
 (10 3)  (1316 259)  (1316 259)  routing T_25_16.sp4_v_b_10 <X> T_25_16.sp4_v_t_36
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (3 7)  (1309 263)  (1309 263)  routing T_25_16.sp12_h_l_23 <X> T_25_16.sp12_v_t_23
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (21 8)  (1327 264)  (1327 264)  routing T_25_16.bnl_op_3 <X> T_25_16.lc_trk_g2_3
 (22 8)  (1328 264)  (1328 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 265)  (1327 265)  routing T_25_16.bnl_op_3 <X> T_25_16.lc_trk_g2_3
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g2_3 <X> T_25_16.wire_bram/ram/WDATA_3
 (14 10)  (1320 266)  (1320 266)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (15 11)  (1321 267)  (1321 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (16 11)  (1322 267)  (1322 267)  routing T_25_16.sp4_h_r_36 <X> T_25_16.lc_trk_g2_4
 (17 11)  (1323 267)  (1323 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g2_4 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (8 1)  (1356 257)  (1356 257)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_b_1
 (9 1)  (1357 257)  (1357 257)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_b_1
 (8 3)  (1356 259)  (1356 259)  routing T_26_16.sp4_h_l_36 <X> T_26_16.sp4_v_t_36
 (13 4)  (1361 260)  (1361 260)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_b_5
 (3 5)  (1351 261)  (1351 261)  routing T_26_16.sp12_h_l_23 <X> T_26_16.sp12_h_r_0
 (12 5)  (1360 261)  (1360 261)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_b_5
 (9 6)  (1357 262)  (1357 262)  routing T_26_16.sp4_v_b_4 <X> T_26_16.sp4_h_l_41
 (3 7)  (1351 263)  (1351 263)  routing T_26_16.sp12_h_l_23 <X> T_26_16.sp12_v_t_23
 (12 7)  (1360 263)  (1360 263)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_t_40
 (19 10)  (1367 266)  (1367 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_28_16

 (19 15)  (1475 271)  (1475 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_29_16

 (5 12)  (1515 268)  (1515 268)  routing T_29_16.sp4_v_t_44 <X> T_29_16.sp4_h_r_9


LogicTile_31_16

 (5 8)  (1623 264)  (1623 264)  routing T_31_16.sp4_h_l_38 <X> T_31_16.sp4_h_r_6
 (4 9)  (1622 265)  (1622 265)  routing T_31_16.sp4_h_l_38 <X> T_31_16.sp4_h_r_6


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (6 5)  (1732 261)  (1732 261)  routing T_33_16.span12_horz_12 <X> T_33_16.lc_trk_g0_4
 (7 5)  (1733 261)  (1733 261)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g0_4 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g1_4 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 268)  (1730 268)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (11 12)  (1737 268)  (1737 268)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_t_15
 (12 12)  (1738 268)  (1738 268)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_t_15
 (4 13)  (1730 269)  (1730 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (5 13)  (1731 269)  (1731 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (6 13)  (1732 269)  (1732 269)  routing T_33_16.span4_horz_44 <X> T_33_16.lc_trk_g1_4
 (7 13)  (1733 269)  (1733 269)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (13 13)  (1739 269)  (1739 269)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_b_3
 (14 13)  (1740 269)  (1740 269)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_b_3
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit


LogicTile_4_15

 (6 0)  (186 240)  (186 240)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_b_0


LogicTile_5_15

 (29 2)  (263 242)  (263 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 242)  (264 242)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 242)  (266 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 242)  (267 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 242)  (268 242)  routing T_5_15.lc_trk_g3_1 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 242)  (270 242)  LC_1 Logic Functioning bit
 (37 2)  (271 242)  (271 242)  LC_1 Logic Functioning bit
 (38 2)  (272 242)  (272 242)  LC_1 Logic Functioning bit
 (39 2)  (273 242)  (273 242)  LC_1 Logic Functioning bit
 (40 2)  (274 242)  (274 242)  LC_1 Logic Functioning bit
 (42 2)  (276 242)  (276 242)  LC_1 Logic Functioning bit
 (46 2)  (280 242)  (280 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (256 243)  (256 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (257 243)  (257 243)  routing T_5_15.sp12_h_l_21 <X> T_5_15.lc_trk_g0_6
 (25 3)  (259 243)  (259 243)  routing T_5_15.sp12_h_l_21 <X> T_5_15.lc_trk_g0_6
 (30 3)  (264 243)  (264 243)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (270 243)  (270 243)  LC_1 Logic Functioning bit
 (37 3)  (271 243)  (271 243)  LC_1 Logic Functioning bit
 (38 3)  (272 243)  (272 243)  LC_1 Logic Functioning bit
 (39 3)  (273 243)  (273 243)  LC_1 Logic Functioning bit
 (40 3)  (274 243)  (274 243)  LC_1 Logic Functioning bit
 (42 3)  (276 243)  (276 243)  LC_1 Logic Functioning bit
 (17 12)  (251 252)  (251 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1


LogicTile_6_15

 (3 8)  (291 248)  (291 248)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_v_b_1
 (3 9)  (291 249)  (291 249)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_v_b_1
 (3 10)  (291 250)  (291 250)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_h_l_22
 (3 11)  (291 251)  (291 251)  routing T_6_15.sp12_h_r_1 <X> T_6_15.sp12_h_l_22


LogicTile_7_15

 (8 7)  (350 247)  (350 247)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_41
 (9 7)  (351 247)  (351 247)  routing T_7_15.sp4_h_r_4 <X> T_7_15.sp4_v_t_41


LogicTile_9_15

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (461 241)  (461 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (24 1)  (462 241)  (462 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (25 1)  (463 241)  (463 241)  routing T_9_15.sp4_h_r_2 <X> T_9_15.lc_trk_g0_2
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (51 1)  (489 241)  (489 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (38 3)  (476 243)  (476 243)  LC_1 Logic Functioning bit
 (51 3)  (489 243)  (489 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 11)  (452 251)  (452 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_h_l_17 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (25 12)  (463 252)  (463 252)  routing T_9_15.rgt_op_2 <X> T_9_15.lc_trk_g3_2
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.rgt_op_2 <X> T_9_15.lc_trk_g3_2


LogicTile_10_15

 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (503 242)  (503 242)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (13 2)  (505 242)  (505 242)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (12 3)  (504 243)  (504 243)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_39
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 244)  (513 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (515 244)  (515 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (24 4)  (516 244)  (516 244)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (37 4)  (529 244)  (529 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (39 4)  (531 244)  (531 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (0 5)  (492 245)  (492 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (21 5)  (513 245)  (513 245)  routing T_10_15.sp4_h_r_19 <X> T_10_15.lc_trk_g1_3
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (4 10)  (496 250)  (496 250)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_43
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 250)  (515 250)  routing T_10_15.sp12_v_t_12 <X> T_10_15.lc_trk_g2_7
 (5 11)  (497 251)  (497 251)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_t_43
 (0 14)  (492 254)  (492 254)  routing T_10_15.glb_netwk_4 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_15

 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (557 242)  (557 242)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (13 2)  (559 242)  (559 242)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (12 3)  (558 243)  (558 243)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_v_t_39
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (567 244)  (567 244)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 244)  (569 244)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.sp4_h_r_11 <X> T_11_15.lc_trk_g1_3
 (0 5)  (546 245)  (546 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (8 6)  (554 246)  (554 246)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_h_l_41
 (10 6)  (556 246)  (556 246)  routing T_11_15.sp4_h_r_8 <X> T_11_15.sp4_h_l_41
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 250)  (582 250)  LC_5 Logic Functioning bit
 (37 10)  (583 250)  (583 250)  LC_5 Logic Functioning bit
 (38 10)  (584 250)  (584 250)  LC_5 Logic Functioning bit
 (39 10)  (585 250)  (585 250)  LC_5 Logic Functioning bit
 (45 10)  (591 250)  (591 250)  LC_5 Logic Functioning bit
 (46 10)  (592 250)  (592 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (577 251)  (577 251)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 251)  (582 251)  LC_5 Logic Functioning bit
 (37 11)  (583 251)  (583 251)  LC_5 Logic Functioning bit
 (38 11)  (584 251)  (584 251)  LC_5 Logic Functioning bit
 (39 11)  (585 251)  (585 251)  LC_5 Logic Functioning bit
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (559 254)  (559 254)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46
 (12 15)  (558 255)  (558 255)  routing T_11_15.sp4_h_r_11 <X> T_11_15.sp4_v_t_46


LogicTile_12_15

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (600 245)  (600 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 252)  (625 252)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (45 12)  (645 252)  (645 252)  LC_6 Logic Functioning bit
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 253)  (623 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (24 13)  (624 253)  (624 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (25 13)  (625 253)  (625 253)  routing T_12_15.sp4_h_r_42 <X> T_12_15.lc_trk_g3_2
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (38 13)  (638 253)  (638 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (51 13)  (651 253)  (651 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 254)  (603 254)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22
 (3 15)  (603 255)  (603 255)  routing T_12_15.sp12_h_r_1 <X> T_12_15.sp12_v_t_22


LogicTile_13_15

 (5 10)  (659 250)  (659 250)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_43
 (6 10)  (660 250)  (660 250)  routing T_13_15.sp4_v_b_3 <X> T_13_15.sp4_v_t_43
 (8 10)  (662 250)  (662 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (9 10)  (663 250)  (663 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (10 10)  (664 250)  (664 250)  routing T_13_15.sp4_v_t_36 <X> T_13_15.sp4_h_l_42
 (4 11)  (658 251)  (658 251)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_43
 (5 11)  (659 251)  (659 251)  routing T_13_15.sp4_v_b_3 <X> T_13_15.sp4_v_t_43


LogicTile_14_15

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 4)  (711 244)  (711 244)  routing T_14_15.sp12_v_t_23 <X> T_14_15.sp12_h_r_0
 (14 4)  (722 244)  (722 244)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (722 246)  (722 246)  routing T_14_15.bnr_op_4 <X> T_14_15.lc_trk_g1_4
 (14 7)  (722 247)  (722 247)  routing T_14_15.bnr_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (42 8)  (750 248)  (750 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (37 9)  (745 249)  (745 249)  LC_4 Logic Functioning bit
 (38 9)  (746 249)  (746 249)  LC_4 Logic Functioning bit
 (39 9)  (747 249)  (747 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (6 11)  (714 251)  (714 251)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_43
 (11 11)  (719 251)  (719 251)  routing T_14_15.sp4_h_r_8 <X> T_14_15.sp4_h_l_45
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (15 13)  (723 253)  (723 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_h_l_21 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_15_15

 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (12 10)  (774 250)  (774 250)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45
 (13 11)  (775 251)  (775 251)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_h_l_45
 (11 15)  (773 255)  (773 255)  routing T_15_15.sp4_h_r_11 <X> T_15_15.sp4_h_l_46


LogicTile_16_15

 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (45 0)  (861 240)  (861 240)  LC_0 Logic Functioning bit
 (46 0)  (862 240)  (862 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (47 1)  (863 241)  (863 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (864 241)  (864 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (867 241)  (867 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 11)  (829 251)  (829 251)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_h_l_45
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (25 12)  (841 252)  (841 252)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 253)  (839 253)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.sp4_v_t_23 <X> T_16_15.lc_trk_g3_2
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 254)  (827 254)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_v_t_46
 (13 14)  (829 254)  (829 254)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_v_t_46


LogicTile_17_15

 (5 6)  (879 246)  (879 246)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_38
 (4 7)  (878 247)  (878 247)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_38
 (6 7)  (880 247)  (880 247)  routing T_17_15.sp4_v_t_44 <X> T_17_15.sp4_h_l_38


LogicTile_18_15

 (3 10)  (931 250)  (931 250)  routing T_18_15.sp12_v_t_22 <X> T_18_15.sp12_h_l_22
 (5 10)  (933 250)  (933 250)  routing T_18_15.sp4_h_r_3 <X> T_18_15.sp4_h_l_43
 (4 11)  (932 251)  (932 251)  routing T_18_15.sp4_h_r_3 <X> T_18_15.sp4_h_l_43


LogicTile_19_15

 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_v_t_37 <X> T_19_15.sp4_h_r_5
 (12 14)  (994 254)  (994 254)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_46
 (10 15)  (992 255)  (992 255)  routing T_19_15.sp4_h_l_40 <X> T_19_15.sp4_v_t_47
 (11 15)  (993 255)  (993 255)  routing T_19_15.sp4_v_t_46 <X> T_19_15.sp4_h_l_46
 (19 15)  (1001 255)  (1001 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_15

 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g0_4
 (22 2)  (1112 242)  (1112 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 242)  (1114 242)  routing T_21_15.top_op_7 <X> T_21_15.lc_trk_g0_7
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (1111 243)  (1111 243)  routing T_21_15.top_op_7 <X> T_21_15.lc_trk_g0_7
 (25 8)  (1115 248)  (1115 248)  routing T_21_15.sp4_v_t_23 <X> T_21_15.lc_trk_g2_2
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 248)  (1120 248)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 248)  (1125 248)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.input_2_4
 (37 8)  (1127 248)  (1127 248)  LC_4 Logic Functioning bit
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (40 8)  (1130 248)  (1130 248)  LC_4 Logic Functioning bit
 (42 8)  (1132 248)  (1132 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (48 8)  (1138 248)  (1138 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1141 248)  (1141 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 249)  (1113 249)  routing T_21_15.sp4_v_t_23 <X> T_21_15.lc_trk_g2_2
 (25 9)  (1115 249)  (1115 249)  routing T_21_15.sp4_v_t_23 <X> T_21_15.lc_trk_g2_2
 (26 9)  (1116 249)  (1116 249)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 249)  (1120 249)  routing T_21_15.lc_trk_g0_7 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1126 249)  (1126 249)  LC_4 Logic Functioning bit
 (38 9)  (1128 249)  (1128 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (51 9)  (1141 249)  (1141 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 13)  (1104 253)  (1104 253)  routing T_21_15.sp4_h_r_24 <X> T_21_15.lc_trk_g3_0
 (15 13)  (1105 253)  (1105 253)  routing T_21_15.sp4_h_r_24 <X> T_21_15.lc_trk_g3_0
 (16 13)  (1106 253)  (1106 253)  routing T_21_15.sp4_h_r_24 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


LogicTile_22_15

 (5 7)  (1149 247)  (1149 247)  routing T_22_15.sp4_h_l_38 <X> T_22_15.sp4_v_t_38
 (10 8)  (1154 248)  (1154 248)  routing T_22_15.sp4_v_t_39 <X> T_22_15.sp4_h_r_7
 (14 8)  (1158 248)  (1158 248)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (15 8)  (1159 248)  (1159 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (16 8)  (1160 248)  (1160 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 248)  (1162 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (25 8)  (1169 248)  (1169 248)  routing T_22_15.sp4_v_t_23 <X> T_22_15.lc_trk_g2_2
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp4_v_t_23 <X> T_22_15.lc_trk_g2_2
 (25 9)  (1169 249)  (1169 249)  routing T_22_15.sp4_v_t_23 <X> T_22_15.lc_trk_g2_2
 (15 10)  (1159 250)  (1159 250)  routing T_22_15.sp4_v_t_32 <X> T_22_15.lc_trk_g2_5
 (16 10)  (1160 250)  (1160 250)  routing T_22_15.sp4_v_t_32 <X> T_22_15.lc_trk_g2_5
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 252)  (1172 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 252)  (1179 252)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_6
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (40 12)  (1184 252)  (1184 252)  LC_6 Logic Functioning bit
 (42 12)  (1186 252)  (1186 252)  LC_6 Logic Functioning bit
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 253)  (1176 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1177 253)  (1177 253)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_6
 (34 13)  (1178 253)  (1178 253)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_6
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (42 13)  (1186 253)  (1186 253)  LC_6 Logic Functioning bit
 (46 13)  (1190 253)  (1190 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.sp4_h_r_39 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp4_h_r_39 <X> T_22_15.lc_trk_g3_7
 (24 14)  (1168 254)  (1168 254)  routing T_22_15.sp4_h_r_39 <X> T_22_15.lc_trk_g3_7
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (50 14)  (1194 254)  (1194 254)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp4_v_b_36 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (1162 255)  (1162 255)  routing T_22_15.sp4_r_v_b_45 <X> T_22_15.lc_trk_g3_5
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (51 15)  (1195 255)  (1195 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_23_15

 (12 0)  (1210 240)  (1210 240)  routing T_23_15.sp4_v_t_39 <X> T_23_15.sp4_h_r_2
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 240)  (1232 240)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (43 0)  (1241 240)  (1241 240)  LC_0 Logic Functioning bit
 (46 0)  (1244 240)  (1244 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1221 241)  (1221 241)  routing T_23_15.sp4_h_r_2 <X> T_23_15.lc_trk_g0_2
 (24 1)  (1222 241)  (1222 241)  routing T_23_15.sp4_h_r_2 <X> T_23_15.lc_trk_g0_2
 (25 1)  (1223 241)  (1223 241)  routing T_23_15.sp4_h_r_2 <X> T_23_15.lc_trk_g0_2
 (26 1)  (1224 241)  (1224 241)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 241)  (1225 241)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 241)  (1229 241)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 241)  (1230 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1233 241)  (1233 241)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.input_2_0
 (40 1)  (1238 241)  (1238 241)  LC_0 Logic Functioning bit
 (42 1)  (1240 241)  (1240 241)  LC_0 Logic Functioning bit
 (43 1)  (1241 241)  (1241 241)  LC_0 Logic Functioning bit
 (5 2)  (1203 242)  (1203 242)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_l_37
 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (6 3)  (1204 243)  (1204 243)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_h_l_37
 (9 3)  (1207 243)  (1207 243)  routing T_23_15.sp4_v_b_1 <X> T_23_15.sp4_v_t_36
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (13 3)  (1211 243)  (1211 243)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_h_l_39
 (22 4)  (1220 244)  (1220 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1221 244)  (1221 244)  routing T_23_15.sp12_h_l_16 <X> T_23_15.lc_trk_g1_3
 (21 5)  (1219 245)  (1219 245)  routing T_23_15.sp12_h_l_16 <X> T_23_15.lc_trk_g1_3
 (25 6)  (1223 246)  (1223 246)  routing T_23_15.lft_op_6 <X> T_23_15.lc_trk_g1_6
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1222 247)  (1222 247)  routing T_23_15.lft_op_6 <X> T_23_15.lc_trk_g1_6
 (21 8)  (1219 248)  (1219 248)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g2_3
 (22 8)  (1220 248)  (1220 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1221 248)  (1221 248)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g2_3
 (21 9)  (1219 249)  (1219 249)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g2_3
 (9 12)  (1207 252)  (1207 252)  routing T_23_15.sp4_v_t_47 <X> T_23_15.sp4_h_r_10


LogicTile_24_15

 (21 2)  (1273 242)  (1273 242)  routing T_24_15.sp4_h_l_10 <X> T_24_15.lc_trk_g0_7
 (22 2)  (1274 242)  (1274 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 242)  (1275 242)  routing T_24_15.sp4_h_l_10 <X> T_24_15.lc_trk_g0_7
 (24 2)  (1276 242)  (1276 242)  routing T_24_15.sp4_h_l_10 <X> T_24_15.lc_trk_g0_7
 (21 3)  (1273 243)  (1273 243)  routing T_24_15.sp4_h_l_10 <X> T_24_15.lc_trk_g0_7
 (26 6)  (1278 246)  (1278 246)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 246)  (1279 246)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 246)  (1280 246)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 246)  (1281 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 246)  (1282 246)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 246)  (1283 246)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 246)  (1284 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 246)  (1285 246)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_3/in_3
 (43 6)  (1295 246)  (1295 246)  LC_3 Logic Functioning bit
 (53 6)  (1305 246)  (1305 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (1278 247)  (1278 247)  routing T_24_15.lc_trk_g0_7 <X> T_24_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 247)  (1281 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 247)  (1282 247)  routing T_24_15.lc_trk_g3_7 <X> T_24_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 247)  (1284 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1285 247)  (1285 247)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.input_2_3
 (34 7)  (1286 247)  (1286 247)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.input_2_3
 (40 7)  (1292 247)  (1292 247)  LC_3 Logic Functioning bit
 (42 7)  (1294 247)  (1294 247)  LC_3 Logic Functioning bit
 (43 7)  (1295 247)  (1295 247)  LC_3 Logic Functioning bit
 (52 7)  (1304 247)  (1304 247)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (3 10)  (1255 250)  (1255 250)  routing T_24_15.sp12_v_t_22 <X> T_24_15.sp12_h_l_22
 (14 10)  (1266 250)  (1266 250)  routing T_24_15.sp4_h_r_36 <X> T_24_15.lc_trk_g2_4
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.sp4_h_r_36 <X> T_24_15.lc_trk_g2_4
 (16 11)  (1268 251)  (1268 251)  routing T_24_15.sp4_h_r_36 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 13)  (1266 253)  (1266 253)  routing T_24_15.sp12_v_b_16 <X> T_24_15.lc_trk_g3_0
 (16 13)  (1268 253)  (1268 253)  routing T_24_15.sp12_v_b_16 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (5 14)  (1257 254)  (1257 254)  routing T_24_15.sp4_v_t_44 <X> T_24_15.sp4_h_l_44
 (22 14)  (1274 254)  (1274 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 254)  (1275 254)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7
 (24 14)  (1276 254)  (1276 254)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7
 (6 15)  (1258 255)  (1258 255)  routing T_24_15.sp4_v_t_44 <X> T_24_15.sp4_h_l_44
 (21 15)  (1273 255)  (1273 255)  routing T_24_15.sp4_h_r_31 <X> T_24_15.lc_trk_g3_7


RAM_Tile_25_15

 (4 0)  (1310 240)  (1310 240)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_v_b_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 3)  (1314 243)  (1314 243)  routing T_25_15.sp4_h_l_36 <X> T_25_15.sp4_v_t_36
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (41 8)  (1347 248)  (1347 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g2_7 <X> T_25_15.wire_bram/ram/WDATA_11
 (11 10)  (1317 250)  (1317 250)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_45
 (21 10)  (1327 250)  (1327 250)  routing T_25_15.sp4_v_t_26 <X> T_25_15.lc_trk_g2_7
 (22 10)  (1328 250)  (1328 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 250)  (1329 250)  routing T_25_15.sp4_v_t_26 <X> T_25_15.lc_trk_g2_7
 (12 11)  (1318 251)  (1318 251)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_45
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 251)  (1327 251)  routing T_25_15.sp4_v_t_26 <X> T_25_15.lc_trk_g2_7
 (0 14)  (1306 254)  (1306 254)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_26_15

 (13 4)  (1361 244)  (1361 244)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_5
 (12 5)  (1360 245)  (1360 245)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_b_5
 (12 7)  (1360 247)  (1360 247)  routing T_26_15.sp4_h_l_40 <X> T_26_15.sp4_v_t_40


LogicTile_29_15

 (3 2)  (1513 242)  (1513 242)  routing T_29_15.sp12_v_t_23 <X> T_29_15.sp12_h_l_23


LogicTile_15_14

 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (40 8)  (802 232)  (802 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_22_14

 (9 1)  (1153 225)  (1153 225)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_v_b_1
 (10 1)  (1154 225)  (1154 225)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_v_b_1


LogicTile_23_14

 (12 0)  (1210 224)  (1210 224)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_r_2
 (9 12)  (1207 236)  (1207 236)  routing T_23_14.sp4_v_t_47 <X> T_23_14.sp4_h_r_10


LogicTile_24_14

 (21 2)  (1273 226)  (1273 226)  routing T_24_14.sp4_h_l_10 <X> T_24_14.lc_trk_g0_7
 (22 2)  (1274 226)  (1274 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1275 226)  (1275 226)  routing T_24_14.sp4_h_l_10 <X> T_24_14.lc_trk_g0_7
 (24 2)  (1276 226)  (1276 226)  routing T_24_14.sp4_h_l_10 <X> T_24_14.lc_trk_g0_7
 (26 2)  (1278 226)  (1278 226)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 226)  (1279 226)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 226)  (1280 226)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 226)  (1286 226)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 226)  (1287 226)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.input_2_1
 (53 2)  (1305 226)  (1305 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (21 3)  (1273 227)  (1273 227)  routing T_24_14.sp4_h_l_10 <X> T_24_14.lc_trk_g0_7
 (27 3)  (1279 227)  (1279 227)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 227)  (1280 227)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 227)  (1281 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 227)  (1282 227)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1283 227)  (1283 227)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 227)  (1284 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1287 227)  (1287 227)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.input_2_1
 (39 3)  (1291 227)  (1291 227)  LC_1 Logic Functioning bit
 (21 6)  (1273 230)  (1273 230)  routing T_24_14.sp4_h_l_2 <X> T_24_14.lc_trk_g1_7
 (22 6)  (1274 230)  (1274 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1275 230)  (1275 230)  routing T_24_14.sp4_h_l_2 <X> T_24_14.lc_trk_g1_7
 (24 6)  (1276 230)  (1276 230)  routing T_24_14.sp4_h_l_2 <X> T_24_14.lc_trk_g1_7
 (8 8)  (1260 232)  (1260 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (9 8)  (1261 232)  (1261 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (10 8)  (1262 232)  (1262 232)  routing T_24_14.sp4_v_b_1 <X> T_24_14.sp4_h_r_7
 (26 8)  (1278 232)  (1278 232)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (1281 232)  (1281 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 232)  (1282 232)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 232)  (1283 232)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 232)  (1284 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 232)  (1285 232)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 232)  (1286 232)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_4/in_3
 (39 8)  (1291 232)  (1291 232)  LC_4 Logic Functioning bit
 (9 9)  (1261 233)  (1261 233)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_7
 (10 9)  (1262 233)  (1262 233)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_7
 (26 9)  (1278 233)  (1278 233)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 233)  (1279 233)  routing T_24_14.lc_trk_g1_7 <X> T_24_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 233)  (1281 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 233)  (1282 233)  routing T_24_14.lc_trk_g0_7 <X> T_24_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (1284 233)  (1284 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (1285 233)  (1285 233)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.input_2_4
 (34 9)  (1286 233)  (1286 233)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.input_2_4
 (35 9)  (1287 233)  (1287 233)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.input_2_4
 (52 9)  (1304 233)  (1304 233)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 12)  (1274 236)  (1274 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 236)  (1275 236)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g3_3
 (24 12)  (1276 236)  (1276 236)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g3_3
 (14 15)  (1266 239)  (1266 239)  routing T_24_14.sp4_r_v_b_44 <X> T_24_14.lc_trk_g3_4
 (17 15)  (1269 239)  (1269 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (13 0)  (1319 224)  (1319 224)  routing T_25_14.sp4_v_t_39 <X> T_25_14.sp4_v_b_2
 (25 0)  (1331 224)  (1331 224)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (25 1)  (1331 225)  (1331 225)  routing T_25_14.sp4_h_l_7 <X> T_25_14.lc_trk_g0_2
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (13 6)  (1319 230)  (1319 230)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_v_t_40
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp4_r_v_b_29 <X> T_25_14.lc_trk_g1_5
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.wire_bram/ram/WDATA_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g3_0 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (8 11)  (1314 235)  (1314 235)  routing T_25_14.sp4_v_b_4 <X> T_25_14.sp4_v_t_42
 (10 11)  (1316 235)  (1316 235)  routing T_25_14.sp4_v_b_4 <X> T_25_14.sp4_v_t_42
 (17 13)  (1323 237)  (1323 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WE


LogicTile_21_13

 (5 4)  (1095 212)  (1095 212)  routing T_21_13.sp4_v_t_38 <X> T_21_13.sp4_h_r_3
 (5 12)  (1095 220)  (1095 220)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_h_r_9


LogicTile_22_13

 (10 0)  (1154 208)  (1154 208)  routing T_22_13.sp4_v_t_45 <X> T_22_13.sp4_h_r_1
 (11 0)  (1155 208)  (1155 208)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_v_b_2
 (13 0)  (1157 208)  (1157 208)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_v_b_2
 (5 8)  (1149 216)  (1149 216)  routing T_22_13.sp4_v_t_43 <X> T_22_13.sp4_h_r_6


LogicTile_24_13

 (28 2)  (1280 210)  (1280 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 210)  (1282 210)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 210)  (1283 210)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 210)  (1285 210)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 210)  (1289 210)  LC_1 Logic Functioning bit
 (26 3)  (1278 211)  (1278 211)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 211)  (1279 211)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 211)  (1282 211)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (1284 211)  (1284 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1285 211)  (1285 211)  routing T_24_13.lc_trk_g2_1 <X> T_24_13.input_2_1
 (47 3)  (1299 211)  (1299 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 5)  (1274 213)  (1274 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1275 213)  (1275 213)  routing T_24_13.sp4_v_b_18 <X> T_24_13.lc_trk_g1_2
 (24 5)  (1276 213)  (1276 213)  routing T_24_13.sp4_v_b_18 <X> T_24_13.lc_trk_g1_2
 (15 8)  (1267 216)  (1267 216)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g2_1
 (16 8)  (1268 216)  (1268 216)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g2_1
 (17 8)  (1269 216)  (1269 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1270 217)  (1270 217)  routing T_24_13.sp4_h_r_25 <X> T_24_13.lc_trk_g2_1
 (14 10)  (1266 218)  (1266 218)  routing T_24_13.sp4_h_r_44 <X> T_24_13.lc_trk_g2_4
 (25 10)  (1277 218)  (1277 218)  routing T_24_13.sp4_h_r_38 <X> T_24_13.lc_trk_g2_6
 (14 11)  (1266 219)  (1266 219)  routing T_24_13.sp4_h_r_44 <X> T_24_13.lc_trk_g2_4
 (15 11)  (1267 219)  (1267 219)  routing T_24_13.sp4_h_r_44 <X> T_24_13.lc_trk_g2_4
 (16 11)  (1268 219)  (1268 219)  routing T_24_13.sp4_h_r_44 <X> T_24_13.lc_trk_g2_4
 (17 11)  (1269 219)  (1269 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1274 219)  (1274 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1275 219)  (1275 219)  routing T_24_13.sp4_h_r_38 <X> T_24_13.lc_trk_g2_6
 (24 11)  (1276 219)  (1276 219)  routing T_24_13.sp4_h_r_38 <X> T_24_13.lc_trk_g2_6
 (26 12)  (1278 220)  (1278 220)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1279 220)  (1279 220)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 220)  (1281 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 220)  (1285 220)  routing T_24_13.lc_trk_g2_1 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 220)  (1287 220)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.input_2_6
 (28 13)  (1280 221)  (1280 221)  routing T_24_13.lc_trk_g2_4 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 221)  (1282 221)  routing T_24_13.lc_trk_g1_2 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 221)  (1284 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1285 221)  (1285 221)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.input_2_6
 (35 13)  (1287 221)  (1287 221)  routing T_24_13.lc_trk_g2_6 <X> T_24_13.input_2_6
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (48 13)  (1300 221)  (1300 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1305 221)  (1305 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 210)  (1317 210)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (13 2)  (1319 210)  (1319 210)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (10 3)  (1316 211)  (1316 211)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_36
 (12 3)  (1318 211)  (1318 211)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_v_t_39
 (9 7)  (1315 215)  (1315 215)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_41
 (10 7)  (1316 215)  (1316 215)  routing T_25_13.sp4_v_b_8 <X> T_25_13.sp4_v_t_41
 (21 8)  (1327 216)  (1327 216)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g2_3
 (22 8)  (1328 216)  (1328 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 216)  (1329 216)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g2_3
 (24 8)  (1330 216)  (1330 216)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g2_3
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (41 8)  (1347 216)  (1347 216)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (21 9)  (1327 217)  (1327 217)  routing T_25_13.sp4_h_r_43 <X> T_25_13.lc_trk_g2_3
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_3 <X> T_25_13.wire_bram/ram/WDATA_11
 (14 11)  (1320 219)  (1320 219)  routing T_25_13.sp4_r_v_b_36 <X> T_25_13.lc_trk_g2_4
 (17 11)  (1323 219)  (1323 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g2_4 <X> T_25_13.wire_bram/ram/RE


LogicTile_26_13

 (9 0)  (1357 208)  (1357 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1
 (10 0)  (1358 208)  (1358 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1
 (6 8)  (1354 216)  (1354 216)  routing T_26_13.sp4_h_r_1 <X> T_26_13.sp4_v_b_6


LogicTile_29_13

 (11 11)  (1521 219)  (1521 219)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_45
 (13 11)  (1523 219)  (1523 219)  routing T_29_13.sp4_h_r_0 <X> T_29_13.sp4_h_l_45


LogicTile_32_13

 (11 2)  (1683 210)  (1683 210)  routing T_32_13.sp4_v_b_6 <X> T_32_13.sp4_v_t_39
 (13 2)  (1685 210)  (1685 210)  routing T_32_13.sp4_v_b_6 <X> T_32_13.sp4_v_t_39


IO_Tile_33_13

 (12 7)  (1738 215)  (1738 215)  routing T_33_13.span4_vert_b_2 <X> T_33_13.span4_horz_37


LogicTile_17_12

 (9 3)  (883 195)  (883 195)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_v_t_36
 (10 3)  (884 195)  (884 195)  routing T_17_12.sp4_v_b_5 <X> T_17_12.sp4_v_t_36


LogicTile_19_12

 (3 4)  (985 196)  (985 196)  routing T_19_12.sp12_v_t_23 <X> T_19_12.sp12_h_r_0


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 195)  (1315 195)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_36
 (10 3)  (1316 195)  (1316 195)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_36
 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp12_h_r_12 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.wire_bram/ram/WDATA_3
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g3_2 <X> T_25_12.wire_bram/ram/WDATA_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (22 13)  (1328 205)  (1328 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 205)  (1329 205)  routing T_25_12.sp4_v_t_31 <X> T_25_12.lc_trk_g3_2
 (24 13)  (1330 205)  (1330 205)  routing T_25_12.sp4_v_t_31 <X> T_25_12.lc_trk_g3_2
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE


LogicTile_26_12

 (9 1)  (1357 193)  (1357 193)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_v_b_1
 (10 1)  (1358 193)  (1358 193)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_v_b_1
 (13 4)  (1361 196)  (1361 196)  routing T_26_12.sp4_v_t_40 <X> T_26_12.sp4_v_b_5


IO_Tile_33_12

 (14 13)  (1740 205)  (1740 205)  routing T_33_12.span4_vert_t_15 <X> T_33_12.span4_vert_b_3


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (4 8)  (13 184)  (13 184)  routing T_0_11.span4_horz_0 <X> T_0_11.lc_trk_g1_0
 (6 9)  (11 185)  (11 185)  routing T_0_11.span4_horz_0 <X> T_0_11.lc_trk_g1_0
 (7 9)  (10 185)  (10 185)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (5 186)  (5 186)  routing T_0_11.lc_trk_g1_0 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (5 2)  (185 178)  (185 178)  routing T_4_11.sp4_v_t_37 <X> T_4_11.sp4_h_l_37
 (6 3)  (186 179)  (186 179)  routing T_4_11.sp4_v_t_37 <X> T_4_11.sp4_h_l_37


LogicTile_13_11

 (4 6)  (658 182)  (658 182)  routing T_13_11.sp4_h_r_3 <X> T_13_11.sp4_v_t_38
 (5 7)  (659 183)  (659 183)  routing T_13_11.sp4_h_r_3 <X> T_13_11.sp4_v_t_38


LogicTile_14_11

 (19 15)  (727 191)  (727 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_11

 (4 6)  (820 182)  (820 182)  routing T_16_11.sp4_v_b_7 <X> T_16_11.sp4_v_t_38
 (6 6)  (822 182)  (822 182)  routing T_16_11.sp4_v_b_7 <X> T_16_11.sp4_v_t_38


LogicTile_21_11

 (21 2)  (1111 178)  (1111 178)  routing T_21_11.sp4_v_b_15 <X> T_21_11.lc_trk_g0_7
 (22 2)  (1112 178)  (1112 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 178)  (1113 178)  routing T_21_11.sp4_v_b_15 <X> T_21_11.lc_trk_g0_7
 (21 3)  (1111 179)  (1111 179)  routing T_21_11.sp4_v_b_15 <X> T_21_11.lc_trk_g0_7
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (15 5)  (1105 181)  (1105 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (14 11)  (1104 187)  (1104 187)  routing T_21_11.sp4_r_v_b_36 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (1116 188)  (1116 188)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 188)  (1117 188)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 188)  (1121 188)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 188)  (1122 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 188)  (1126 188)  LC_6 Logic Functioning bit
 (37 12)  (1127 188)  (1127 188)  LC_6 Logic Functioning bit
 (38 12)  (1128 188)  (1128 188)  LC_6 Logic Functioning bit
 (39 12)  (1129 188)  (1129 188)  LC_6 Logic Functioning bit
 (41 12)  (1131 188)  (1131 188)  LC_6 Logic Functioning bit
 (43 12)  (1133 188)  (1133 188)  LC_6 Logic Functioning bit
 (52 12)  (1142 188)  (1142 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (28 13)  (1118 189)  (1118 189)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 189)  (1119 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 189)  (1121 189)  routing T_21_11.lc_trk_g0_7 <X> T_21_11.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 189)  (1126 189)  LC_6 Logic Functioning bit
 (38 13)  (1128 189)  (1128 189)  LC_6 Logic Functioning bit


LogicTile_23_11

 (8 3)  (1206 179)  (1206 179)  routing T_23_11.sp4_h_r_1 <X> T_23_11.sp4_v_t_36
 (9 3)  (1207 179)  (1207 179)  routing T_23_11.sp4_h_r_1 <X> T_23_11.sp4_v_t_36


LogicTile_24_11

 (3 2)  (1255 178)  (1255 178)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_h_l_23
 (3 3)  (1255 179)  (1255 179)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_h_l_23
 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (19 13)  (1271 189)  (1271 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 178)  (1311 178)  routing T_25_11.sp4_v_t_37 <X> T_25_11.sp4_h_l_37
 (6 3)  (1312 179)  (1312 179)  routing T_25_11.sp4_v_t_37 <X> T_25_11.sp4_h_l_37
 (4 8)  (1310 184)  (1310 184)  routing T_25_11.sp4_v_t_43 <X> T_25_11.sp4_v_b_6
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (21 10)  (1327 186)  (1327 186)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (17 11)  (1323 187)  (1323 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1327 187)  (1327 187)  routing T_25_11.sp4_v_t_26 <X> T_25_11.lc_trk_g2_7
 (8 13)  (1314 189)  (1314 189)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_v_b_10
 (10 13)  (1316 189)  (1316 189)  routing T_25_11.sp4_v_t_42 <X> T_25_11.sp4_v_b_10
 (0 14)  (1306 190)  (1306 190)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g2_4 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (13 4)  (1361 180)  (1361 180)  routing T_26_11.sp4_v_t_40 <X> T_26_11.sp4_v_b_5


IO_Tile_33_11

 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_10_10

 (3 6)  (495 166)  (495 166)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23
 (3 7)  (495 167)  (495 167)  routing T_10_10.sp12_h_r_0 <X> T_10_10.sp12_v_t_23


LogicTile_20_10

 (3 12)  (1039 172)  (1039 172)  routing T_20_10.sp12_v_t_22 <X> T_20_10.sp12_h_r_1


LogicTile_22_10

 (3 2)  (1147 162)  (1147 162)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23
 (3 3)  (1147 163)  (1147 163)  routing T_22_10.sp12_h_r_0 <X> T_22_10.sp12_h_l_23


RAM_Tile_25_10

 (6 0)  (1312 160)  (1312 160)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (5 1)  (1311 161)  (1311 161)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_v_b_0
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 165)  (1306 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (17 6)  (1323 166)  (1323 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (8 7)  (1314 167)  (1314 167)  routing T_25_10.sp4_v_b_1 <X> T_25_10.sp4_v_t_41
 (10 7)  (1316 167)  (1316 167)  routing T_25_10.sp4_v_b_1 <X> T_25_10.sp4_v_t_41
 (18 7)  (1324 167)  (1324 167)  routing T_25_10.sp4_r_v_b_29 <X> T_25_10.lc_trk_g1_5
 (27 8)  (1333 168)  (1333 168)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.wire_bram/ram/WDATA_3
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g3_0 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 12)  (1328 172)  (1328 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (9 13)  (1315 173)  (1315 173)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_10
 (10 13)  (1316 173)  (1316 173)  routing T_25_10.sp4_v_t_39 <X> T_25_10.sp4_v_b_10
 (17 13)  (1323 173)  (1323 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1327 173)  (1327 173)  routing T_25_10.sp4_r_v_b_43 <X> T_25_10.lc_trk_g3_3
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g1_5 <X> T_25_10.wire_bram/ram/WE


LogicTile_29_10

 (2 10)  (1512 170)  (1512 170)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_30_10

 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


LogicTile_32_10

 (11 0)  (1683 160)  (1683 160)  routing T_32_10.sp4_h_l_45 <X> T_32_10.sp4_v_b_2
 (13 0)  (1685 160)  (1685 160)  routing T_32_10.sp4_h_l_45 <X> T_32_10.sp4_v_b_2
 (12 1)  (1684 161)  (1684 161)  routing T_32_10.sp4_h_l_45 <X> T_32_10.sp4_v_b_2


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 168)  (1742 168)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (2 11)  (1728 171)  (1728 171)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_9

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_19_9

 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (13 0)  (1157 144)  (1157 144)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_v_b_2
 (10 8)  (1154 152)  (1154 152)  routing T_22_9.sp4_v_t_39 <X> T_22_9.sp4_h_r_7
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 150)  (1309 150)  routing T_25_9.sp12_v_b_0 <X> T_25_9.sp12_v_t_23
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (28 8)  (1334 152)  (1334 152)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (39 8)  (1345 152)  (1345 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g3_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (11 10)  (1317 154)  (1317 154)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (12 11)  (1318 155)  (1318 155)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_45
 (14 11)  (1320 155)  (1320 155)  routing T_25_9.sp4_r_v_b_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (1331 156)  (1331 156)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (22 13)  (1328 157)  (1328 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 157)  (1329 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (24 13)  (1330 157)  (1330 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (25 13)  (1331 157)  (1331 157)  routing T_25_9.sp4_h_r_42 <X> T_25_9.lc_trk_g3_2
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (4 10)  (1676 154)  (1676 154)  routing T_32_9.sp4_v_b_10 <X> T_32_9.sp4_v_t_43
 (6 10)  (1678 154)  (1678 154)  routing T_32_9.sp4_v_b_10 <X> T_32_9.sp4_v_t_43


IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 6)  (877 134)  (877 134)  routing T_17_8.sp12_h_r_0 <X> T_17_8.sp12_v_t_23
 (13 6)  (887 134)  (887 134)  routing T_17_8.sp4_v_b_5 <X> T_17_8.sp4_v_t_40
 (3 7)  (877 135)  (877 135)  routing T_17_8.sp12_h_r_0 <X> T_17_8.sp12_v_t_23


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (11 2)  (1101 130)  (1101 130)  routing T_21_8.sp4_h_r_8 <X> T_21_8.sp4_v_t_39
 (13 2)  (1103 130)  (1103 130)  routing T_21_8.sp4_h_r_8 <X> T_21_8.sp4_v_t_39
 (12 3)  (1102 131)  (1102 131)  routing T_21_8.sp4_h_r_8 <X> T_21_8.sp4_v_t_39


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g3_3 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (38 9)  (1344 137)  (1344 137)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (12 10)  (1318 138)  (1318 138)  routing T_25_8.sp4_v_b_8 <X> T_25_8.sp4_h_l_45
 (14 10)  (1320 138)  (1320 138)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 138)  (1329 138)  routing T_25_8.sp4_v_b_47 <X> T_25_8.lc_trk_g2_7
 (24 10)  (1330 138)  (1330 138)  routing T_25_8.sp4_v_b_47 <X> T_25_8.lc_trk_g2_7
 (15 11)  (1321 139)  (1321 139)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_h_r_36 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 12)  (1328 140)  (1328 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 140)  (1329 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (24 12)  (1330 140)  (1330 140)  routing T_25_8.sp4_v_t_30 <X> T_25_8.lc_trk_g3_3
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8

 (8 0)  (1356 128)  (1356 128)  routing T_26_8.sp4_h_l_36 <X> T_26_8.sp4_h_r_1
 (8 2)  (1356 130)  (1356 130)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_36
 (9 2)  (1357 130)  (1357 130)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_h_l_36
 (8 5)  (1356 133)  (1356 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4
 (10 5)  (1358 133)  (1358 133)  routing T_26_8.sp4_v_t_36 <X> T_26_8.sp4_v_b_4
 (11 8)  (1359 136)  (1359 136)  routing T_26_8.sp4_v_t_40 <X> T_26_8.sp4_v_b_8
 (12 9)  (1360 137)  (1360 137)  routing T_26_8.sp4_v_t_40 <X> T_26_8.sp4_v_b_8
 (19 11)  (1367 139)  (1367 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (8 0)  (1572 128)  (1572 128)  routing T_30_8.sp4_h_l_36 <X> T_30_8.sp4_h_r_1


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (13 1)  (1739 129)  (1739 129)  routing T_33_8.span4_horz_25 <X> T_33_8.span4_vert_b_0
 (14 13)  (1740 141)  (1740 141)  routing T_33_8.span4_vert_t_15 <X> T_33_8.span4_vert_b_3


LogicTile_6_7

 (19 9)  (307 121)  (307 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_16_7

 (8 11)  (824 123)  (824 123)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_42
 (10 11)  (826 123)  (826 123)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_42


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 8)  (1310 120)  (1310 120)  routing T_25_7.sp4_v_t_43 <X> T_25_7.sp4_v_b_6
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_7 <X> T_25_7.wire_bram/ram/WDATA_11
 (38 9)  (1344 121)  (1344 121)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (22 10)  (1328 122)  (1328 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 122)  (1329 122)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g2_7
 (24 10)  (1330 122)  (1330 122)  routing T_25_7.sp4_v_t_34 <X> T_25_7.lc_trk_g2_7
 (9 13)  (1315 125)  (1315 125)  routing T_25_7.sp4_v_t_47 <X> T_25_7.sp4_v_b_10
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/RE


LogicTile_26_7

 (13 4)  (1361 116)  (1361 116)  routing T_26_7.sp4_v_t_40 <X> T_26_7.sp4_v_b_5


LogicTile_29_7

 (3 7)  (1513 119)  (1513 119)  routing T_29_7.sp12_h_l_23 <X> T_29_7.sp12_v_t_23


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 106)  (11 106)  routing T_0_6.span12_horz_11 <X> T_0_6.lc_trk_g1_3
 (7 10)  (10 106)  (10 106)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3


LogicTile_7_6

 (3 2)  (345 98)  (345 98)  routing T_7_6.sp12_v_t_23 <X> T_7_6.sp12_h_l_23


LogicTile_23_6

 (3 4)  (1201 100)  (1201 100)  routing T_23_6.sp12_v_t_23 <X> T_23_6.sp12_h_r_0


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 99)  (1315 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (10 3)  (1316 99)  (1316 99)  routing T_25_6.sp4_v_b_5 <X> T_25_6.sp4_v_t_36
 (14 3)  (1320 99)  (1320 99)  routing T_25_6.sp4_r_v_b_28 <X> T_25_6.lc_trk_g0_4
 (17 3)  (1323 99)  (1323 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (1312 100)  (1312 100)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_3
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (22 4)  (1328 100)  (1328 100)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 100)  (1329 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (24 4)  (1330 100)  (1330 100)  routing T_25_6.sp4_v_b_19 <X> T_25_6.lc_trk_g1_3
 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g1_3 <X> T_25_6.wire_bram/ram/WCLKE
 (5 5)  (1311 101)  (1311 101)  routing T_25_6.sp4_v_t_37 <X> T_25_6.sp4_v_b_3
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (4 8)  (1310 104)  (1310 104)  routing T_25_6.sp4_v_t_47 <X> T_25_6.sp4_v_b_6
 (6 8)  (1312 104)  (1312 104)  routing T_25_6.sp4_v_t_47 <X> T_25_6.sp4_v_b_6
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.wire_bram/ram/WDATA_3
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g3_0 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (17 13)  (1323 109)  (1323 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g0_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_32_6

 (10 8)  (1682 104)  (1682 104)  routing T_32_6.sp4_v_t_39 <X> T_32_6.sp4_h_r_7


IO_Tile_33_6

 (4 0)  (1730 96)  (1730 96)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 97)  (1731 97)  routing T_33_6.span4_vert_b_8 <X> T_33_6.lc_trk_g0_0
 (7 1)  (1733 97)  (1733 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span12_horz_19 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
 (8 3)  (1734 99)  (1734 99)  routing T_33_6.span12_horz_19 <X> T_33_6.lc_trk_g0_3
 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_7 <X> T_33_6.span4_vert_b_1
 (14 3)  (1740 99)  (1740 99)  routing T_33_6.span4_horz_7 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 106)  (1731 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 106)  (1734 106)  routing T_33_6.span4_vert_b_11 <X> T_33_6.lc_trk_g1_3
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_22_5

 (11 4)  (1155 84)  (1155 84)  routing T_22_5.sp4_v_t_39 <X> T_22_5.sp4_v_b_5
 (12 5)  (1156 85)  (1156 85)  routing T_22_5.sp4_v_t_39 <X> T_22_5.sp4_v_b_5
 (10 8)  (1154 88)  (1154 88)  routing T_22_5.sp4_v_t_39 <X> T_22_5.sp4_h_r_7


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 89)  (1336 89)  routing T_25_5.lc_trk_g3_2 <X> T_25_5.wire_bram/ram/WDATA_11
 (40 9)  (1346 89)  (1346 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (25 12)  (1331 92)  (1331 92)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (22 13)  (1328 93)  (1328 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1329 93)  (1329 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (24 13)  (1330 93)  (1330 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (25 13)  (1331 93)  (1331 93)  routing T_25_5.sp4_h_r_42 <X> T_25_5.lc_trk_g3_2
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (18 15)  (1324 95)  (1324 95)  routing T_25_5.sp4_r_v_b_45 <X> T_25_5.lc_trk_g3_5


LogicTile_26_5

 (12 12)  (1360 92)  (1360 92)  routing T_26_5.sp4_v_t_46 <X> T_26_5.sp4_h_r_11


LogicTile_30_5

 (8 8)  (1572 88)  (1572 88)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_h_r_7
 (10 8)  (1574 88)  (1574 88)  routing T_30_5.sp4_h_l_46 <X> T_30_5.sp4_h_r_7


LogicTile_32_5

 (8 15)  (1680 95)  (1680 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47
 (9 15)  (1681 95)  (1681 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47
 (10 15)  (1682 95)  (1682 95)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_47


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 86)  (1731 86)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (6 6)  (1732 86)  (1732 86)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (7 6)  (1733 86)  (1733 86)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (1734 87)  (1734 87)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g0_7
 (0 9)  (1726 89)  (1726 89)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 91)  (1738 91)  routing T_33_5.lc_trk_g0_7 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (5 0)  (12 64)  (12 64)  routing T_0_4.span4_horz_33 <X> T_0_4.lc_trk_g0_1
 (6 0)  (11 64)  (11 64)  routing T_0_4.span4_horz_33 <X> T_0_4.lc_trk_g0_1
 (7 0)  (10 64)  (10 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (9 64)  (9 64)  routing T_0_4.span4_horz_33 <X> T_0_4.lc_trk_g0_1
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_2_4

 (6 15)  (78 79)  (78 79)  routing T_2_4.sp4_h_r_9 <X> T_2_4.sp4_h_l_44


LogicTile_6_4

 (5 14)  (293 78)  (293 78)  routing T_6_4.sp4_v_t_44 <X> T_6_4.sp4_h_l_44
 (6 15)  (294 79)  (294 79)  routing T_6_4.sp4_v_t_44 <X> T_6_4.sp4_h_l_44


LogicTile_17_4

 (3 6)  (877 70)  (877 70)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23
 (13 6)  (887 70)  (887 70)  routing T_17_4.sp4_v_b_5 <X> T_17_4.sp4_v_t_40
 (3 7)  (877 71)  (877 71)  routing T_17_4.sp12_h_r_0 <X> T_17_4.sp12_v_t_23


LogicTile_19_4

 (3 4)  (985 68)  (985 68)  routing T_19_4.sp12_v_t_23 <X> T_19_4.sp12_h_r_0


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 67)  (1322 67)  routing T_25_4.sp12_h_r_12 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (28 8)  (1334 72)  (1334 72)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.wire_bram/ram/WDATA_3
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g2_7 <X> T_25_4.wire_bram/ram/WDATA_3
 (38 9)  (1344 73)  (1344 73)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (11 10)  (1317 74)  (1317 74)  routing T_25_4.sp4_v_b_5 <X> T_25_4.sp4_v_t_45
 (22 10)  (1328 74)  (1328 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 74)  (1329 74)  routing T_25_4.sp4_v_b_47 <X> T_25_4.lc_trk_g2_7
 (24 10)  (1330 74)  (1330 74)  routing T_25_4.sp4_v_b_47 <X> T_25_4.lc_trk_g2_7
 (12 11)  (1318 75)  (1318 75)  routing T_25_4.sp4_v_b_5 <X> T_25_4.sp4_v_t_45
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_v_t_14 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_v_t_14 <X> T_25_4.lc_trk_g3_3
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_26_4

 (9 5)  (1357 69)  (1357 69)  routing T_26_4.sp4_v_t_41 <X> T_26_4.sp4_v_b_4
 (13 8)  (1361 72)  (1361 72)  routing T_26_4.sp4_v_t_45 <X> T_26_4.sp4_v_b_8


IO_Tile_33_4

 (5 0)  (1731 64)  (1731 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (7 0)  (1733 64)  (1733 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 64)  (1734 64)  routing T_33_4.span4_vert_b_9 <X> T_33_4.lc_trk_g0_1
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_16_3

 (8 7)  (824 55)  (824 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_1 <X> T_16_3.sp4_v_t_41


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 8)  (1328 56)  (1328 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 56)  (1329 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (24 8)  (1330 56)  (1330 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 56)  (1345 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (0 14)  (1306 62)  (1306 62)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 62)  (1323 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g3_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_26_3

 (13 4)  (1361 52)  (1361 52)  routing T_26_3.sp4_v_t_40 <X> T_26_3.sp4_v_b_5


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 35)  (1320 35)  routing T_25_2.sp4_r_v_b_28 <X> T_25_2.lc_trk_g0_4
 (17 3)  (1323 35)  (1323 35)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (4 4)  (1310 36)  (1310 36)  routing T_25_2.sp4_v_t_38 <X> T_25_2.sp4_v_b_3
 (21 4)  (1327 36)  (1327 36)  routing T_25_2.sp4_v_b_3 <X> T_25_2.lc_trk_g1_3
 (22 4)  (1328 36)  (1328 36)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1329 36)  (1329 36)  routing T_25_2.sp4_v_b_3 <X> T_25_2.lc_trk_g1_3
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g1_3 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (27 8)  (1333 40)  (1333 40)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.wire_bram/ram/WDATA_3
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g3_0 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (17 13)  (1323 45)  (1323 45)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g0_4 <X> T_25_2.wire_bram/ram/WE


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_22_1

 (10 12)  (1154 28)  (1154 28)  routing T_22_1.sp4_v_t_40 <X> T_22_1.sp4_h_r_10


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 24)  (1336 24)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.wire_bram/ram/WDATA_11
 (39 8)  (1345 24)  (1345 24)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 25)  (1336 25)  routing T_25_1.lc_trk_g2_7 <X> T_25_1.wire_bram/ram/WDATA_11
 (21 10)  (1327 26)  (1327 26)  routing T_25_1.sp4_h_r_47 <X> T_25_1.lc_trk_g2_7
 (22 10)  (1328 26)  (1328 26)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 26)  (1329 26)  routing T_25_1.sp4_h_r_47 <X> T_25_1.lc_trk_g2_7
 (24 10)  (1330 26)  (1330 26)  routing T_25_1.sp4_h_r_47 <X> T_25_1.lc_trk_g2_7
 (21 11)  (1327 27)  (1327 27)  routing T_25_1.sp4_h_r_47 <X> T_25_1.lc_trk_g2_7
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (18 15)  (1324 31)  (1324 31)  routing T_25_1.sp4_r_v_b_45 <X> T_25_1.lc_trk_g3_5


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (12 1)  (850 14)  (850 14)  routing T_16_0.span4_horz_r_0 <X> T_16_0.span4_vert_25
 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (0 2)  (897 12)  (897 12)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (0 3)  (897 13)  (897 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


