/*
 * Copyright (c) 2023-2025 Analog Devices, Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <adi/max32/max32655.dtsi>
#include <adi/max32/max32xxx-m4.dtsi>

&gpio2 {
	interrupts = <26 0>;
};

&gpio3 {
	interrupts = <54 0>;
};

/* MAX32655 extra peripherals. */
/ {
	cpus {
		cpu@0 {
			cpu-power-states = <&idle &suspend &standby>;
		};

		power-states {
			/* Standby Mode */
			standby: standby {
				compatible = "zephyr,power-state";
				power-state-name = "standby";
				min-residency-us = <1000>;
				/* Typical value is 14.7us as per of Datasheet */
				exit-latency-us = <30>;
			};
		};
	};

	soc {
		sram0: memory@20000000 {
			compatible = "mmio-sram";
			reg = <0x20000000 DT_SIZE_K(32)>;
		};

		sram1: memory@20008000 {
			compatible = "mmio-sram";
			reg = <0x20008000 DT_SIZE_K(32)>;
		};

		sram2: memory@20010000 {
			compatible = "mmio-sram";
			reg = <0x20010000 DT_SIZE_K(48)>;
		};

		spi0: spi@400be000 {
			compatible = "adi,max32-spi";
			reg = <0x400be000 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&gcr ADI_MAX32_CLOCK_BUS1 16>;
			interrupts = <56 0>;
			status = "disabled";
		};
	};
};

&uart3 {
	interrupts = <88 0>;
};

&wdt1 {
	interrupts = <57 0>;
};

&spi0 {
	interrupts = <56 0>;
};

&spi1 {
	interrupts = <16 0>;
};

&dma0 {
	interrupts = <28 0>, <29 0>, <30 0>, <31 0>;
};

&lptimer0 {
	interrupts = <9 0>;
};

&lptimer1 {
	interrupts = <10 0>;
};

&w1 {
	interrupts = <67 0>;
};

&wut0 {
	interrupts = <53 0>;
};
