

================================================================
== Vitis HLS Report for 'insert_ethernet_header_512_s'
================================================================
* Date:           Sat Mar 18 14:35:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.095 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      845|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|     1294|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1294|      904|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |ap_condition_167                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_302                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op56_write_state2    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op59_write_state2    |       and|   0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_80_p3            |       and|   0|  0|    2|           1|           0|
    |p_Result_s_fu_237_p2              |       and|   0|  0|  112|         112|         112|
    |tmp_i_nbreadreq_fu_72_p3          |       and|   0|  0|  112|           1|           0|
    |icmp_ln222_fu_119_p2              |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln674_fu_153_p2              |      icmp|   0|  0|   16|          25|           7|
    |icmp_ln82_fu_147_p2               |      icmp|   0|  0|   16|          25|           7|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |currWord_data_V_fu_254_p3         |    select|   0|  0|  428|           1|         512|
    |select_ln250_fu_169_p3            |    select|   0|  0|    3|           1|           1|
    |select_ln674_1_fu_223_p3          |    select|   0|  0|  108|           1|         112|
    |select_ln674_2_fu_230_p3          |    select|   0|  0|   18|           1|          18|
    |select_ln674_fu_212_p3            |    select|   0|  0|    2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  845|         181|         784|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_done                  |   9|          2|     1|          2|
    |dataOut_internal_blk_n   |   9|          2|     1|          2|
    |dataOut_internal_din     |  14|          3|  1024|       3072|
    |dataStreamBuffer4_blk_n  |   9|          2|     1|          2|
    |ge_state                 |   9|          2|     2|          4|
    |headerFifo_blk_n         |   9|          2|     1|          2|
    +-------------------------+----+-----------+------+-----------+
    |Total                    |  59|         13|  1030|       3084|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    1|   0|    1|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |dataStreamBuffer4_read_reg_322  |  577|   0|  577|          0|
    |ge_state                        |    2|   0|    2|          0|
    |headerFifo_read_reg_288         |  129|   0|  129|          0|
    |icmp_ln222_reg_276              |    1|   0|    1|          0|
    |icmp_ln674_reg_306              |    1|   0|    1|          0|
    |icmp_ln82_reg_301               |    1|   0|    1|          0|
    |tmp_1_reg_313                   |   65|   0|   65|          0|
    |tmp_3_i_reg_318                 |    1|   0|    1|          0|
    |tmp_4_i_reg_284                 |    1|   0|    1|          0|
    |tmp_data_V_1_reg_295            |  512|   0|  512|          0|
    |tmp_i_reg_280                   |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1294|   0| 1294|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+-----------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |        Source Object        |    C Type    |
+---------------------------+-----+------+------------+-----------------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  insert_ethernet_header<512>|  return value|
|headerFifo_dout            |   in|   129|     ap_fifo|                   headerFifo|       pointer|
|headerFifo_empty_n         |   in|     1|     ap_fifo|                   headerFifo|       pointer|
|headerFifo_read            |  out|     1|     ap_fifo|                   headerFifo|       pointer|
|dataStreamBuffer4_dout     |   in|   577|     ap_fifo|            dataStreamBuffer4|       pointer|
|dataStreamBuffer4_empty_n  |   in|     1|     ap_fifo|            dataStreamBuffer4|       pointer|
|dataStreamBuffer4_read     |  out|     1|     ap_fifo|            dataStreamBuffer4|       pointer|
|dataOut_internal_din       |  out|  1024|     ap_fifo|             dataOut_internal|       pointer|
|dataOut_internal_full_n    |   in|     1|     ap_fifo|             dataOut_internal|       pointer|
|dataOut_internal_write     |  out|     1|     ap_fifo|             dataOut_internal|       pointer|
+---------------------------+-----+------+------------+-----------------------------+--------------+

