[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain dvfs_handler far_mem_ctrl generators00 generators01 generators02 generators03 generators04 generators05 generators06 generators07 generators08 generators09 generators10 generators11 generators12 generators13 generators14 generators15 generators16 generators17 generators18 generators19 generators20 generators21 generators22 generators23 generators24 generators25 generators26 generators27 generators28 generators29 generators30 generators31 generators32 generators33 generators34 generators35 generators36 generators37 generators38 generators39 generators40 generators41 generators42 generators43 generators44 generators45 generators46 generators47 generators48 generators49 generators50 generators51 generators52 generators53 generators54 generators55 generators56 generators57 generators58 generators59 generators60 generators61 generators62 generators63 loc_mem_ctrlrs00 loc_mem_ctrlrs01 loc_mem_ctrlrs02 loc_mem_ctrlrs03 loc_mem_ctrlrs04 loc_mem_ctrlrs05 loc_mem_ctrlrs06 loc_mem_ctrlrs07 loc_mem_ctrlrs08 loc_mem_ctrlrs09 loc_mem_ctrlrs10 loc_mem_ctrlrs11 loc_mem_ctrlrs12 loc_mem_ctrlrs13 loc_mem_ctrlrs14 loc_mem_ctrlrs15 loc_mem_ctrlrs16 loc_mem_ctrlrs17 loc_mem_ctrlrs18 loc_mem_ctrlrs19 loc_mem_ctrlrs20 loc_mem_ctrlrs21 loc_mem_ctrlrs22 loc_mem_ctrlrs23 loc_mem_ctrlrs24 loc_mem_ctrlrs25 loc_mem_ctrlrs26 loc_mem_ctrlrs27 loc_mem_ctrlrs28 loc_mem_ctrlrs29 loc_mem_ctrlrs30 loc_mem_ctrlrs31 mem_ctrl membus membusPolManFarMem scheds00 scheds01 scheds02 scheds03 scheds04 scheds05 scheds06 scheds07 scheds08 scheds09 scheds10 scheds11 scheds12 scheds13 scheds14 scheds15 scheds16 scheds17 scheds18 scheds19 scheds20 scheds21 scheds22 scheds23 scheds24 scheds25 scheds26 scheds27 scheds28 scheds29 scheds30 scheds31 workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=
memories=system.far_mem_ctrl.dram system.loc_mem_ctrlrs00.dram system.loc_mem_ctrlrs01.dram system.loc_mem_ctrlrs02.dram system.loc_mem_ctrlrs03.dram system.loc_mem_ctrlrs04.dram system.loc_mem_ctrlrs05.dram system.loc_mem_ctrlrs06.dram system.loc_mem_ctrlrs07.dram system.loc_mem_ctrlrs08.dram system.loc_mem_ctrlrs09.dram system.loc_mem_ctrlrs10.dram system.loc_mem_ctrlrs11.dram system.loc_mem_ctrlrs12.dram system.loc_mem_ctrlrs13.dram system.loc_mem_ctrlrs14.dram system.loc_mem_ctrlrs15.dram system.loc_mem_ctrlrs16.dram system.loc_mem_ctrlrs17.dram system.loc_mem_ctrlrs18.dram system.loc_mem_ctrlrs19.dram system.loc_mem_ctrlrs20.dram system.loc_mem_ctrlrs21.dram system.loc_mem_ctrlrs22.dram system.loc_mem_ctrlrs23.dram system.loc_mem_ctrlrs24.dram system.loc_mem_ctrlrs25.dram system.loc_mem_ctrlrs26.dram system.loc_mem_ctrlrs27.dram system.loc_mem_ctrlrs28.dram system.loc_mem_ctrlrs29.dram system.loc_mem_ctrlrs30.dram system.loc_mem_ctrlrs31.dram system.mem_ctrl
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=200
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.far_mem_ctrl]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membusPolManFarMem.mem_side_ports[0]

[system.far_mem_ctrl.dram]
type=NVMInterface
children=power_state
addr_mapping=RoRaBaCoCh
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
device_bus_width=64
device_rowbuffer_size=256
device_size=549755813888
devices_per_rank=1
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_pending_reads=64
max_pending_writes=128
null=true
power_model=
power_state=system.far_mem_ctrl.dram.power_state
range=0:3221225472
ranks_per_channel=1
read_buffer_size=128
tBURST=3332
tCK=833
tCS=1666
tREAD=150000
tRTW=1666
tSEND=14160
tWRITE=500000
tWTR=1666
two_cycle_rdwr=true
write_buffer_size=128

[system.far_mem_ctrl.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators00]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators00.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[0]

[system.generators00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators01]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators01.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[1]

[system.generators01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators02]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators02.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[2]

[system.generators02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators03]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators03.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[3]

[system.generators03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators04]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators04.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[4]

[system.generators04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators05]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators05.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[5]

[system.generators05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators06]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators06.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[6]

[system.generators06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators07]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators07.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[7]

[system.generators07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators08]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators08.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[8]

[system.generators08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators09]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators09.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[9]

[system.generators09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators10]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators10.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[10]

[system.generators10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators11]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators11.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[11]

[system.generators11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators12]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators12.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[12]

[system.generators12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators13]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators13.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[13]

[system.generators13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators14]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators14.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[14]

[system.generators14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators15]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators15.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[15]

[system.generators15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators16]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators16.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[16]

[system.generators16.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators17]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators17.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[17]

[system.generators17.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators18]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators18.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[18]

[system.generators18.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators19]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators19.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[19]

[system.generators19.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators20]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators20.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[20]

[system.generators20.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators21]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators21.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[21]

[system.generators21.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators22]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators22.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[22]

[system.generators22.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators23]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators23.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[23]

[system.generators23.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators24]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators24.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[24]

[system.generators24.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators25]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators25.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[25]

[system.generators25.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators26]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators26.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[26]

[system.generators26.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators27]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators27.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[27]

[system.generators27.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators28]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators28.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[28]

[system.generators28.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators29]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators29.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[29]

[system.generators29.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators30]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators30.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[30]

[system.generators30.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators31]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators31.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[31]

[system.generators31.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators32]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators32.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[32]

[system.generators32.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators33]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators33.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[33]

[system.generators33.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators34]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators34.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[34]

[system.generators34.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators35]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators35.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[35]

[system.generators35.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators36]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators36.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[36]

[system.generators36.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators37]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators37.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[37]

[system.generators37.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators38]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators38.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[38]

[system.generators38.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators39]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators39.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[39]

[system.generators39.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators40]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators40.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[40]

[system.generators40.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators41]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators41.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[41]

[system.generators41.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators42]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators42.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[42]

[system.generators42.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators43]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators43.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[43]

[system.generators43.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators44]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators44.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[44]

[system.generators44.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators45]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators45.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[45]

[system.generators45.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators46]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators46.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[46]

[system.generators46.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators47]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators47.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[47]

[system.generators47.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators48]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators48.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[48]

[system.generators48.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators49]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators49.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[49]

[system.generators49.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators50]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators50.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[50]

[system.generators50.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators51]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators51.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[51]

[system.generators51.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators52]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators52.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[52]

[system.generators52.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators53]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators53.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[53]

[system.generators53.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators54]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators54.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[54]

[system.generators54.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators55]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators55.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[55]

[system.generators55.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators56]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators56.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[56]

[system.generators56.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators57]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators57.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[57]

[system.generators57.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators58]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators58.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[58]

[system.generators58.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators59]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators59.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[59]

[system.generators59.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators60]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators60.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[60]

[system.generators60.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators61]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators61.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[61]

[system.generators61.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators62]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators62.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[62]

[system.generators62.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators63]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators63.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[63]

[system.generators63.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs00]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs00.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs00.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[0]

[system.loc_mem_ctrlrs00.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs00.dram.power_state
range=0:3221225472:0:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs00.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs01]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs01.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs01.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[1]

[system.loc_mem_ctrlrs01.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs01.dram.power_state
range=0:3221225472:1:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs01.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs02]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs02.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs02.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[2]

[system.loc_mem_ctrlrs02.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs02.dram.power_state
range=0:3221225472:2:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs02.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs03]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs03.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs03.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[3]

[system.loc_mem_ctrlrs03.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs03.dram.power_state
range=0:3221225472:3:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs03.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs04]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs04.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs04.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[4]

[system.loc_mem_ctrlrs04.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs04.dram.power_state
range=0:3221225472:4:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs04.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs05]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs05.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs05.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[5]

[system.loc_mem_ctrlrs05.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs05.dram.power_state
range=0:3221225472:5:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs05.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs06]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs06.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs06.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[6]

[system.loc_mem_ctrlrs06.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs06.dram.power_state
range=0:3221225472:6:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs06.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs07]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs07.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs07.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[7]

[system.loc_mem_ctrlrs07.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs07.dram.power_state
range=0:3221225472:7:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs07.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs08]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs08.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs08.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[8]

[system.loc_mem_ctrlrs08.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs08.dram.power_state
range=0:3221225472:8:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs08.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs09]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs09.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs09.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[9]

[system.loc_mem_ctrlrs09.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs09.dram.power_state
range=0:3221225472:9:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs09.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs10]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs10.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs10.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[10]

[system.loc_mem_ctrlrs10.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs10.dram.power_state
range=0:3221225472:10:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs10.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs11]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs11.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs11.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[11]

[system.loc_mem_ctrlrs11.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs11.dram.power_state
range=0:3221225472:11:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs11.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs12]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs12.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs12.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[12]

[system.loc_mem_ctrlrs12.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs12.dram.power_state
range=0:3221225472:12:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs12.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs13]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs13.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs13.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[13]

[system.loc_mem_ctrlrs13.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs13.dram.power_state
range=0:3221225472:13:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs13.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs14]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs14.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs14.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[14]

[system.loc_mem_ctrlrs14.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs14.dram.power_state
range=0:3221225472:14:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs14.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs15]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs15.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs15.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[15]

[system.loc_mem_ctrlrs15.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs15.dram.power_state
range=0:3221225472:15:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs15.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs16]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs16.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs16.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[16]

[system.loc_mem_ctrlrs16.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs16.dram.power_state
range=0:3221225472:16:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs16.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs16.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs17]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs17.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs17.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[17]

[system.loc_mem_ctrlrs17.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs17.dram.power_state
range=0:3221225472:17:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs17.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs17.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs18]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs18.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs18.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[18]

[system.loc_mem_ctrlrs18.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs18.dram.power_state
range=0:3221225472:18:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs18.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs18.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs19]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs19.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs19.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[19]

[system.loc_mem_ctrlrs19.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs19.dram.power_state
range=0:3221225472:19:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs19.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs19.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs20]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs20.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs20.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[20]

[system.loc_mem_ctrlrs20.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs20.dram.power_state
range=0:3221225472:20:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs20.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs20.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs21]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs21.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs21.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[21]

[system.loc_mem_ctrlrs21.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs21.dram.power_state
range=0:3221225472:21:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs21.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs21.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs22]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs22.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs22.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[22]

[system.loc_mem_ctrlrs22.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs22.dram.power_state
range=0:3221225472:22:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs22.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs22.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs23]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs23.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs23.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[23]

[system.loc_mem_ctrlrs23.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs23.dram.power_state
range=0:3221225472:23:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs23.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs23.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs24]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs24.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs24.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[24]

[system.loc_mem_ctrlrs24.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs24.dram.power_state
range=0:3221225472:24:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs24.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs24.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs25]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs25.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs25.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[25]

[system.loc_mem_ctrlrs25.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs25.dram.power_state
range=0:3221225472:25:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs25.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs25.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs26]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs26.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs26.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[26]

[system.loc_mem_ctrlrs26.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs26.dram.power_state
range=0:3221225472:26:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs26.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs26.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs27]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs27.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs27.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[27]

[system.loc_mem_ctrlrs27.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs27.dram.power_state
range=0:3221225472:27:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs27.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs27.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs28]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs28.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs28.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[28]

[system.loc_mem_ctrlrs28.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs28.dram.power_state
range=0:3221225472:28:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs28.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs28.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs29]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs29.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs29.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[29]

[system.loc_mem_ctrlrs29.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs29.dram.power_state
range=0:3221225472:29:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs29.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs29.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs30]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs30.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs30.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[30]

[system.loc_mem_ctrlrs30.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs30.dram.power_state
range=0:3221225472:30:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs30.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs30.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs31]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs31.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs31.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.scheds00.mem_side[31]

[system.loc_mem_ctrlrs31.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=32
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=2
beats_per_clock=64
burst_length=512
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=1
device_rowbuffer_size=256
device_size=4194304
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=close
power_model=
power_state=system.loc_mem_ctrlrs31.dram.power_state
range=0:3221225472:31:64:128:256:512:1024
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=16000
tBURST_MAX=4000
tBURST_MIN=2000
tCCD_L=15000
tCCD_L_WR=15000
tCK=2000
tCL=5000
tCS=0
tCWL=5000
tPPD=0
tRAS=15000
tRCD=8000
tRCD_WR=8000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=2000
tRRD_L=2000
tRTP=7000
tRTW=0
tWR=18000
tWTR=0
tWTR_L=0
tXAW=12000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs31.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs31.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=536870912
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl.power_state
range=0:3221225472
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.membusPolManFarMem.cpu_side_ports[0]
loc_req_port=system.scheds00.cpu_side[0]
port=system.membus.mem_side_ports[0]

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=1
snoop_filter=system.membus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.generators00.port system.generators01.port system.generators02.port system.generators03.port system.generators04.port system.generators05.port system.generators06.port system.generators07.port system.generators08.port system.generators09.port system.generators10.port system.generators11.port system.generators12.port system.generators13.port system.generators14.port system.generators15.port system.generators16.port system.generators17.port system.generators18.port system.generators19.port system.generators20.port system.generators21.port system.generators22.port system.generators23.port system.generators24.port system.generators25.port system.generators26.port system.generators27.port system.generators28.port system.generators29.port system.generators30.port system.generators31.port system.generators32.port system.generators33.port system.generators34.port system.generators35.port system.generators36.port system.generators37.port system.generators38.port system.generators39.port system.generators40.port system.generators41.port system.generators42.port system.generators43.port system.generators44.port system.generators45.port system.generators46.port system.generators47.port system.generators48.port system.generators49.port system.generators50.port system.generators51.port system.generators52.port system.generators53.port system.generators54.port system.generators55.port system.generators56.port system.generators57.port system.generators58.port system.generators59.port system.generators60.port system.generators61.port system.generators62.port system.generators63.port
mem_side_ports=system.mem_ctrl.port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.membusPolManFarMem]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membusPolManFarMem.power_state
response_latency=1
snoop_filter=system.membusPolManFarMem.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.mem_ctrl.far_req_port
mem_side_ports=system.far_mem_ctrl.port

[system.membusPolManFarMem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membusPolManFarMem.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.scheds00]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds00.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32
cpu_side=system.mem_ctrl.loc_req_port
mem_side=system.loc_mem_ctrlrs00.port system.loc_mem_ctrlrs01.port system.loc_mem_ctrlrs02.port system.loc_mem_ctrlrs03.port system.loc_mem_ctrlrs04.port system.loc_mem_ctrlrs05.port system.loc_mem_ctrlrs06.port system.loc_mem_ctrlrs07.port system.loc_mem_ctrlrs08.port system.loc_mem_ctrlrs09.port system.loc_mem_ctrlrs10.port system.loc_mem_ctrlrs11.port system.loc_mem_ctrlrs12.port system.loc_mem_ctrlrs13.port system.loc_mem_ctrlrs14.port system.loc_mem_ctrlrs15.port system.loc_mem_ctrlrs16.port system.loc_mem_ctrlrs17.port system.loc_mem_ctrlrs18.port system.loc_mem_ctrlrs19.port system.loc_mem_ctrlrs20.port system.loc_mem_ctrlrs21.port system.loc_mem_ctrlrs22.port system.loc_mem_ctrlrs23.port system.loc_mem_ctrlrs24.port system.loc_mem_ctrlrs25.port system.loc_mem_ctrlrs26.port system.loc_mem_ctrlrs27.port system.loc_mem_ctrlrs28.port system.loc_mem_ctrlrs29.port system.loc_mem_ctrlrs30.port system.loc_mem_ctrlrs31.port

[system.scheds00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds01]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds01.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds02]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds02.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds03]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds03.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds04]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds04.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds05]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds05.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds06]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds06.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds07]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds07.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds08]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds08.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds09]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds09.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds10]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds10.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds11]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds11.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds12]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds12.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds13]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds13.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds14]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds14.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds15]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds15.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds16]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds16.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds16.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds17]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds17.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds17.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds18]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds18.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds18.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds19]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds19.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds19.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds20]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds20.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds20.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds21]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds21.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds21.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds22]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds22.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds22.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds23]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds23.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds23.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds24]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds24.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds24.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds25]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds25.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds25.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds26]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds26.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds26.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds27]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds27.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds27.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds28]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds28.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds28.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds29]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds29.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds29.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds30]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds30.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds30.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.scheds31]
type=MemScheduler
children=power_state
clk_domain=system.clk_domain
eventq_index=0
power_model=
power_state=system.scheds31.power_state
read_buffer_size=1
resp_buffer_size=64
service_write_threshold=0
unified_queue=false
write_buffer_size=32

[system.scheds31.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.workload]
type=StubWorkload
byte_order=little
entry=0
eventq_index=0
remote_gdb_port=7000
wait_for_remote_gdb=false

