
ExitProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a4a0  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0008a4a0  0008a4a0  000124a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008d4  20070000  0008a4a8  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00008300  200708d8  0008ad80  000188d4  2**3
                  ALLOC
  4 .stack        00002000  20078bd8  00093080  000188d4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000188d4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000188fd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013333  00000000  00000000  00018958  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003393  00000000  00000000  0002bc8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008779  00000000  00000000  0002f01e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fa8  00000000  00000000  00037797  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ea8  00000000  00000000  0003873f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000197c4  00000000  00000000  000395e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00013238  00000000  00000000  00052dab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00068247  00000000  00000000  00065fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003508  00000000  00000000  000ce22c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007abd8 	.word	0x2007abd8
   80004:	000826c9 	.word	0x000826c9
   80008:	000826c5 	.word	0x000826c5
   8000c:	000826c5 	.word	0x000826c5
   80010:	000826c5 	.word	0x000826c5
   80014:	000826c5 	.word	0x000826c5
   80018:	000826c5 	.word	0x000826c5
	...
   8002c:	00080ba1 	.word	0x00080ba1
   80030:	000826c5 	.word	0x000826c5
   80034:	00000000 	.word	0x00000000
   80038:	00080c1d 	.word	0x00080c1d
   8003c:	00080c59 	.word	0x00080c59
   80040:	000826c5 	.word	0x000826c5
   80044:	000826c5 	.word	0x000826c5
   80048:	000826c5 	.word	0x000826c5
   8004c:	000826c5 	.word	0x000826c5
   80050:	000826c5 	.word	0x000826c5
   80054:	000826c5 	.word	0x000826c5
   80058:	000826c5 	.word	0x000826c5
   8005c:	000826c5 	.word	0x000826c5
   80060:	000826c5 	.word	0x000826c5
   80064:	000826c5 	.word	0x000826c5
   80068:	00000000 	.word	0x00000000
   8006c:	00082535 	.word	0x00082535
   80070:	00082549 	.word	0x00082549
   80074:	0008255d 	.word	0x0008255d
   80078:	00082571 	.word	0x00082571
	...
   80084:	000826c5 	.word	0x000826c5
   80088:	000826c5 	.word	0x000826c5
   8008c:	000826c5 	.word	0x000826c5
   80090:	000826c5 	.word	0x000826c5
   80094:	000826c5 	.word	0x000826c5
   80098:	000826c5 	.word	0x000826c5
   8009c:	000826c5 	.word	0x000826c5
   800a0:	000826c5 	.word	0x000826c5
   800a4:	00000000 	.word	0x00000000
   800a8:	000826c5 	.word	0x000826c5
   800ac:	000826c5 	.word	0x000826c5
   800b0:	000826c5 	.word	0x000826c5
   800b4:	000826c5 	.word	0x000826c5
   800b8:	000826c5 	.word	0x000826c5
   800bc:	000826c5 	.word	0x000826c5
   800c0:	000826c5 	.word	0x000826c5
   800c4:	000826c5 	.word	0x000826c5
   800c8:	000826c5 	.word	0x000826c5
   800cc:	000826c5 	.word	0x000826c5
   800d0:	000826c5 	.word	0x000826c5
   800d4:	000826c5 	.word	0x000826c5
   800d8:	000826c5 	.word	0x000826c5
   800dc:	000826c5 	.word	0x000826c5
   800e0:	000826c5 	.word	0x000826c5
   800e4:	000826c5 	.word	0x000826c5
   800e8:	000826c5 	.word	0x000826c5
   800ec:	000826c5 	.word	0x000826c5
   800f0:	000826c5 	.word	0x000826c5

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200708d8 	.word	0x200708d8
   80110:	00000000 	.word	0x00000000
   80114:	0008a4a8 	.word	0x0008a4a8

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008a4a8 	.word	0x0008a4a8
   8013c:	200708dc 	.word	0x200708dc
   80140:	0008a4a8 	.word	0x0008a4a8
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	20078bd0 	.word	0x20078bd0
   80184:	20078ba0 	.word	0x20078ba0

00080188 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   80188:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   8018a:	2401      	movs	r4, #1
   8018c:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   8018e:	2400      	movs	r4, #0
   80190:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   80192:	f240 2502 	movw	r5, #514	; 0x202
   80196:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   8019a:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   8019e:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801a2:	6845      	ldr	r5, [r0, #4]
   801a4:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   801a6:	0052      	lsls	r2, r2, #1
   801a8:	fbb1 f1f2 	udiv	r1, r1, r2
   801ac:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801ae:	022d      	lsls	r5, r5, #8
   801b0:	b2ad      	uxth	r5, r5
   801b2:	432b      	orrs	r3, r5
   801b4:	6043      	str	r3, [r0, #4]
	return 0;
}
   801b6:	4620      	mov	r0, r4
   801b8:	bc30      	pop	{r4, r5}
   801ba:	4770      	bx	lr

000801bc <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   801bc:	6843      	ldr	r3, [r0, #4]
   801be:	f023 0310 	bic.w	r3, r3, #16
   801c2:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   801c4:	6843      	ldr	r3, [r0, #4]
   801c6:	4319      	orrs	r1, r3
   801c8:	6041      	str	r1, [r0, #4]
   801ca:	4770      	bx	lr

000801cc <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   801cc:	6843      	ldr	r3, [r0, #4]
   801ce:	4319      	orrs	r1, r3
   801d0:	01d2      	lsls	r2, r2, #7
   801d2:	b2d3      	uxtb	r3, r2
   801d4:	4319      	orrs	r1, r3
   801d6:	6041      	str	r1, [r0, #4]
   801d8:	4770      	bx	lr
   801da:	bf00      	nop

000801dc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   801dc:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801de:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   801e0:	4322      	orrs	r2, r4
   801e2:	0609      	lsls	r1, r1, #24
   801e4:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   801e8:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   801ea:	071b      	lsls	r3, r3, #28
   801ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   801f0:	431a      	orrs	r2, r3
   801f2:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   801f4:	f85d 4b04 	ldr.w	r4, [sp], #4
   801f8:	4770      	bx	lr
   801fa:	bf00      	nop

000801fc <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   801fc:	2302      	movs	r3, #2
   801fe:	6003      	str	r3, [r0, #0]
   80200:	4770      	bx	lr
   80202:	bf00      	nop

00080204 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80204:	2301      	movs	r3, #1
   80206:	fa03 f101 	lsl.w	r1, r3, r1
   8020a:	6101      	str	r1, [r0, #16]
   8020c:	4770      	bx	lr
   8020e:	bf00      	nop

00080210 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80210:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80212:	bf9a      	itte	ls
   80214:	3114      	addls	r1, #20
   80216:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   8021a:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   8021c:	4770      	bx	lr
   8021e:	bf00      	nop

00080220 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80220:	b4f0      	push	{r4, r5, r6, r7}
   80222:	b08c      	sub	sp, #48	; 0x30
   80224:	4607      	mov	r7, r0
   80226:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80228:	ac01      	add	r4, sp, #4
   8022a:	4d12      	ldr	r5, [pc, #72]	; (80274 <pwm_clocks_generate+0x54>)
   8022c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8022e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80230:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80232:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80234:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80238:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   8023c:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   8023e:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80240:	f852 4f04 	ldr.w	r4, [r2, #4]!
   80244:	fbb6 f4f4 	udiv	r4, r6, r4
   80248:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   8024c:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   80250:	d903      	bls.n	8025a <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   80252:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   80254:	2b0b      	cmp	r3, #11
   80256:	d1f3      	bne.n	80240 <pwm_clocks_generate+0x20>
   80258:	e004      	b.n	80264 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   8025a:	2b0a      	cmp	r3, #10
   8025c:	d805      	bhi.n	8026a <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   8025e:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   80262:	e004      	b.n	8026e <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   80264:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80268:	e001      	b.n	8026e <pwm_clocks_generate+0x4e>
   8026a:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   8026e:	b00c      	add	sp, #48	; 0x30
   80270:	bcf0      	pop	{r4, r5, r6, r7}
   80272:	4770      	bx	lr
   80274:	00089f84 	.word	0x00089f84

00080278 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   80278:	b570      	push	{r4, r5, r6, lr}
   8027a:	4606      	mov	r6, r0
   8027c:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   8027e:	6808      	ldr	r0, [r1, #0]
   80280:	b140      	cbz	r0, 80294 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   80282:	6889      	ldr	r1, [r1, #8]
   80284:	4b0b      	ldr	r3, [pc, #44]	; (802b4 <pwm_init+0x3c>)
   80286:	4798      	blx	r3
   80288:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   8028a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8028e:	4298      	cmp	r0, r3
   80290:	d101      	bne.n	80296 <pwm_init+0x1e>
   80292:	e00e      	b.n	802b2 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80294:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80296:	6860      	ldr	r0, [r4, #4]
   80298:	b140      	cbz	r0, 802ac <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8029a:	68a1      	ldr	r1, [r4, #8]
   8029c:	4b05      	ldr	r3, [pc, #20]	; (802b4 <pwm_init+0x3c>)
   8029e:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   802a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   802a4:	4298      	cmp	r0, r3
   802a6:	d004      	beq.n	802b2 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   802a8:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   802ac:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   802ae:	2000      	movs	r0, #0
   802b0:	bd70      	pop	{r4, r5, r6, pc}
}
   802b2:	bd70      	pop	{r4, r5, r6, pc}
   802b4:	00080221 	.word	0x00080221

000802b8 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   802b8:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   802ba:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   802bc:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   802be:	684a      	ldr	r2, [r1, #4]
   802c0:	f002 020f 	and.w	r2, r2, #15
   802c4:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   802c6:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   802c8:	432c      	orrs	r4, r5
   802ca:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   802cc:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   802d0:	7d8a      	ldrb	r2, [r1, #22]
   802d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   802d6:	7dca      	ldrb	r2, [r1, #23]
   802d8:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   802dc:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   802de:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   802e2:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   802e6:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   802ea:	68cc      	ldr	r4, [r1, #12]
   802ec:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   802f0:	690c      	ldr	r4, [r1, #16]
   802f2:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   802f6:	7d8a      	ldrb	r2, [r1, #22]
   802f8:	b13a      	cbz	r2, 8030a <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   802fa:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   802fc:	8b4a      	ldrh	r2, [r1, #26]
   802fe:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80302:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   80306:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8030a:	6c85      	ldr	r5, [r0, #72]	; 0x48
   8030c:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80310:	409a      	lsls	r2, r3
   80312:	43d2      	mvns	r2, r2
   80314:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   80316:	7fce      	ldrb	r6, [r1, #31]
   80318:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8031a:	7f8c      	ldrb	r4, [r1, #30]
   8031c:	409c      	lsls	r4, r3
   8031e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   80322:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   80324:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   80326:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80328:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   8032a:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   8032e:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   80330:	f891 4020 	ldrb.w	r4, [r1, #32]
   80334:	409c      	lsls	r4, r3
   80336:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   8033a:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   8033c:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   8033e:	2201      	movs	r2, #1
   80340:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   80342:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   80346:	b11c      	cbz	r4, 80350 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80348:	6a04      	ldr	r4, [r0, #32]
   8034a:	4314      	orrs	r4, r2
   8034c:	6204      	str	r4, [r0, #32]
   8034e:	e003      	b.n	80358 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80350:	6a04      	ldr	r4, [r0, #32]
   80352:	ea24 0402 	bic.w	r4, r4, r2
   80356:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80358:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   8035c:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   8035e:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80360:	bf0c      	ite	eq
   80362:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   80364:	4394      	bicne	r4, r2
   80366:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   80368:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   8036c:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   8036e:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80370:	bf0c      	ite	eq
   80372:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   80376:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   8037a:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   8037c:	2b03      	cmp	r3, #3
   8037e:	d80c      	bhi.n	8039a <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   80380:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   80382:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80384:	22ff      	movs	r2, #255	; 0xff
   80386:	409a      	lsls	r2, r3
   80388:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8038c:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80390:	fa01 f303 	lsl.w	r3, r1, r3
   80394:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80396:	66c3      	str	r3, [r0, #108]	; 0x6c
   80398:	e00c      	b.n	803b4 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   8039a:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   8039c:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   8039e:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   803a0:	22ff      	movs	r2, #255	; 0xff
   803a2:	409a      	lsls	r2, r3
   803a4:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   803a8:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   803ac:	fa01 f303 	lsl.w	r3, r1, r3
   803b0:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   803b2:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   803b4:	2000      	movs	r0, #0
   803b6:	bc70      	pop	{r4, r5, r6}
   803b8:	4770      	bx	lr
   803ba:	bf00      	nop

000803bc <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   803bc:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   803be:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   803c0:	690b      	ldr	r3, [r1, #16]
   803c2:	4293      	cmp	r3, r2
   803c4:	d306      	bcc.n	803d4 <pwm_channel_update_duty+0x18>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   803c6:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   803c8:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   803cc:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   803d0:	2000      	movs	r0, #0
   803d2:	e001      	b.n	803d8 <pwm_channel_update_duty+0x1c>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   803d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   803d8:	f85d 4b04 	ldr.w	r4, [sp], #4
   803dc:	4770      	bx	lr
   803de:	bf00      	nop

000803e0 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   803e0:	2301      	movs	r3, #1
   803e2:	fa03 f101 	lsl.w	r1, r3, r1
   803e6:	6041      	str	r1, [r0, #4]
   803e8:	4770      	bx	lr
   803ea:	bf00      	nop

000803ec <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   803ec:	2301      	movs	r3, #1
   803ee:	fa03 f101 	lsl.w	r1, r3, r1
   803f2:	6081      	str	r1, [r0, #8]
   803f4:	4770      	bx	lr
   803f6:	bf00      	nop

000803f8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   803f8:	b5f0      	push	{r4, r5, r6, r7, lr}
   803fa:	b083      	sub	sp, #12
   803fc:	4604      	mov	r4, r0
   803fe:	460d      	mov	r5, r1
	uint32_t val = 0;
   80400:	2300      	movs	r3, #0
   80402:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80404:	4b1f      	ldr	r3, [pc, #124]	; (80484 <usart_serial_getchar+0x8c>)
   80406:	4298      	cmp	r0, r3
   80408:	d107      	bne.n	8041a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8040a:	461f      	mov	r7, r3
   8040c:	4e1e      	ldr	r6, [pc, #120]	; (80488 <usart_serial_getchar+0x90>)
   8040e:	4638      	mov	r0, r7
   80410:	4629      	mov	r1, r5
   80412:	47b0      	blx	r6
   80414:	2800      	cmp	r0, #0
   80416:	d1fa      	bne.n	8040e <usart_serial_getchar+0x16>
   80418:	e019      	b.n	8044e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8041a:	4b1c      	ldr	r3, [pc, #112]	; (8048c <usart_serial_getchar+0x94>)
   8041c:	4298      	cmp	r0, r3
   8041e:	d109      	bne.n	80434 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80420:	461f      	mov	r7, r3
   80422:	4e1b      	ldr	r6, [pc, #108]	; (80490 <usart_serial_getchar+0x98>)
   80424:	4638      	mov	r0, r7
   80426:	a901      	add	r1, sp, #4
   80428:	47b0      	blx	r6
   8042a:	2800      	cmp	r0, #0
   8042c:	d1fa      	bne.n	80424 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8042e:	9b01      	ldr	r3, [sp, #4]
   80430:	702b      	strb	r3, [r5, #0]
   80432:	e019      	b.n	80468 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80434:	4b17      	ldr	r3, [pc, #92]	; (80494 <usart_serial_getchar+0x9c>)
   80436:	4298      	cmp	r0, r3
   80438:	d109      	bne.n	8044e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8043a:	461e      	mov	r6, r3
   8043c:	4c14      	ldr	r4, [pc, #80]	; (80490 <usart_serial_getchar+0x98>)
   8043e:	4630      	mov	r0, r6
   80440:	a901      	add	r1, sp, #4
   80442:	47a0      	blx	r4
   80444:	2800      	cmp	r0, #0
   80446:	d1fa      	bne.n	8043e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80448:	9b01      	ldr	r3, [sp, #4]
   8044a:	702b      	strb	r3, [r5, #0]
   8044c:	e018      	b.n	80480 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8044e:	4b12      	ldr	r3, [pc, #72]	; (80498 <usart_serial_getchar+0xa0>)
   80450:	429c      	cmp	r4, r3
   80452:	d109      	bne.n	80468 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80454:	461e      	mov	r6, r3
   80456:	4c0e      	ldr	r4, [pc, #56]	; (80490 <usart_serial_getchar+0x98>)
   80458:	4630      	mov	r0, r6
   8045a:	a901      	add	r1, sp, #4
   8045c:	47a0      	blx	r4
   8045e:	2800      	cmp	r0, #0
   80460:	d1fa      	bne.n	80458 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80462:	9b01      	ldr	r3, [sp, #4]
   80464:	702b      	strb	r3, [r5, #0]
   80466:	e00b      	b.n	80480 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80468:	4b0c      	ldr	r3, [pc, #48]	; (8049c <usart_serial_getchar+0xa4>)
   8046a:	429c      	cmp	r4, r3
   8046c:	d108      	bne.n	80480 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8046e:	461e      	mov	r6, r3
   80470:	4c07      	ldr	r4, [pc, #28]	; (80490 <usart_serial_getchar+0x98>)
   80472:	4630      	mov	r0, r6
   80474:	a901      	add	r1, sp, #4
   80476:	47a0      	blx	r4
   80478:	2800      	cmp	r0, #0
   8047a:	d1fa      	bne.n	80472 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   8047c:	9b01      	ldr	r3, [sp, #4]
   8047e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80480:	b003      	add	sp, #12
   80482:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80484:	400e0800 	.word	0x400e0800
   80488:	000821b1 	.word	0x000821b1
   8048c:	40098000 	.word	0x40098000
   80490:	000821d9 	.word	0x000821d9
   80494:	4009c000 	.word	0x4009c000
   80498:	400a0000 	.word	0x400a0000
   8049c:	400a4000 	.word	0x400a4000

000804a0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   804a0:	b570      	push	{r4, r5, r6, lr}
   804a2:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   804a4:	4b21      	ldr	r3, [pc, #132]	; (8052c <usart_serial_putchar+0x8c>)
   804a6:	4298      	cmp	r0, r3
   804a8:	d107      	bne.n	804ba <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   804aa:	461e      	mov	r6, r3
   804ac:	4d20      	ldr	r5, [pc, #128]	; (80530 <usart_serial_putchar+0x90>)
   804ae:	4630      	mov	r0, r6
   804b0:	4621      	mov	r1, r4
   804b2:	47a8      	blx	r5
   804b4:	2800      	cmp	r0, #0
   804b6:	d1fa      	bne.n	804ae <usart_serial_putchar+0xe>
   804b8:	e02b      	b.n	80512 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   804ba:	4b1e      	ldr	r3, [pc, #120]	; (80534 <usart_serial_putchar+0x94>)
   804bc:	4298      	cmp	r0, r3
   804be:	d107      	bne.n	804d0 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   804c0:	461e      	mov	r6, r3
   804c2:	4d1d      	ldr	r5, [pc, #116]	; (80538 <usart_serial_putchar+0x98>)
   804c4:	4630      	mov	r0, r6
   804c6:	4621      	mov	r1, r4
   804c8:	47a8      	blx	r5
   804ca:	2800      	cmp	r0, #0
   804cc:	d1fa      	bne.n	804c4 <usart_serial_putchar+0x24>
   804ce:	e022      	b.n	80516 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   804d0:	4b1a      	ldr	r3, [pc, #104]	; (8053c <usart_serial_putchar+0x9c>)
   804d2:	4298      	cmp	r0, r3
   804d4:	d107      	bne.n	804e6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   804d6:	461e      	mov	r6, r3
   804d8:	4d17      	ldr	r5, [pc, #92]	; (80538 <usart_serial_putchar+0x98>)
   804da:	4630      	mov	r0, r6
   804dc:	4621      	mov	r1, r4
   804de:	47a8      	blx	r5
   804e0:	2800      	cmp	r0, #0
   804e2:	d1fa      	bne.n	804da <usart_serial_putchar+0x3a>
   804e4:	e019      	b.n	8051a <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   804e6:	4b16      	ldr	r3, [pc, #88]	; (80540 <usart_serial_putchar+0xa0>)
   804e8:	4298      	cmp	r0, r3
   804ea:	d107      	bne.n	804fc <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   804ec:	461e      	mov	r6, r3
   804ee:	4d12      	ldr	r5, [pc, #72]	; (80538 <usart_serial_putchar+0x98>)
   804f0:	4630      	mov	r0, r6
   804f2:	4621      	mov	r1, r4
   804f4:	47a8      	blx	r5
   804f6:	2800      	cmp	r0, #0
   804f8:	d1fa      	bne.n	804f0 <usart_serial_putchar+0x50>
   804fa:	e010      	b.n	8051e <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   804fc:	4b11      	ldr	r3, [pc, #68]	; (80544 <usart_serial_putchar+0xa4>)
   804fe:	4298      	cmp	r0, r3
   80500:	d10f      	bne.n	80522 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80502:	461e      	mov	r6, r3
   80504:	4d0c      	ldr	r5, [pc, #48]	; (80538 <usart_serial_putchar+0x98>)
   80506:	4630      	mov	r0, r6
   80508:	4621      	mov	r1, r4
   8050a:	47a8      	blx	r5
   8050c:	2800      	cmp	r0, #0
   8050e:	d1fa      	bne.n	80506 <usart_serial_putchar+0x66>
   80510:	e009      	b.n	80526 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80512:	2001      	movs	r0, #1
   80514:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80516:	2001      	movs	r0, #1
   80518:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8051a:	2001      	movs	r0, #1
   8051c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8051e:	2001      	movs	r0, #1
   80520:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80522:	2000      	movs	r0, #0
   80524:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80526:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80528:	bd70      	pop	{r4, r5, r6, pc}
   8052a:	bf00      	nop
   8052c:	400e0800 	.word	0x400e0800
   80530:	000821a1 	.word	0x000821a1
   80534:	40098000 	.word	0x40098000
   80538:	000821c5 	.word	0x000821c5
   8053c:	4009c000 	.word	0x4009c000
   80540:	400a0000 	.word	0x400a0000
   80544:	400a4000 	.word	0x400a4000

00080548 <configure_console>:
// Variabel för lagring av avläst data.
char recivedData[40];		


/* Funktionen konfiguerar kommunikationskanal via UART */
void configure_console(void) {
   80548:	b530      	push	{r4, r5, lr}
   8054a:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8054c:	2008      	movs	r0, #8
   8054e:	4d1a      	ldr	r5, [pc, #104]	; (805b8 <configure_console+0x70>)
   80550:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80552:	4c1a      	ldr	r4, [pc, #104]	; (805bc <configure_console+0x74>)
   80554:	4b1a      	ldr	r3, [pc, #104]	; (805c0 <configure_console+0x78>)
   80556:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80558:	4a1a      	ldr	r2, [pc, #104]	; (805c4 <configure_console+0x7c>)
   8055a:	4b1b      	ldr	r3, [pc, #108]	; (805c8 <configure_console+0x80>)
   8055c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8055e:	4a1b      	ldr	r2, [pc, #108]	; (805cc <configure_console+0x84>)
   80560:	4b1b      	ldr	r3, [pc, #108]	; (805d0 <configure_console+0x88>)
   80562:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80564:	4b1b      	ldr	r3, [pc, #108]	; (805d4 <configure_console+0x8c>)
   80566:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80568:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8056c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8056e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80572:	9303      	str	r3, [sp, #12]
   80574:	2008      	movs	r0, #8
   80576:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80578:	4620      	mov	r0, r4
   8057a:	a901      	add	r1, sp, #4
   8057c:	4b16      	ldr	r3, [pc, #88]	; (805d8 <configure_console+0x90>)
   8057e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80580:	4d16      	ldr	r5, [pc, #88]	; (805dc <configure_console+0x94>)
   80582:	682b      	ldr	r3, [r5, #0]
   80584:	6898      	ldr	r0, [r3, #8]
   80586:	2100      	movs	r1, #0
   80588:	4c15      	ldr	r4, [pc, #84]	; (805e0 <configure_console+0x98>)
   8058a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8058c:	682b      	ldr	r3, [r5, #0]
   8058e:	6858      	ldr	r0, [r3, #4]
   80590:	2100      	movs	r1, #0
   80592:	47a0      	blx	r4
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
   80594:	4b13      	ldr	r3, [pc, #76]	; (805e4 <configure_console+0x9c>)
   80596:	f44f 7280 	mov.w	r2, #256	; 0x100
   8059a:	665a      	str	r2, [r3, #100]	; 0x64
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
   8059c:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
   8059e:	625a      	str	r2, [r3, #36]	; 0x24
#else
		base->PIO_IFSCER = mask;
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
   805a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if !defined(IOPORT_MODE_MUX_BIT1)
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
   805a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   805a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   805aa:	671a      	str	r2, [r3, #112]	; 0x70
	stdio_serial_init(CONF_UART, &uart_serial_options);
	ioport_set_pin_mode(PIO_PA8_IDX, IOPORT_MODE_PULLUP);
	
	/* Specifiera att stdout inte ska buffras */
	#if defined(__GNUC__)
	setbuf(stdout, NULL);
   805ac:	682b      	ldr	r3, [r5, #0]
   805ae:	6898      	ldr	r0, [r3, #8]
   805b0:	2100      	movs	r1, #0
   805b2:	47a0      	blx	r4
	#endif
}
   805b4:	b005      	add	sp, #20
   805b6:	bd30      	pop	{r4, r5, pc}
   805b8:	0008266d 	.word	0x0008266d
   805bc:	400e0800 	.word	0x400e0800
   805c0:	20078bd0 	.word	0x20078bd0
   805c4:	000804a1 	.word	0x000804a1
   805c8:	20078bcc 	.word	0x20078bcc
   805cc:	000803f9 	.word	0x000803f9
   805d0:	20078ba0 	.word	0x20078ba0
   805d4:	0501bd00 	.word	0x0501bd00
   805d8:	00082169 	.word	0x00082169
   805dc:	20070458 	.word	0x20070458
   805e0:	00083aa5 	.word	0x00083aa5
   805e4:	400e0e00 	.word	0x400e0e00

000805e8 <send>:
}


/* Funktionen sänder data till Matlab baserat på mottaget önskemål. */
void send(void)
{
   805e8:	b570      	push	{r4, r5, r6, lr}
	// Sänder data baserat på mottaget önskemål.
	switch(recivedData[0])
   805ea:	4b12      	ldr	r3, [pc, #72]	; (80634 <send+0x4c>)
   805ec:	781b      	ldrb	r3, [r3, #0]
   805ee:	2b64      	cmp	r3, #100	; 0x64
   805f0:	d00a      	beq.n	80608 <send+0x20>
   805f2:	2b73      	cmp	r3, #115	; 0x73
   805f4:	d11d      	bne.n	80632 <send+0x4a>
	{
		case 's':					// Önskar handskakning.
			printf("%d \n", 1111);
   805f6:	4810      	ldr	r0, [pc, #64]	; (80638 <send+0x50>)
   805f8:	f240 4157 	movw	r1, #1111	; 0x457
   805fc:	4b0f      	ldr	r3, [pc, #60]	; (8063c <send+0x54>)
   805fe:	4798      	blx	r3
			recivedData[0] = '0';
   80600:	2230      	movs	r2, #48	; 0x30
   80602:	4b0c      	ldr	r3, [pc, #48]	; (80634 <send+0x4c>)
   80604:	701a      	strb	r2, [r3, #0]
			break;
   80606:	bd70      	pop	{r4, r5, r6, pc}
		case 'd':					// Önskar data från reglerig.
			printf("%d %d %d \n", (int)global_d, (int)global_e, (int)global_u);
   80608:	4c0d      	ldr	r4, [pc, #52]	; (80640 <send+0x58>)
   8060a:	4b0e      	ldr	r3, [pc, #56]	; (80644 <send+0x5c>)
   8060c:	6818      	ldr	r0, [r3, #0]
   8060e:	47a0      	blx	r4
   80610:	4606      	mov	r6, r0
   80612:	4b0d      	ldr	r3, [pc, #52]	; (80648 <send+0x60>)
   80614:	6818      	ldr	r0, [r3, #0]
   80616:	47a0      	blx	r4
   80618:	4605      	mov	r5, r0
   8061a:	4b0c      	ldr	r3, [pc, #48]	; (8064c <send+0x64>)
   8061c:	6818      	ldr	r0, [r3, #0]
   8061e:	47a0      	blx	r4
   80620:	4603      	mov	r3, r0
   80622:	480b      	ldr	r0, [pc, #44]	; (80650 <send+0x68>)
   80624:	4631      	mov	r1, r6
   80626:	462a      	mov	r2, r5
   80628:	4c04      	ldr	r4, [pc, #16]	; (8063c <send+0x54>)
   8062a:	47a0      	blx	r4
			recivedData[0] = '0';
   8062c:	2230      	movs	r2, #48	; 0x30
   8062e:	4b01      	ldr	r3, [pc, #4]	; (80634 <send+0x4c>)
   80630:	701a      	strb	r2, [r3, #0]
   80632:	bd70      	pop	{r4, r5, r6, pc}
   80634:	20078ba4 	.word	0x20078ba4
   80638:	00089fb0 	.word	0x00089fb0
   8063c:	000838d5 	.word	0x000838d5
   80640:	000837f1 	.word	0x000837f1
   80644:	20070010 	.word	0x20070010
   80648:	20070020 	.word	0x20070020
   8064c:	20070028 	.word	0x20070028
   80650:	00089fb8 	.word	0x00089fb8
   80654:	00000000 	.word	0x00000000

00080658 <recive>:
}


/* Funktionen tar emot önskemål från Matlab. */
void recive(void)
{
   80658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8065c:	b084      	sub	sp, #16
	int l = 0;
	char temp[10];
	float tempBv = 0.0;
	
	// Kontrollerar om mottagen data innehåller variabler för reglering.
	if(recivedData[0] == 'r')
   8065e:	4b48      	ldr	r3, [pc, #288]	; (80780 <recive+0x128>)
   80660:	781b      	ldrb	r3, [r3, #0]
   80662:	2b72      	cmp	r3, #114	; 0x72
   80664:	f040 8083 	bne.w	8076e <recive+0x116>
   80668:	4e45      	ldr	r6, [pc, #276]	; (80780 <recive+0x128>)
   8066a:	f106 0727 	add.w	r7, r6, #39	; 0x27
   8066e:	2300      	movs	r3, #0
   80670:	f04f 0801 	mov.w	r8, #1
						}
						
						break;
					case 5:
						// Överför data till variabel.
						global_dT = atof(temp);
   80674:	f8df 912c 	ldr.w	r9, [pc, #300]	; 807a4 <recive+0x14c>
						// Överför data till temporär variabel.
						tempBv = atof(temp);
						
						// Omvandling av avstånd till binärt tal (baserat på linjärisering).
						//global_Bv = ((-4.75) * tempBv) + 562.5;		// Beräkning i juni månad
						global_Bv = ((-4.6) * tempBv) + 533;			// Beräkning i augusti månad
   80678:	a53f      	add	r5, pc, #252	; (adr r5, 80778 <recive+0x120>)
   8067a:	e9d5 4500 	ldrd	r4, r5, [r5]
		//printf("%d %d %d %d \n", (int)global_Bv, (int)global_Kp, (int)global_Ti, (int)global_Td);
		// Samtlig mottagen data gås igenom i arrayn.
		for(i=1; i<40; i++)
		{
			// Om tecknet avser en "stopbit"
			if(recivedData[i] == ';')
   8067e:	f816 2f01 	ldrb.w	r2, [r6, #1]!
   80682:	2a3b      	cmp	r2, #59	; 0x3b
   80684:	d169      	bne.n	8075a <recive+0x102>
			{
				// Avgör i vilken variabel som värdet ska sparas.
				switch(j)
   80686:	f108 33ff 	add.w	r3, r8, #4294967295
   8068a:	2b04      	cmp	r3, #4
   8068c:	d861      	bhi.n	80752 <recive+0xfa>
   8068e:	e8df f003 	tbb	[pc, r3]
   80692:	2103      	.short	0x2103
   80694:	4131      	.short	0x4131
   80696:	51          	.byte	0x51
   80697:	00          	.byte	0x00
				{
					case 1:						
						// Överför data till temporär variabel.
						tempBv = atof(temp);
   80698:	a801      	add	r0, sp, #4
   8069a:	47c8      	blx	r9
   8069c:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 80790 <recive+0x138>
   806a0:	47d0      	blx	sl
						
						// Omvandling av avstånd till binärt tal (baserat på linjärisering).
						//global_Bv = ((-4.75) * tempBv) + 562.5;		// Beräkning i juni månad
						global_Bv = ((-4.6) * tempBv) + 533;			// Beräkning i augusti månad
   806a2:	4b38      	ldr	r3, [pc, #224]	; (80784 <recive+0x12c>)
   806a4:	4798      	blx	r3
   806a6:	4622      	mov	r2, r4
   806a8:	462b      	mov	r3, r5
   806aa:	f8df c0fc 	ldr.w	ip, [pc, #252]	; 807a8 <recive+0x150>
   806ae:	47e0      	blx	ip
   806b0:	2200      	movs	r2, #0
   806b2:	4b35      	ldr	r3, [pc, #212]	; (80788 <recive+0x130>)
   806b4:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 807ac <recive+0x154>
   806b8:	47e0      	blx	ip
   806ba:	47d0      	blx	sl
   806bc:	4b33      	ldr	r3, [pc, #204]	; (8078c <recive+0x134>)
   806be:	6018      	str	r0, [r3, #0]
   806c0:	f10d 0303 	add.w	r3, sp, #3
   806c4:	f10d 010d 	add.w	r1, sp, #13
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
						{
							temp[l] = '\0';
   806c8:	2200      	movs	r2, #0
   806ca:	f803 2f01 	strb.w	r2, [r3, #1]!
						// Omvandling av avstånd till binärt tal (baserat på linjärisering).
						//global_Bv = ((-4.75) * tempBv) + 562.5;		// Beräkning i juni månad
						global_Bv = ((-4.6) * tempBv) + 533;			// Beräkning i augusti månad
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
   806ce:	428b      	cmp	r3, r1
   806d0:	d1fb      	bne.n	806ca <recive+0x72>
   806d2:	e03e      	b.n	80752 <recive+0xfa>
						}
						
						break;
					case 2:
						// Överför data till variabel.
						global_Kp = atof(temp);
   806d4:	a801      	add	r0, sp, #4
   806d6:	47c8      	blx	r9
   806d8:	4b2d      	ldr	r3, [pc, #180]	; (80790 <recive+0x138>)
   806da:	4798      	blx	r3
   806dc:	4b2d      	ldr	r3, [pc, #180]	; (80794 <recive+0x13c>)
   806de:	6018      	str	r0, [r3, #0]
   806e0:	f10d 0303 	add.w	r3, sp, #3
   806e4:	f10d 010d 	add.w	r1, sp, #13
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
						{
							temp[l] = '\0';
   806e8:	2200      	movs	r2, #0
   806ea:	f803 2f01 	strb.w	r2, [r3, #1]!
					case 2:
						// Överför data till variabel.
						global_Kp = atof(temp);
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
   806ee:	428b      	cmp	r3, r1
   806f0:	d1fb      	bne.n	806ea <recive+0x92>
   806f2:	e02e      	b.n	80752 <recive+0xfa>
						}
						
						break;
					case 3:
						// Överför data till variabel.
						global_Ti = atof(temp);
   806f4:	a801      	add	r0, sp, #4
   806f6:	47c8      	blx	r9
   806f8:	4b25      	ldr	r3, [pc, #148]	; (80790 <recive+0x138>)
   806fa:	4798      	blx	r3
   806fc:	4b26      	ldr	r3, [pc, #152]	; (80798 <recive+0x140>)
   806fe:	6018      	str	r0, [r3, #0]
   80700:	f10d 0303 	add.w	r3, sp, #3
   80704:	f10d 010d 	add.w	r1, sp, #13
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
						{
							temp[l] = '\0';
   80708:	2200      	movs	r2, #0
   8070a:	f803 2f01 	strb.w	r2, [r3, #1]!
					case 3:
						// Överför data till variabel.
						global_Ti = atof(temp);
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
   8070e:	428b      	cmp	r3, r1
   80710:	d1fb      	bne.n	8070a <recive+0xb2>
   80712:	e01e      	b.n	80752 <recive+0xfa>
						}
						
						break;
					case 4:
						// Överför data till variabel.
						global_Td = atof(temp);
   80714:	a801      	add	r0, sp, #4
   80716:	47c8      	blx	r9
   80718:	4b1d      	ldr	r3, [pc, #116]	; (80790 <recive+0x138>)
   8071a:	4798      	blx	r3
   8071c:	4b1f      	ldr	r3, [pc, #124]	; (8079c <recive+0x144>)
   8071e:	6018      	str	r0, [r3, #0]
   80720:	f10d 0303 	add.w	r3, sp, #3
   80724:	f10d 010d 	add.w	r1, sp, #13
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
						{
							temp[l] = '\0';
   80728:	2200      	movs	r2, #0
   8072a:	f803 2f01 	strb.w	r2, [r3, #1]!
					case 4:
						// Överför data till variabel.
						global_Td = atof(temp);
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
   8072e:	428b      	cmp	r3, r1
   80730:	d1fb      	bne.n	8072a <recive+0xd2>
   80732:	e00e      	b.n	80752 <recive+0xfa>
						}
						
						break;
					case 5:
						// Överför data till variabel.
						global_dT = atof(temp);
   80734:	a801      	add	r0, sp, #4
   80736:	47c8      	blx	r9
   80738:	4b15      	ldr	r3, [pc, #84]	; (80790 <recive+0x138>)
   8073a:	4798      	blx	r3
   8073c:	4b18      	ldr	r3, [pc, #96]	; (807a0 <recive+0x148>)
   8073e:	6018      	str	r0, [r3, #0]
   80740:	f10d 0303 	add.w	r3, sp, #3
   80744:	f10d 010d 	add.w	r1, sp, #13
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
						{
							temp[l] = '\0';
   80748:	2200      	movs	r2, #0
   8074a:	f803 2f01 	strb.w	r2, [r3, #1]!
					case 5:
						// Överför data till variabel.
						global_dT = atof(temp);
						
						// Tömmer temporär array.
						for(l=0; l<10; l++)
   8074e:	428b      	cmp	r3, r1
   80750:	d1fb      	bne.n	8074a <recive+0xf2>
					default:
						break;
				}
				
				// Markerar näste variabel.
				j++;
   80752:	f108 0801 	add.w	r8, r8, #1
				k = 0;
   80756:	2300      	movs	r3, #0
   80758:	e007      	b.n	8076a <recive+0x112>
			}
			else
			{
				if(k==10)
				{
					k = 0;
   8075a:	2b0a      	cmp	r3, #10
   8075c:	bf08      	it	eq
   8075e:	2300      	moveq	r3, #0
				}
				
				temp[k] = recivedData[i];
   80760:	a904      	add	r1, sp, #16
   80762:	4419      	add	r1, r3
   80764:	f801 2c0c 	strb.w	r2, [r1, #-12]
				k++;
   80768:	3301      	adds	r3, #1
	// Kontrollerar om mottagen data innehåller variabler för reglering.
	if(recivedData[0] == 'r')
	{
		//printf("%d %d %d %d \n", (int)global_Bv, (int)global_Kp, (int)global_Ti, (int)global_Td);
		// Samtlig mottagen data gås igenom i arrayn.
		for(i=1; i<40; i++)
   8076a:	42be      	cmp	r6, r7
   8076c:	d187      	bne.n	8067e <recive+0x26>
				temp[k] = recivedData[i];
				k++;
			}
		}
	}
   8076e:	b004      	add	sp, #16
   80770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80774:	f3af 8000 	nop.w
   80778:	66666666 	.word	0x66666666
   8077c:	c0126666 	.word	0xc0126666
   80780:	20078ba4 	.word	0x20078ba4
   80784:	00082cdd 	.word	0x00082cdd
   80788:	4080a800 	.word	0x4080a800
   8078c:	2007002c 	.word	0x2007002c
   80790:	000831a9 	.word	0x000831a9
   80794:	20070014 	.word	0x20070014
   80798:	20070024 	.word	0x20070024
   8079c:	20070018 	.word	0x20070018
   807a0:	2007001c 	.word	0x2007001c
   807a4:	0008387d 	.word	0x0008387d
   807a8:	00082d85 	.word	0x00082d85
   807ac:	00082a21 	.word	0x00082a21

000807b0 <matlab>:
}


/* Funktionen hanterar kommunikationen med Matlab (sändning och mottagning av data). */
void matlab(void *p)
{
   807b0:	b508      	push	{r3, lr}
	for(;;)
	{
		// Tar aktivitets-semaforen om den är ledig.
		//if(xSemaphoreTake(semafor_activity, portMAX_DELAY))
		//{			
			scanf("%s", recivedData);
   807b2:	4e08      	ldr	r6, [pc, #32]	; (807d4 <matlab+0x24>)
   807b4:	4c08      	ldr	r4, [pc, #32]	; (807d8 <matlab+0x28>)
   807b6:	4d09      	ldr	r5, [pc, #36]	; (807dc <matlab+0x2c>)
   807b8:	4630      	mov	r0, r6
   807ba:	4621      	mov	r1, r4
   807bc:	47a8      	blx	r5
			recive();
   807be:	4b08      	ldr	r3, [pc, #32]	; (807e0 <matlab+0x30>)
   807c0:	4798      	blx	r3
			send();
   807c2:	4b08      	ldr	r3, [pc, #32]	; (807e4 <matlab+0x34>)
   807c4:	4798      	blx	r3
			recivedData[0] = '0';
   807c6:	2330      	movs	r3, #48	; 0x30
   807c8:	7023      	strb	r3, [r4, #0]
			
			// Återlämnar aktivitets-semaforen (inkl. kort "paus").
		//	xSemaphoreGive(semafor_activity);
			vTaskDelay(100);
   807ca:	2064      	movs	r0, #100	; 0x64
   807cc:	4b06      	ldr	r3, [pc, #24]	; (807e8 <matlab+0x38>)
   807ce:	4798      	blx	r3
   807d0:	e7f2      	b.n	807b8 <matlab+0x8>
   807d2:	bf00      	nop
   807d4:	00089fc4 	.word	0x00089fc4
   807d8:	20078ba4 	.word	0x20078ba4
   807dc:	000838fd 	.word	0x000838fd
   807e0:	00080659 	.word	0x00080659
   807e4:	000805e9 	.word	0x000805e9
   807e8:	00081941 	.word	0x00081941

000807ec <pid>:
float eSum = 0.0;


/* Funktionen genomför en PID-reglering */
void pid(void *p)
{
   807ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   807f0:	b083      	sub	sp, #12
	// Initiering av variabler för PID-reglering.
	float P = 0.0;
	float I = 0.0;
   807f2:	2700      	movs	r7, #0
			
			
			/* PID-REGLERING */
			
			// Avstånd läses av och beräknas.
			read_sensor();		// Avläser nytt sensorvärde
   807f4:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 808f4 <pid+0x108>
			eDif = global_e;						// Förbereder beräkningen av skillnaden mellan föregående och nuvarande felvärde.
			global_e = global_Bv - global_d;		// Beräknar felvärdet.	
			eDif = global_e - eDif;					// Beräknar skillnaden mellan föregående och nuvarande felvärde.
			
			// Motverkar skenande I-del.
			if(global_u <= 1000.0 && global_u >= 0)
   807f8:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 808f8 <pid+0x10c>
   807fc:	46ba      	mov	sl, r7
			
			
			/* PID-REGLERING */
			
			// Avstånd läses av och beräknas.
			read_sensor();		// Avläser nytt sensorvärde
   807fe:	47c8      	blx	r9
			set_global_d();		// Beräknar nytt avståndsvärde
   80800:	4b28      	ldr	r3, [pc, #160]	; (808a4 <pid+0xb8>)
   80802:	4798      	blx	r3
			
			// Variabler till regleringen beräknas.
			eDif = global_e;						// Förbereder beräkningen av skillnaden mellan föregående och nuvarande felvärde.
   80804:	4e28      	ldr	r6, [pc, #160]	; (808a8 <pid+0xbc>)
   80806:	f8d6 b000 	ldr.w	fp, [r6]
			global_e = global_Bv - global_d;		// Beräknar felvärdet.	
   8080a:	4d28      	ldr	r5, [pc, #160]	; (808ac <pid+0xc0>)
   8080c:	4b28      	ldr	r3, [pc, #160]	; (808b0 <pid+0xc4>)
   8080e:	6818      	ldr	r0, [r3, #0]
   80810:	4b28      	ldr	r3, [pc, #160]	; (808b4 <pid+0xc8>)
   80812:	6819      	ldr	r1, [r3, #0]
   80814:	47a8      	blx	r5
   80816:	4604      	mov	r4, r0
   80818:	6030      	str	r0, [r6, #0]
			eDif = global_e - eDif;					// Beräknar skillnaden mellan föregående och nuvarande felvärde.
   8081a:	4659      	mov	r1, fp
   8081c:	47a8      	blx	r5
   8081e:	4606      	mov	r6, r0
   80820:	4b25      	ldr	r3, [pc, #148]	; (808b8 <pid+0xcc>)
   80822:	6018      	str	r0, [r3, #0]
			
			// Motverkar skenande I-del.
			if(global_u <= 1000.0 && global_u >= 0)
   80824:	4b25      	ldr	r3, [pc, #148]	; (808bc <pid+0xd0>)
   80826:	681d      	ldr	r5, [r3, #0]
   80828:	4628      	mov	r0, r5
   8082a:	4641      	mov	r1, r8
   8082c:	4b24      	ldr	r3, [pc, #144]	; (808c0 <pid+0xd4>)
   8082e:	4798      	blx	r3
   80830:	b1b0      	cbz	r0, 80860 <pid+0x74>
   80832:	4628      	mov	r0, r5
   80834:	4651      	mov	r1, sl
   80836:	4b23      	ldr	r3, [pc, #140]	; (808c4 <pid+0xd8>)
   80838:	4798      	blx	r3
   8083a:	b188      	cbz	r0, 80860 <pid+0x74>
			{
				eSum = eSum + global_e;				// Beräknar summan av samtliga felvärden.
   8083c:	4f22      	ldr	r7, [pc, #136]	; (808c8 <pid+0xdc>)
   8083e:	4620      	mov	r0, r4
   80840:	6839      	ldr	r1, [r7, #0]
   80842:	4b22      	ldr	r3, [pc, #136]	; (808cc <pid+0xe0>)
   80844:	4798      	blx	r3
   80846:	4605      	mov	r5, r0
   80848:	6038      	str	r0, [r7, #0]
				I = (global_dT/global_Ti) * eSum;	// Beräknar I-delen.
   8084a:	4b21      	ldr	r3, [pc, #132]	; (808d0 <pid+0xe4>)
   8084c:	6818      	ldr	r0, [r3, #0]
   8084e:	4b21      	ldr	r3, [pc, #132]	; (808d4 <pid+0xe8>)
   80850:	6819      	ldr	r1, [r3, #0]
   80852:	4b21      	ldr	r3, [pc, #132]	; (808d8 <pid+0xec>)
   80854:	4798      	blx	r3
   80856:	4601      	mov	r1, r0
   80858:	4628      	mov	r0, r5
   8085a:	4b20      	ldr	r3, [pc, #128]	; (808dc <pid+0xf0>)
   8085c:	4798      	blx	r3
   8085e:	4607      	mov	r7, r0
			
			P = global_e;							// Beräknar P-delen.
			D = (global_Td/global_dT) * eDif;		// Beräknar D-delen.
			
			// Styrsignalen beräknas (PID-reglering).
			global_u = global_Kp * (P+I+D);
   80860:	4d1a      	ldr	r5, [pc, #104]	; (808cc <pid+0xe0>)
   80862:	4638      	mov	r0, r7
   80864:	4621      	mov	r1, r4
   80866:	47a8      	blx	r5
   80868:	4683      	mov	fp, r0
				eSum = eSum + global_e;				// Beräknar summan av samtliga felvärden.
				I = (global_dT/global_Ti) * eSum;	// Beräknar I-delen.
			}
			
			P = global_e;							// Beräknar P-delen.
			D = (global_Td/global_dT) * eDif;		// Beräknar D-delen.
   8086a:	4b1d      	ldr	r3, [pc, #116]	; (808e0 <pid+0xf4>)
   8086c:	6818      	ldr	r0, [r3, #0]
   8086e:	4b18      	ldr	r3, [pc, #96]	; (808d0 <pid+0xe4>)
   80870:	6819      	ldr	r1, [r3, #0]
   80872:	4b19      	ldr	r3, [pc, #100]	; (808d8 <pid+0xec>)
   80874:	4798      	blx	r3
   80876:	4601      	mov	r1, r0
   80878:	4c18      	ldr	r4, [pc, #96]	; (808dc <pid+0xf0>)
   8087a:	4630      	mov	r0, r6
   8087c:	47a0      	blx	r4
   8087e:	4601      	mov	r1, r0
			
			// Styrsignalen beräknas (PID-reglering).
			global_u = global_Kp * (P+I+D);
   80880:	4658      	mov	r0, fp
   80882:	47a8      	blx	r5
   80884:	4b17      	ldr	r3, [pc, #92]	; (808e4 <pid+0xf8>)
   80886:	6819      	ldr	r1, [r3, #0]
   80888:	47a0      	blx	r4
   8088a:	4b0c      	ldr	r3, [pc, #48]	; (808bc <pid+0xd0>)
   8088c:	6018      	str	r0, [r3, #0]
			
			// Styrsignalen skickas som PWM-signal.
			update_pwm((uint32_t)global_u);
   8088e:	4b16      	ldr	r3, [pc, #88]	; (808e8 <pid+0xfc>)
   80890:	4798      	blx	r3
   80892:	4b16      	ldr	r3, [pc, #88]	; (808ec <pid+0x100>)
   80894:	4798      	blx	r3
		
			// Återlämnar aktivitets-semaforen (inkl. "paus" som motsvarar samplingstiden).
			//xSemaphoreGive(semafor_activity);
			vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);
   80896:	f10d 0006 	add.w	r0, sp, #6
   8089a:	2132      	movs	r1, #50	; 0x32
   8089c:	4b14      	ldr	r3, [pc, #80]	; (808f0 <pid+0x104>)
   8089e:	4798      	blx	r3
		//}
	}
   808a0:	e7ad      	b.n	807fe <pid+0x12>
   808a2:	bf00      	nop
   808a4:	00080a7d 	.word	0x00080a7d
   808a8:	20070020 	.word	0x20070020
   808ac:	00083251 	.word	0x00083251
   808b0:	2007002c 	.word	0x2007002c
   808b4:	20070010 	.word	0x20070010
   808b8:	200708f4 	.word	0x200708f4
   808bc:	20070028 	.word	0x20070028
   808c0:	000837b5 	.word	0x000837b5
   808c4:	000837c9 	.word	0x000837c9
   808c8:	200708f8 	.word	0x200708f8
   808cc:	00083255 	.word	0x00083255
   808d0:	2007001c 	.word	0x2007001c
   808d4:	20070024 	.word	0x20070024
   808d8:	000835cd 	.word	0x000835cd
   808dc:	00083465 	.word	0x00083465
   808e0:	20070018 	.word	0x20070018
   808e4:	20070014 	.word	0x20070014
   808e8:	0008383d 	.word	0x0008383d
   808ec:	00080989 	.word	0x00080989
   808f0:	000818a9 	.word	0x000818a9
   808f4:	00080a45 	.word	0x00080a45
   808f8:	447a0000 	.word	0x447a0000

000808fc <pwm_setup>:
static pwm_channel_t pwm_channel_instance;


/* Funktionen initierar PWM-signalen */
void pwm_setup(void)
{
   808fc:	b530      	push	{r4, r5, lr}
   808fe:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);
   80900:	2024      	movs	r0, #36	; 0x24
   80902:	4b16      	ldr	r3, [pc, #88]	; (8095c <pwm_setup+0x60>)
   80904:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL);
   80906:	4c16      	ldr	r4, [pc, #88]	; (80960 <pwm_setup+0x64>)
   80908:	4620      	mov	r0, r4
   8090a:	2106      	movs	r1, #6
   8090c:	4b15      	ldr	r3, [pc, #84]	; (80964 <pwm_setup+0x68>)
   8090e:	4798      	blx	r3
	
	pwm_clock_t clock_setting = {
   80910:	4b15      	ldr	r3, [pc, #84]	; (80968 <pwm_setup+0x6c>)
   80912:	9301      	str	r3, [sp, #4]
   80914:	2500      	movs	r5, #0
   80916:	9502      	str	r5, [sp, #8]
   80918:	4b14      	ldr	r3, [pc, #80]	; (8096c <pwm_setup+0x70>)
   8091a:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PWM_PERIOD,
		.ul_clkb = 0,
		.ul_mck = SYS_CLOCK
	};
	
	pwm_init(PWM, &clock_setting);
   8091c:	4620      	mov	r0, r4
   8091e:	a901      	add	r1, sp, #4
   80920:	4b13      	ldr	r3, [pc, #76]	; (80970 <pwm_setup+0x74>)
   80922:	4798      	blx	r3
	
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;
   80924:	4913      	ldr	r1, [pc, #76]	; (80974 <pwm_setup+0x78>)
   80926:	810d      	strh	r5, [r1, #8]
	pwm_channel_instance.polarity = PWM_LOW;
   80928:	728d      	strb	r5, [r1, #10]
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8092a:	220b      	movs	r2, #11
   8092c:	604a      	str	r2, [r1, #4]
	pwm_channel_instance.ul_period = PWM_PERIOD;
   8092e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80932:	610a      	str	r2, [r1, #16]
	pwm_channel_instance.ul_duty = PWM_INIT_DUTY_CYCLE;
   80934:	60cd      	str	r5, [r1, #12]
	pwm_channel_instance.channel = PWM_CHANNEL;
   80936:	2506      	movs	r5, #6
   80938:	600d      	str	r5, [r1, #0]
	
	pwm_channel_init(PWM, &pwm_channel_instance);
   8093a:	4620      	mov	r0, r4
   8093c:	4b0e      	ldr	r3, [pc, #56]	; (80978 <pwm_setup+0x7c>)
   8093e:	4798      	blx	r3
	pio_set_peripheral(PWM_PIO, PWM_PERIPHERAL, PWM_PIN);
   80940:	480e      	ldr	r0, [pc, #56]	; (8097c <pwm_setup+0x80>)
   80942:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80946:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8094a:	4b0d      	ldr	r3, [pc, #52]	; (80980 <pwm_setup+0x84>)
   8094c:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL);
   8094e:	4620      	mov	r0, r4
   80950:	4629      	mov	r1, r5
   80952:	4b0c      	ldr	r3, [pc, #48]	; (80984 <pwm_setup+0x88>)
   80954:	4798      	blx	r3
}
   80956:	b005      	add	sp, #20
   80958:	bd30      	pop	{r4, r5, pc}
   8095a:	bf00      	nop
   8095c:	0008266d 	.word	0x0008266d
   80960:	40094000 	.word	0x40094000
   80964:	000803ed 	.word	0x000803ed
   80968:	000f4240 	.word	0x000f4240
   8096c:	0501bd00 	.word	0x0501bd00
   80970:	00080279 	.word	0x00080279
   80974:	200708fc 	.word	0x200708fc
   80978:	000802b9 	.word	0x000802b9
   8097c:	400e1200 	.word	0x400e1200
   80980:	000822c5 	.word	0x000822c5
   80984:	000803e1 	.word	0x000803e1

00080988 <update_pwm>:


/* Funktionen uppdaterar PWM-signalens duty-cycle */
void update_pwm(int ul_duty)
{
   80988:	b508      	push	{r3, lr}
	// Kontrollerar så att angiven duty-cycle befinner sig inom rätt område (0-1000).
	if(ul_duty < PWM_MIN_DUTY_CYCLE)
   8098a:	1e02      	subs	r2, r0, #0
   8098c:	da05      	bge.n	8099a <update_pwm+0x12>
	{
		pwm_channel_update_duty(PWM, &pwm_channel_instance, PWM_MIN_DUTY_CYCLE);
   8098e:	4808      	ldr	r0, [pc, #32]	; (809b0 <update_pwm+0x28>)
   80990:	4908      	ldr	r1, [pc, #32]	; (809b4 <update_pwm+0x2c>)
   80992:	2200      	movs	r2, #0
   80994:	4b08      	ldr	r3, [pc, #32]	; (809b8 <update_pwm+0x30>)
   80996:	4798      	blx	r3
   80998:	bd08      	pop	{r3, pc}
	}
	else if(ul_duty > PWM_MAX_DUTY_CYCLE)
   8099a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
	{
		pwm_channel_update_duty(PWM, &pwm_channel_instance, PWM_MAX_DUTY_CYCLE);
   8099e:	4804      	ldr	r0, [pc, #16]	; (809b0 <update_pwm+0x28>)
   809a0:	4904      	ldr	r1, [pc, #16]	; (809b4 <update_pwm+0x2c>)
   809a2:	bfc8      	it	gt
   809a4:	f44f 727a 	movgt.w	r2, #1000	; 0x3e8
	}
	else
	{
		pwm_channel_update_duty(PWM, &pwm_channel_instance, ul_duty);
   809a8:	4b03      	ldr	r3, [pc, #12]	; (809b8 <update_pwm+0x30>)
   809aa:	4798      	blx	r3
   809ac:	bd08      	pop	{r3, pc}
   809ae:	bf00      	nop
   809b0:	40094000 	.word	0x40094000
   809b4:	200708fc 	.word	0x200708fc
   809b8:	000803bd 	.word	0x000803bd

000809bc <motor_shield_setup>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   809bc:	4b07      	ldr	r3, [pc, #28]	; (809dc <motor_shield_setup+0x20>)
   809be:	f44f 7280 	mov.w	r2, #256	; 0x100
   809c2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   809c4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   809c8:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   809ca:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   809ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   809d2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   809d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   809d8:	635a      	str	r2, [r3, #52]	; 0x34
   809da:	4770      	bx	lr
   809dc:	400e1400 	.word	0x400e1400

000809e0 <adc_setup>:
static int sensorBuffer[BUFFER_SIZE] = {0.0};


/* Funktionen initierar 10-bitars ADC på pinne A8 */
void adc_setup(void)
{
   809e0:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   809e2:	2025      	movs	r0, #37	; 0x25
   809e4:	4b0e      	ldr	r3, [pc, #56]	; (80a20 <adc_setup+0x40>)
   809e6:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_main_hz(), 1000000, 8);
   809e8:	4c0e      	ldr	r4, [pc, #56]	; (80a24 <adc_setup+0x44>)
   809ea:	4620      	mov	r0, r4
   809ec:	490e      	ldr	r1, [pc, #56]	; (80a28 <adc_setup+0x48>)
   809ee:	4a0f      	ldr	r2, [pc, #60]	; (80a2c <adc_setup+0x4c>)
   809f0:	2308      	movs	r3, #8
   809f2:	4d0f      	ldr	r5, [pc, #60]	; (80a30 <adc_setup+0x50>)
   809f4:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);
   809f6:	4620      	mov	r0, r4
   809f8:	2100      	movs	r1, #0
   809fa:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   809fe:	2301      	movs	r3, #1
   80a00:	4d0c      	ldr	r5, [pc, #48]	; (80a34 <adc_setup+0x54>)
   80a02:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_10);
   80a04:	4620      	mov	r0, r4
   80a06:	2110      	movs	r1, #16
   80a08:	4b0b      	ldr	r3, [pc, #44]	; (80a38 <adc_setup+0x58>)
   80a0a:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL);
   80a0c:	4620      	mov	r0, r4
   80a0e:	210a      	movs	r1, #10
   80a10:	4b0a      	ldr	r3, [pc, #40]	; (80a3c <adc_setup+0x5c>)
   80a12:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
   80a14:	4620      	mov	r0, r4
   80a16:	2100      	movs	r1, #0
   80a18:	460a      	mov	r2, r1
   80a1a:	4b09      	ldr	r3, [pc, #36]	; (80a40 <adc_setup+0x60>)
   80a1c:	4798      	blx	r3
   80a1e:	bd38      	pop	{r3, r4, r5, pc}
   80a20:	0008266d 	.word	0x0008266d
   80a24:	400c0000 	.word	0x400c0000
   80a28:	0a037a00 	.word	0x0a037a00
   80a2c:	000f4240 	.word	0x000f4240
   80a30:	00080189 	.word	0x00080189
   80a34:	000801dd 	.word	0x000801dd
   80a38:	000801bd 	.word	0x000801bd
   80a3c:	00080205 	.word	0x00080205
   80a40:	000801cd 	.word	0x000801cd

00080a44 <read_sensor>:
}


/* Funktionen läser av sensorvärdet */
void read_sensor(void)
{
   80a44:	b508      	push	{r3, lr}
	adc_start(ADC);
   80a46:	4809      	ldr	r0, [pc, #36]	; (80a6c <read_sensor+0x28>)
   80a48:	4b09      	ldr	r3, [pc, #36]	; (80a70 <read_sensor+0x2c>)
   80a4a:	4798      	blx	r3
   80a4c:	4909      	ldr	r1, [pc, #36]	; (80a74 <read_sensor+0x30>)
   80a4e:	f101 0320 	add.w	r3, r1, #32
   80a52:	3904      	subs	r1, #4
	int i = 0;
	
	// Ompositionering i buffert.
	for(i=BUFFER_SIZE-1; i>0; i--)
	{
		sensorBuffer[i] = sensorBuffer[i-1];
   80a54:	f853 2904 	ldr.w	r2, [r3], #-4
   80a58:	609a      	str	r2, [r3, #8]
	adc_start(ADC);
	
	int i = 0;
	
	// Ompositionering i buffert.
	for(i=BUFFER_SIZE-1; i>0; i--)
   80a5a:	428b      	cmp	r3, r1
   80a5c:	d1fa      	bne.n	80a54 <read_sensor+0x10>
	{
		sensorBuffer[i] = sensorBuffer[i-1];
	}
	
	// Inläsning av nytt sensorvärde i buffert.
	sensorBuffer[0] = adc_get_channel_value(ADC,ADC_CHANNEL_10);
   80a5e:	4803      	ldr	r0, [pc, #12]	; (80a6c <read_sensor+0x28>)
   80a60:	210a      	movs	r1, #10
   80a62:	4b05      	ldr	r3, [pc, #20]	; (80a78 <read_sensor+0x34>)
   80a64:	4798      	blx	r3
   80a66:	4b03      	ldr	r3, [pc, #12]	; (80a74 <read_sensor+0x30>)
   80a68:	6018      	str	r0, [r3, #0]
   80a6a:	bd08      	pop	{r3, pc}
   80a6c:	400c0000 	.word	0x400c0000
   80a70:	000801fd 	.word	0x000801fd
   80a74:	20070924 	.word	0x20070924
   80a78:	00080211 	.word	0x00080211

00080a7c <set_global_d>:
}


/* Funktionen beräknar nytt distansvärde */
void set_global_d(void)
{
   80a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a80:	4b0b      	ldr	r3, [pc, #44]	; (80ab0 <set_global_d+0x34>)
   80a82:	1f1c      	subs	r4, r3, #4
   80a84:	f103 0824 	add.w	r8, r3, #36	; 0x24
   80a88:	2500      	movs	r5, #0
	
	// Summerar de senaste sensorvärdena (för att kunna beräkna medelvärde).
	int i = 0;
	for(i=0; i<BUFFER_SIZE; i++)
	{
		global_d = global_d + (float)sensorBuffer[i];
   80a8a:	4f0a      	ldr	r7, [pc, #40]	; (80ab4 <set_global_d+0x38>)
   80a8c:	4e0a      	ldr	r6, [pc, #40]	; (80ab8 <set_global_d+0x3c>)
   80a8e:	f854 0f04 	ldr.w	r0, [r4, #4]!
   80a92:	47b8      	blx	r7
   80a94:	4629      	mov	r1, r5
   80a96:	47b0      	blx	r6
	// Nollställer befintligt distansvärde.
	global_d = 0.0;
	
	// Summerar de senaste sensorvärdena (för att kunna beräkna medelvärde).
	int i = 0;
	for(i=0; i<BUFFER_SIZE; i++)
   80a98:	4544      	cmp	r4, r8
   80a9a:	d001      	beq.n	80aa0 <set_global_d+0x24>
	{
		global_d = global_d + (float)sensorBuffer[i];
   80a9c:	4605      	mov	r5, r0
   80a9e:	e7f6      	b.n	80a8e <set_global_d+0x12>
	}
	
	// Beräknar nytt distansvärde (motsvarar medelvärdet av de senaste sensorvärdena).
	global_d = global_d / BUFFER_SIZE;
   80aa0:	4906      	ldr	r1, [pc, #24]	; (80abc <set_global_d+0x40>)
   80aa2:	4b07      	ldr	r3, [pc, #28]	; (80ac0 <set_global_d+0x44>)
   80aa4:	4798      	blx	r3
   80aa6:	4b07      	ldr	r3, [pc, #28]	; (80ac4 <set_global_d+0x48>)
   80aa8:	6018      	str	r0, [r3, #0]
   80aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80aae:	bf00      	nop
   80ab0:	20070924 	.word	0x20070924
   80ab4:	000833bd 	.word	0x000833bd
   80ab8:	00083255 	.word	0x00083255
   80abc:	41200000 	.word	0x41200000
   80ac0:	000835cd 	.word	0x000835cd
   80ac4:	20070010 	.word	0x20070010

00080ac8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80ac8:	f100 0308 	add.w	r3, r0, #8
   80acc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80ace:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80ad2:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80ad4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80ad6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80ad8:	2300      	movs	r3, #0
   80ada:	6003      	str	r3, [r0, #0]
   80adc:	4770      	bx	lr
   80ade:	bf00      	nop

00080ae0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80ae0:	2300      	movs	r3, #0
   80ae2:	6103      	str	r3, [r0, #16]
   80ae4:	4770      	bx	lr
   80ae6:	bf00      	nop

00080ae8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80ae8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80aea:	685a      	ldr	r2, [r3, #4]
   80aec:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80aee:	6842      	ldr	r2, [r0, #4]
   80af0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80af2:	685a      	ldr	r2, [r3, #4]
   80af4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80af6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80af8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80afa:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80afc:	6803      	ldr	r3, [r0, #0]
   80afe:	3301      	adds	r3, #1
   80b00:	6003      	str	r3, [r0, #0]
   80b02:	4770      	bx	lr

00080b04 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80b04:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80b06:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80b08:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80b0c:	429c      	cmp	r4, r3
   80b0e:	d101      	bne.n	80b14 <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80b10:	6903      	ldr	r3, [r0, #16]
   80b12:	e00c      	b.n	80b2e <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80b14:	f100 0308 	add.w	r3, r0, #8
   80b18:	68c2      	ldr	r2, [r0, #12]
   80b1a:	8812      	ldrh	r2, [r2, #0]
   80b1c:	b292      	uxth	r2, r2
   80b1e:	4294      	cmp	r4, r2
   80b20:	d305      	bcc.n	80b2e <vListInsert+0x2a>
   80b22:	685b      	ldr	r3, [r3, #4]
   80b24:	685a      	ldr	r2, [r3, #4]
   80b26:	8812      	ldrh	r2, [r2, #0]
   80b28:	b292      	uxth	r2, r2
   80b2a:	4294      	cmp	r4, r2
   80b2c:	d2f9      	bcs.n	80b22 <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80b2e:	685a      	ldr	r2, [r3, #4]
   80b30:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80b32:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80b34:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80b36:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80b38:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80b3a:	6803      	ldr	r3, [r0, #0]
   80b3c:	3301      	adds	r3, #1
   80b3e:	6003      	str	r3, [r0, #0]
}
   80b40:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b44:	4770      	bx	lr
   80b46:	bf00      	nop

00080b48 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80b48:	6843      	ldr	r3, [r0, #4]
   80b4a:	6882      	ldr	r2, [r0, #8]
   80b4c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80b4e:	6883      	ldr	r3, [r0, #8]
   80b50:	6842      	ldr	r2, [r0, #4]
   80b52:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80b54:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80b56:	685a      	ldr	r2, [r3, #4]
   80b58:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80b5a:	bf04      	itt	eq
   80b5c:	6882      	ldreq	r2, [r0, #8]
   80b5e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80b60:	2200      	movs	r2, #0
   80b62:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80b64:	681a      	ldr	r2, [r3, #0]
   80b66:	3a01      	subs	r2, #1
   80b68:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80b6a:	6818      	ldr	r0, [r3, #0]
}
   80b6c:	4770      	bx	lr
   80b6e:	bf00      	nop

00080b70 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80b70:	4803      	ldr	r0, [pc, #12]	; (80b80 <prvPortStartFirstTask+0x10>)
   80b72:	6800      	ldr	r0, [r0, #0]
   80b74:	6800      	ldr	r0, [r0, #0]
   80b76:	f380 8808 	msr	MSP, r0
   80b7a:	b662      	cpsie	i
   80b7c:	df00      	svc	0
   80b7e:	bf00      	nop
   80b80:	e000ed08 	.word	0xe000ed08

00080b84 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80b84:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80b88:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80b8c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80b90:	2300      	movs	r3, #0
   80b92:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80b96:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80b9a:	3840      	subs	r0, #64	; 0x40
   80b9c:	4770      	bx	lr
   80b9e:	bf00      	nop

00080ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80ba0:	4b06      	ldr	r3, [pc, #24]	; (80bbc <pxCurrentTCBConst2>)
   80ba2:	6819      	ldr	r1, [r3, #0]
   80ba4:	6808      	ldr	r0, [r1, #0]
   80ba6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80baa:	f380 8809 	msr	PSP, r0
   80bae:	f04f 0000 	mov.w	r0, #0
   80bb2:	f380 8811 	msr	BASEPRI, r0
   80bb6:	f04e 0e0d 	orr.w	lr, lr, #13
   80bba:	4770      	bx	lr

00080bbc <pxCurrentTCBConst2>:
   80bbc:	20078a78 	.word	0x20078a78

00080bc0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80bc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80bc4:	4b01      	ldr	r3, [pc, #4]	; (80bcc <vPortYieldFromISR+0xc>)
   80bc6:	601a      	str	r2, [r3, #0]
   80bc8:	4770      	bx	lr
   80bca:	bf00      	nop
   80bcc:	e000ed04 	.word	0xe000ed04

00080bd0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80bd0:	f3ef 8011 	mrs	r0, BASEPRI
   80bd4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80bd8:	f381 8811 	msr	BASEPRI, r1
   80bdc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80bde:	2000      	movs	r0, #0

00080be0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80be0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80be2:	4b03      	ldr	r3, [pc, #12]	; (80bf0 <vPortEnterCritical+0x10>)
   80be4:	4798      	blx	r3
	uxCriticalNesting++;
   80be6:	4b03      	ldr	r3, [pc, #12]	; (80bf4 <vPortEnterCritical+0x14>)
   80be8:	681a      	ldr	r2, [r3, #0]
   80bea:	3201      	adds	r2, #1
   80bec:	601a      	str	r2, [r3, #0]
   80bee:	bd08      	pop	{r3, pc}
   80bf0:	00080bd1 	.word	0x00080bd1
   80bf4:	20070000 	.word	0x20070000

00080bf8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80bf8:	f380 8811 	msr	BASEPRI, r0
   80bfc:	4770      	bx	lr
   80bfe:	bf00      	nop

00080c00 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80c00:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80c02:	4a04      	ldr	r2, [pc, #16]	; (80c14 <vPortExitCritical+0x14>)
   80c04:	6813      	ldr	r3, [r2, #0]
   80c06:	3b01      	subs	r3, #1
   80c08:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80c0a:	b913      	cbnz	r3, 80c12 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80c0c:	2000      	movs	r0, #0
   80c0e:	4b02      	ldr	r3, [pc, #8]	; (80c18 <vPortExitCritical+0x18>)
   80c10:	4798      	blx	r3
   80c12:	bd08      	pop	{r3, pc}
   80c14:	20070000 	.word	0x20070000
   80c18:	00080bf9 	.word	0x00080bf9

00080c1c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80c1c:	f3ef 8009 	mrs	r0, PSP
   80c20:	4b0c      	ldr	r3, [pc, #48]	; (80c54 <pxCurrentTCBConst>)
   80c22:	681a      	ldr	r2, [r3, #0]
   80c24:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c28:	6010      	str	r0, [r2, #0]
   80c2a:	e92d 4008 	stmdb	sp!, {r3, lr}
   80c2e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80c32:	f380 8811 	msr	BASEPRI, r0
   80c36:	f000 feeb 	bl	81a10 <vTaskSwitchContext>
   80c3a:	f04f 0000 	mov.w	r0, #0
   80c3e:	f380 8811 	msr	BASEPRI, r0
   80c42:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80c46:	6819      	ldr	r1, [r3, #0]
   80c48:	6808      	ldr	r0, [r1, #0]
   80c4a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c4e:	f380 8809 	msr	PSP, r0
   80c52:	4770      	bx	lr

00080c54 <pxCurrentTCBConst>:
   80c54:	20078a78 	.word	0x20078a78

00080c58 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80c58:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80c5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80c5e:	4b05      	ldr	r3, [pc, #20]	; (80c74 <SysTick_Handler+0x1c>)
   80c60:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80c62:	4b05      	ldr	r3, [pc, #20]	; (80c78 <SysTick_Handler+0x20>)
   80c64:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80c66:	4b05      	ldr	r3, [pc, #20]	; (80c7c <SysTick_Handler+0x24>)
   80c68:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80c6a:	2000      	movs	r0, #0
   80c6c:	4b04      	ldr	r3, [pc, #16]	; (80c80 <SysTick_Handler+0x28>)
   80c6e:	4798      	blx	r3
   80c70:	bd08      	pop	{r3, pc}
   80c72:	bf00      	nop
   80c74:	e000ed04 	.word	0xe000ed04
   80c78:	00080bd1 	.word	0x00080bd1
   80c7c:	00081675 	.word	0x00081675
   80c80:	00080bf9 	.word	0x00080bf9

00080c84 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80c84:	4a03      	ldr	r2, [pc, #12]	; (80c94 <vPortSetupTimerInterrupt+0x10>)
   80c86:	4b04      	ldr	r3, [pc, #16]	; (80c98 <vPortSetupTimerInterrupt+0x14>)
   80c88:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80c8a:	2207      	movs	r2, #7
   80c8c:	3b04      	subs	r3, #4
   80c8e:	601a      	str	r2, [r3, #0]
   80c90:	4770      	bx	lr
   80c92:	bf00      	nop
   80c94:	0001481f 	.word	0x0001481f
   80c98:	e000e014 	.word	0xe000e014

00080c9c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80c9c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80c9e:	4b09      	ldr	r3, [pc, #36]	; (80cc4 <xPortStartScheduler+0x28>)
   80ca0:	681a      	ldr	r2, [r3, #0]
   80ca2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80ca6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80ca8:	681a      	ldr	r2, [r3, #0]
   80caa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80cae:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80cb0:	4b05      	ldr	r3, [pc, #20]	; (80cc8 <xPortStartScheduler+0x2c>)
   80cb2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80cb4:	2400      	movs	r4, #0
   80cb6:	4b05      	ldr	r3, [pc, #20]	; (80ccc <xPortStartScheduler+0x30>)
   80cb8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80cba:	4b05      	ldr	r3, [pc, #20]	; (80cd0 <xPortStartScheduler+0x34>)
   80cbc:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80cbe:	4620      	mov	r0, r4
   80cc0:	bd10      	pop	{r4, pc}
   80cc2:	bf00      	nop
   80cc4:	e000ed20 	.word	0xe000ed20
   80cc8:	00080c85 	.word	0x00080c85
   80ccc:	20070000 	.word	0x20070000
   80cd0:	00080b71 	.word	0x00080b71

00080cd4 <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80cd4:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80cd6:	4a13      	ldr	r2, [pc, #76]	; (80d24 <prvInsertBlockIntoFreeList+0x50>)
   80cd8:	6813      	ldr	r3, [r2, #0]
   80cda:	4283      	cmp	r3, r0
   80cdc:	d201      	bcs.n	80ce2 <prvInsertBlockIntoFreeList+0xe>
   80cde:	461a      	mov	r2, r3
   80ce0:	e7fa      	b.n	80cd8 <prvInsertBlockIntoFreeList+0x4>
   80ce2:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80ce4:	6854      	ldr	r4, [r2, #4]
   80ce6:	1915      	adds	r5, r2, r4
   80ce8:	4285      	cmp	r5, r0
   80cea:	d103      	bne.n	80cf4 <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80cec:	6868      	ldr	r0, [r5, #4]
   80cee:	4404      	add	r4, r0
   80cf0:	6054      	str	r4, [r2, #4]
   80cf2:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80cf4:	6842      	ldr	r2, [r0, #4]
   80cf6:	1884      	adds	r4, r0, r2
   80cf8:	42a3      	cmp	r3, r4
   80cfa:	d10c      	bne.n	80d16 <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80cfc:	4c0a      	ldr	r4, [pc, #40]	; (80d28 <prvInsertBlockIntoFreeList+0x54>)
   80cfe:	6824      	ldr	r4, [r4, #0]
   80d00:	429c      	cmp	r4, r3
   80d02:	d006      	beq.n	80d12 <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80d04:	685b      	ldr	r3, [r3, #4]
   80d06:	441a      	add	r2, r3
   80d08:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80d0a:	680b      	ldr	r3, [r1, #0]
   80d0c:	681b      	ldr	r3, [r3, #0]
   80d0e:	6003      	str	r3, [r0, #0]
   80d10:	e002      	b.n	80d18 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80d12:	6003      	str	r3, [r0, #0]
   80d14:	e000      	b.n	80d18 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80d16:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80d18:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80d1a:	bf18      	it	ne
   80d1c:	6008      	strne	r0, [r1, #0]
	}
}
   80d1e:	bc30      	pop	{r4, r5}
   80d20:	4770      	bx	lr
   80d22:	bf00      	nop
   80d24:	20078954 	.word	0x20078954
   80d28:	20078950 	.word	0x20078950

00080d2c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80d2c:	b538      	push	{r3, r4, r5, lr}
   80d2e:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80d30:	4b28      	ldr	r3, [pc, #160]	; (80dd4 <pvPortMalloc+0xa8>)
   80d32:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80d34:	4b28      	ldr	r3, [pc, #160]	; (80dd8 <pvPortMalloc+0xac>)
   80d36:	681b      	ldr	r3, [r3, #0]
   80d38:	b99b      	cbnz	r3, 80d62 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80d3a:	4a28      	ldr	r2, [pc, #160]	; (80ddc <pvPortMalloc+0xb0>)
   80d3c:	4b28      	ldr	r3, [pc, #160]	; (80de0 <pvPortMalloc+0xb4>)
   80d3e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80d40:	2100      	movs	r1, #0
   80d42:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80d44:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80d48:	1898      	adds	r0, r3, r2
   80d4a:	4d23      	ldr	r5, [pc, #140]	; (80dd8 <pvPortMalloc+0xac>)
   80d4c:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80d4e:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80d52:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80d54:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80d56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80d58:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80d5a:	4b22      	ldr	r3, [pc, #136]	; (80de4 <pvPortMalloc+0xb8>)
   80d5c:	681a      	ldr	r2, [r3, #0]
   80d5e:	3a10      	subs	r2, #16
   80d60:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80d62:	2c00      	cmp	r4, #0
   80d64:	d02d      	beq.n	80dc2 <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80d66:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80d6a:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80d6e:	bf1c      	itt	ne
   80d70:	f022 0207 	bicne.w	r2, r2, #7
   80d74:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80d76:	1e51      	subs	r1, r2, #1
   80d78:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80d7c:	4299      	cmp	r1, r3
   80d7e:	d822      	bhi.n	80dc6 <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80d80:	4916      	ldr	r1, [pc, #88]	; (80ddc <pvPortMalloc+0xb0>)
   80d82:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80d84:	6863      	ldr	r3, [r4, #4]
   80d86:	429a      	cmp	r2, r3
   80d88:	d904      	bls.n	80d94 <pvPortMalloc+0x68>
   80d8a:	6823      	ldr	r3, [r4, #0]
   80d8c:	b113      	cbz	r3, 80d94 <pvPortMalloc+0x68>
   80d8e:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80d90:	461c      	mov	r4, r3
   80d92:	e7f7      	b.n	80d84 <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80d94:	4b10      	ldr	r3, [pc, #64]	; (80dd8 <pvPortMalloc+0xac>)
   80d96:	681b      	ldr	r3, [r3, #0]
   80d98:	429c      	cmp	r4, r3
   80d9a:	d016      	beq.n	80dca <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80d9c:	680d      	ldr	r5, [r1, #0]
   80d9e:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80da0:	6823      	ldr	r3, [r4, #0]
   80da2:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80da4:	6863      	ldr	r3, [r4, #4]
   80da6:	1a9b      	subs	r3, r3, r2
   80da8:	2b20      	cmp	r3, #32
   80daa:	d904      	bls.n	80db6 <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80dac:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80dae:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80db0:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80db2:	4b0d      	ldr	r3, [pc, #52]	; (80de8 <pvPortMalloc+0xbc>)
   80db4:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80db6:	4b0b      	ldr	r3, [pc, #44]	; (80de4 <pvPortMalloc+0xb8>)
   80db8:	681a      	ldr	r2, [r3, #0]
   80dba:	6861      	ldr	r1, [r4, #4]
   80dbc:	1a52      	subs	r2, r2, r1
   80dbe:	601a      	str	r2, [r3, #0]
   80dc0:	e004      	b.n	80dcc <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80dc2:	2500      	movs	r5, #0
   80dc4:	e002      	b.n	80dcc <pvPortMalloc+0xa0>
   80dc6:	2500      	movs	r5, #0
   80dc8:	e000      	b.n	80dcc <pvPortMalloc+0xa0>
   80dca:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80dcc:	4b07      	ldr	r3, [pc, #28]	; (80dec <pvPortMalloc+0xc0>)
   80dce:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80dd0:	4628      	mov	r0, r5
   80dd2:	bd38      	pop	{r3, r4, r5, pc}
   80dd4:	00081645 	.word	0x00081645
   80dd8:	20078950 	.word	0x20078950
   80ddc:	20078954 	.word	0x20078954
   80de0:	20070950 	.word	0x20070950
   80de4:	20070004 	.word	0x20070004
   80de8:	00080cd5 	.word	0x00080cd5
   80dec:	000817a1 	.word	0x000817a1

00080df0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80df0:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80df2:	4604      	mov	r4, r0
   80df4:	b168      	cbz	r0, 80e12 <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80df6:	4b07      	ldr	r3, [pc, #28]	; (80e14 <vPortFree+0x24>)
   80df8:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80dfa:	4b07      	ldr	r3, [pc, #28]	; (80e18 <vPortFree+0x28>)
   80dfc:	6819      	ldr	r1, [r3, #0]
   80dfe:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80e02:	440a      	add	r2, r1
   80e04:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80e06:	f1a4 0010 	sub.w	r0, r4, #16
   80e0a:	4b04      	ldr	r3, [pc, #16]	; (80e1c <vPortFree+0x2c>)
   80e0c:	4798      	blx	r3
		}
		xTaskResumeAll();
   80e0e:	4b04      	ldr	r3, [pc, #16]	; (80e20 <vPortFree+0x30>)
   80e10:	4798      	blx	r3
   80e12:	bd10      	pop	{r4, pc}
   80e14:	00081645 	.word	0x00081645
   80e18:	20070004 	.word	0x20070004
   80e1c:	00080cd5 	.word	0x00080cd5
   80e20:	000817a1 	.word	0x000817a1

00080e24 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80e24:	b510      	push	{r4, lr}
   80e26:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80e28:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80e2a:	b93b      	cbnz	r3, 80e3c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80e2c:	6803      	ldr	r3, [r0, #0]
   80e2e:	bb1b      	cbnz	r3, 80e78 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80e30:	6840      	ldr	r0, [r0, #4]
   80e32:	4b13      	ldr	r3, [pc, #76]	; (80e80 <prvCopyDataToQueue+0x5c>)
   80e34:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80e36:	2300      	movs	r3, #0
   80e38:	6063      	str	r3, [r4, #4]
   80e3a:	e01d      	b.n	80e78 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80e3c:	b96a      	cbnz	r2, 80e5a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80e3e:	6880      	ldr	r0, [r0, #8]
   80e40:	461a      	mov	r2, r3
   80e42:	4b10      	ldr	r3, [pc, #64]	; (80e84 <prvCopyDataToQueue+0x60>)
   80e44:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80e46:	68a2      	ldr	r2, [r4, #8]
   80e48:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80e4a:	4413      	add	r3, r2
   80e4c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80e4e:	6862      	ldr	r2, [r4, #4]
   80e50:	4293      	cmp	r3, r2
   80e52:	d311      	bcc.n	80e78 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80e54:	6823      	ldr	r3, [r4, #0]
   80e56:	60a3      	str	r3, [r4, #8]
   80e58:	e00e      	b.n	80e78 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80e5a:	68c0      	ldr	r0, [r0, #12]
   80e5c:	461a      	mov	r2, r3
   80e5e:	4b09      	ldr	r3, [pc, #36]	; (80e84 <prvCopyDataToQueue+0x60>)
   80e60:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80e62:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80e64:	4252      	negs	r2, r2
   80e66:	68e3      	ldr	r3, [r4, #12]
   80e68:	4413      	add	r3, r2
   80e6a:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80e6c:	6821      	ldr	r1, [r4, #0]
   80e6e:	428b      	cmp	r3, r1
   80e70:	d202      	bcs.n	80e78 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80e72:	6863      	ldr	r3, [r4, #4]
   80e74:	441a      	add	r2, r3
   80e76:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80e78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80e7a:	3301      	adds	r3, #1
   80e7c:	63a3      	str	r3, [r4, #56]	; 0x38
   80e7e:	bd10      	pop	{r4, pc}
   80e80:	00081d39 	.word	0x00081d39
   80e84:	00083925 	.word	0x00083925

00080e88 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80e88:	b538      	push	{r3, r4, r5, lr}
   80e8a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80e8c:	6805      	ldr	r5, [r0, #0]
   80e8e:	b15d      	cbz	r5, 80ea8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80e90:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80e92:	68c4      	ldr	r4, [r0, #12]
   80e94:	4414      	add	r4, r2
   80e96:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80e98:	6840      	ldr	r0, [r0, #4]
   80e9a:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80e9c:	bf28      	it	cs
   80e9e:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80ea0:	4608      	mov	r0, r1
   80ea2:	68d9      	ldr	r1, [r3, #12]
   80ea4:	4b01      	ldr	r3, [pc, #4]	; (80eac <prvCopyDataFromQueue+0x24>)
   80ea6:	4798      	blx	r3
   80ea8:	bd38      	pop	{r3, r4, r5, pc}
   80eaa:	bf00      	nop
   80eac:	00083925 	.word	0x00083925

00080eb0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80eb2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80eb4:	4b1d      	ldr	r3, [pc, #116]	; (80f2c <prvUnlockQueue+0x7c>)
   80eb6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80eb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80eba:	2b00      	cmp	r3, #0
   80ebc:	dd12      	ble.n	80ee4 <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ebe:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ec0:	b183      	cbz	r3, 80ee4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ec2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80ec6:	4d1a      	ldr	r5, [pc, #104]	; (80f30 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80ec8:	4f1a      	ldr	r7, [pc, #104]	; (80f34 <prvUnlockQueue+0x84>)
   80eca:	e001      	b.n	80ed0 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ecc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ece:	b14b      	cbz	r3, 80ee4 <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80ed0:	4630      	mov	r0, r6
   80ed2:	47a8      	blx	r5
   80ed4:	b100      	cbz	r0, 80ed8 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80ed6:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80ed8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80eda:	3b01      	subs	r3, #1
   80edc:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80ede:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80ee0:	2b00      	cmp	r3, #0
   80ee2:	dcf3      	bgt.n	80ecc <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80ee4:	f04f 33ff 	mov.w	r3, #4294967295
   80ee8:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80eea:	4b13      	ldr	r3, [pc, #76]	; (80f38 <prvUnlockQueue+0x88>)
   80eec:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80eee:	4b0f      	ldr	r3, [pc, #60]	; (80f2c <prvUnlockQueue+0x7c>)
   80ef0:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80ef2:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80ef4:	2b00      	cmp	r3, #0
   80ef6:	dd12      	ble.n	80f1e <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80ef8:	6923      	ldr	r3, [r4, #16]
   80efa:	b183      	cbz	r3, 80f1e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80efc:	f104 0610 	add.w	r6, r4, #16
   80f00:	4d0b      	ldr	r5, [pc, #44]	; (80f30 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80f02:	4f0c      	ldr	r7, [pc, #48]	; (80f34 <prvUnlockQueue+0x84>)
   80f04:	e001      	b.n	80f0a <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80f06:	6923      	ldr	r3, [r4, #16]
   80f08:	b14b      	cbz	r3, 80f1e <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80f0a:	4630      	mov	r0, r6
   80f0c:	47a8      	blx	r5
   80f0e:	b100      	cbz	r0, 80f12 <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80f10:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80f12:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f14:	3b01      	subs	r3, #1
   80f16:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80f18:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f1a:	2b00      	cmp	r3, #0
   80f1c:	dcf3      	bgt.n	80f06 <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80f1e:	f04f 33ff 	mov.w	r3, #4294967295
   80f22:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80f24:	4b04      	ldr	r3, [pc, #16]	; (80f38 <prvUnlockQueue+0x88>)
   80f26:	4798      	blx	r3
   80f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80f2a:	bf00      	nop
   80f2c:	00080be1 	.word	0x00080be1
   80f30:	00081b4d 	.word	0x00081b4d
   80f34:	00081c85 	.word	0x00081c85
   80f38:	00080c01 	.word	0x00080c01

00080f3c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80f3c:	b538      	push	{r3, r4, r5, lr}
   80f3e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80f40:	4604      	mov	r4, r0
   80f42:	b918      	cbnz	r0, 80f4c <xQueueGenericReset+0x10>
   80f44:	4b16      	ldr	r3, [pc, #88]	; (80fa0 <xQueueGenericReset+0x64>)
   80f46:	4798      	blx	r3
   80f48:	bf00      	nop
   80f4a:	e7fd      	b.n	80f48 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80f4c:	4b15      	ldr	r3, [pc, #84]	; (80fa4 <xQueueGenericReset+0x68>)
   80f4e:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80f50:	6823      	ldr	r3, [r4, #0]
   80f52:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80f54:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80f56:	fb00 f002 	mul.w	r0, r0, r2
   80f5a:	1819      	adds	r1, r3, r0
   80f5c:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80f5e:	2100      	movs	r1, #0
   80f60:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80f62:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80f64:	1a82      	subs	r2, r0, r2
   80f66:	4413      	add	r3, r2
   80f68:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80f6a:	f04f 33ff 	mov.w	r3, #4294967295
   80f6e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80f70:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80f72:	b955      	cbnz	r5, 80f8a <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80f74:	6923      	ldr	r3, [r4, #16]
   80f76:	b17b      	cbz	r3, 80f98 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80f78:	f104 0010 	add.w	r0, r4, #16
   80f7c:	4b0a      	ldr	r3, [pc, #40]	; (80fa8 <xQueueGenericReset+0x6c>)
   80f7e:	4798      	blx	r3
   80f80:	2801      	cmp	r0, #1
   80f82:	d109      	bne.n	80f98 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80f84:	4b09      	ldr	r3, [pc, #36]	; (80fac <xQueueGenericReset+0x70>)
   80f86:	4798      	blx	r3
   80f88:	e006      	b.n	80f98 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80f8a:	f104 0010 	add.w	r0, r4, #16
   80f8e:	4d08      	ldr	r5, [pc, #32]	; (80fb0 <xQueueGenericReset+0x74>)
   80f90:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80f92:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80f96:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80f98:	4b06      	ldr	r3, [pc, #24]	; (80fb4 <xQueueGenericReset+0x78>)
   80f9a:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80f9c:	2001      	movs	r0, #1
   80f9e:	bd38      	pop	{r3, r4, r5, pc}
   80fa0:	00080bd1 	.word	0x00080bd1
   80fa4:	00080be1 	.word	0x00080be1
   80fa8:	00081b4d 	.word	0x00081b4d
   80fac:	00080bc1 	.word	0x00080bc1
   80fb0:	00080ac9 	.word	0x00080ac9
   80fb4:	00080c01 	.word	0x00080c01

00080fb8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80fba:	460d      	mov	r5, r1
   80fbc:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80fbe:	4606      	mov	r6, r0
   80fc0:	b188      	cbz	r0, 80fe6 <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80fc2:	2050      	movs	r0, #80	; 0x50
   80fc4:	4b0e      	ldr	r3, [pc, #56]	; (81000 <xQueueGenericCreate+0x48>)
   80fc6:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80fc8:	4604      	mov	r4, r0
   80fca:	b160      	cbz	r0, 80fe6 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   80fcc:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   80fd0:	3001      	adds	r0, #1
   80fd2:	4b0b      	ldr	r3, [pc, #44]	; (81000 <xQueueGenericCreate+0x48>)
   80fd4:	4798      	blx	r3
   80fd6:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   80fd8:	b940      	cbnz	r0, 80fec <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   80fda:	4620      	mov	r0, r4
   80fdc:	4b09      	ldr	r3, [pc, #36]	; (81004 <xQueueGenericCreate+0x4c>)
   80fde:	4798      	blx	r3
   80fe0:	e001      	b.n	80fe6 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   80fe2:	bf00      	nop
   80fe4:	e7fd      	b.n	80fe2 <xQueueGenericCreate+0x2a>
   80fe6:	4b08      	ldr	r3, [pc, #32]	; (81008 <xQueueGenericCreate+0x50>)
   80fe8:	4798      	blx	r3
   80fea:	e7fa      	b.n	80fe2 <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   80fec:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   80fee:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   80ff0:	4620      	mov	r0, r4
   80ff2:	2101      	movs	r1, #1
   80ff4:	4b05      	ldr	r3, [pc, #20]	; (8100c <xQueueGenericCreate+0x54>)
   80ff6:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   80ff8:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   80ffc:	4620      	mov	r0, r4
   80ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81000:	00080d2d 	.word	0x00080d2d
   81004:	00080df1 	.word	0x00080df1
   81008:	00080bd1 	.word	0x00080bd1
   8100c:	00080f3d 	.word	0x00080f3d

00081010 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81014:	b085      	sub	sp, #20
   81016:	468a      	mov	sl, r1
   81018:	469b      	mov	fp, r3
   8101a:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   8101e:	4604      	mov	r4, r0
   81020:	b918      	cbnz	r0, 8102a <xQueueGenericSend+0x1a>
   81022:	4b38      	ldr	r3, [pc, #224]	; (81104 <xQueueGenericSend+0xf4>)
   81024:	4798      	blx	r3
   81026:	bf00      	nop
   81028:	e7fd      	b.n	81026 <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8102a:	b909      	cbnz	r1, 81030 <xQueueGenericSend+0x20>
   8102c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8102e:	b91b      	cbnz	r3, 81038 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81030:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81032:	4e35      	ldr	r6, [pc, #212]	; (81108 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81034:	4d35      	ldr	r5, [pc, #212]	; (8110c <xQueueGenericSend+0xfc>)
   81036:	e003      	b.n	81040 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81038:	4b32      	ldr	r3, [pc, #200]	; (81104 <xQueueGenericSend+0xf4>)
   8103a:	4798      	blx	r3
   8103c:	bf00      	nop
   8103e:	e7fd      	b.n	8103c <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81040:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81042:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81044:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81046:	429a      	cmp	r2, r3
   81048:	d212      	bcs.n	81070 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8104a:	4620      	mov	r0, r4
   8104c:	4651      	mov	r1, sl
   8104e:	465a      	mov	r2, fp
   81050:	4b2f      	ldr	r3, [pc, #188]	; (81110 <xQueueGenericSend+0x100>)
   81052:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81054:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81056:	b13b      	cbz	r3, 81068 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81058:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8105c:	4b2d      	ldr	r3, [pc, #180]	; (81114 <xQueueGenericSend+0x104>)
   8105e:	4798      	blx	r3
   81060:	2801      	cmp	r0, #1
   81062:	d101      	bne.n	81068 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81064:	4b2c      	ldr	r3, [pc, #176]	; (81118 <xQueueGenericSend+0x108>)
   81066:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81068:	4b28      	ldr	r3, [pc, #160]	; (8110c <xQueueGenericSend+0xfc>)
   8106a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8106c:	2001      	movs	r0, #1
   8106e:	e046      	b.n	810fe <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81070:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81074:	b91b      	cbnz	r3, 8107e <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81076:	4b25      	ldr	r3, [pc, #148]	; (8110c <xQueueGenericSend+0xfc>)
   81078:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8107a:	2000      	movs	r0, #0
   8107c:	e03f      	b.n	810fe <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   8107e:	b91f      	cbnz	r7, 81088 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81080:	a802      	add	r0, sp, #8
   81082:	4b26      	ldr	r3, [pc, #152]	; (8111c <xQueueGenericSend+0x10c>)
   81084:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   81086:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81088:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8108a:	4b25      	ldr	r3, [pc, #148]	; (81120 <xQueueGenericSend+0x110>)
   8108c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8108e:	47b0      	blx	r6
   81090:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81092:	f1b3 3fff 	cmp.w	r3, #4294967295
   81096:	bf04      	itt	eq
   81098:	2300      	moveq	r3, #0
   8109a:	6463      	streq	r3, [r4, #68]	; 0x44
   8109c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8109e:	f1b3 3fff 	cmp.w	r3, #4294967295
   810a2:	bf04      	itt	eq
   810a4:	2300      	moveq	r3, #0
   810a6:	64a3      	streq	r3, [r4, #72]	; 0x48
   810a8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   810aa:	a802      	add	r0, sp, #8
   810ac:	f10d 0106 	add.w	r1, sp, #6
   810b0:	4b1c      	ldr	r3, [pc, #112]	; (81124 <xQueueGenericSend+0x114>)
   810b2:	4798      	blx	r3
   810b4:	b9e8      	cbnz	r0, 810f2 <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   810b6:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   810b8:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   810bc:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   810c0:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   810c2:	45c1      	cmp	r9, r8
   810c4:	d10f      	bne.n	810e6 <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   810c6:	f104 0010 	add.w	r0, r4, #16
   810ca:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   810ce:	4b16      	ldr	r3, [pc, #88]	; (81128 <xQueueGenericSend+0x118>)
   810d0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   810d2:	4620      	mov	r0, r4
   810d4:	4b15      	ldr	r3, [pc, #84]	; (8112c <xQueueGenericSend+0x11c>)
   810d6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   810d8:	4b15      	ldr	r3, [pc, #84]	; (81130 <xQueueGenericSend+0x120>)
   810da:	4798      	blx	r3
   810dc:	2800      	cmp	r0, #0
   810de:	d1af      	bne.n	81040 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   810e0:	4b0d      	ldr	r3, [pc, #52]	; (81118 <xQueueGenericSend+0x108>)
   810e2:	4798      	blx	r3
   810e4:	e7ac      	b.n	81040 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   810e6:	4620      	mov	r0, r4
   810e8:	4b10      	ldr	r3, [pc, #64]	; (8112c <xQueueGenericSend+0x11c>)
   810ea:	4798      	blx	r3
				( void ) xTaskResumeAll();
   810ec:	4b10      	ldr	r3, [pc, #64]	; (81130 <xQueueGenericSend+0x120>)
   810ee:	4798      	blx	r3
   810f0:	e7a6      	b.n	81040 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   810f2:	4620      	mov	r0, r4
   810f4:	4b0d      	ldr	r3, [pc, #52]	; (8112c <xQueueGenericSend+0x11c>)
   810f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
   810f8:	4b0d      	ldr	r3, [pc, #52]	; (81130 <xQueueGenericSend+0x120>)
   810fa:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   810fc:	2000      	movs	r0, #0
		}
	}
}
   810fe:	b005      	add	sp, #20
   81100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81104:	00080bd1 	.word	0x00080bd1
   81108:	00080be1 	.word	0x00080be1
   8110c:	00080c01 	.word	0x00080c01
   81110:	00080e25 	.word	0x00080e25
   81114:	00081b4d 	.word	0x00081b4d
   81118:	00080bc1 	.word	0x00080bc1
   8111c:	00081bd1 	.word	0x00081bd1
   81120:	00081645 	.word	0x00081645
   81124:	00081bf9 	.word	0x00081bf9
   81128:	00081aa1 	.word	0x00081aa1
   8112c:	00080eb1 	.word	0x00080eb1
   81130:	000817a1 	.word	0x000817a1

00081134 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81138:	460e      	mov	r6, r1
   8113a:	4615      	mov	r5, r2
   8113c:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   8113e:	4604      	mov	r4, r0
   81140:	b918      	cbnz	r0, 8114a <xQueueGenericSendFromISR+0x16>
   81142:	4b1c      	ldr	r3, [pc, #112]	; (811b4 <xQueueGenericSendFromISR+0x80>)
   81144:	4798      	blx	r3
   81146:	bf00      	nop
   81148:	e7fd      	b.n	81146 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   8114a:	b929      	cbnz	r1, 81158 <xQueueGenericSendFromISR+0x24>
   8114c:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8114e:	b11b      	cbz	r3, 81158 <xQueueGenericSendFromISR+0x24>
   81150:	4b18      	ldr	r3, [pc, #96]	; (811b4 <xQueueGenericSendFromISR+0x80>)
   81152:	4798      	blx	r3
   81154:	bf00      	nop
   81156:	e7fd      	b.n	81154 <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81158:	4b16      	ldr	r3, [pc, #88]	; (811b4 <xQueueGenericSendFromISR+0x80>)
   8115a:	4798      	blx	r3
   8115c:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8115e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81160:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81162:	429a      	cmp	r2, r3
   81164:	d218      	bcs.n	81198 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81166:	4620      	mov	r0, r4
   81168:	4631      	mov	r1, r6
   8116a:	4642      	mov	r2, r8
   8116c:	4b12      	ldr	r3, [pc, #72]	; (811b8 <xQueueGenericSendFromISR+0x84>)
   8116e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81170:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81172:	f1b3 3fff 	cmp.w	r3, #4294967295
   81176:	d10a      	bne.n	8118e <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81178:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8117a:	b17b      	cbz	r3, 8119c <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8117c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81180:	4b0e      	ldr	r3, [pc, #56]	; (811bc <xQueueGenericSendFromISR+0x88>)
   81182:	4798      	blx	r3
   81184:	b160      	cbz	r0, 811a0 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81186:	b16d      	cbz	r5, 811a4 <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81188:	2401      	movs	r4, #1
   8118a:	602c      	str	r4, [r5, #0]
   8118c:	e00b      	b.n	811a6 <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   8118e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81190:	3301      	adds	r3, #1
   81192:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81194:	2401      	movs	r4, #1
   81196:	e006      	b.n	811a6 <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81198:	2400      	movs	r4, #0
   8119a:	e004      	b.n	811a6 <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   8119c:	2401      	movs	r4, #1
   8119e:	e002      	b.n	811a6 <xQueueGenericSendFromISR+0x72>
   811a0:	2401      	movs	r4, #1
   811a2:	e000      	b.n	811a6 <xQueueGenericSendFromISR+0x72>
   811a4:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   811a6:	4638      	mov	r0, r7
   811a8:	4b05      	ldr	r3, [pc, #20]	; (811c0 <xQueueGenericSendFromISR+0x8c>)
   811aa:	4798      	blx	r3

	return xReturn;
}
   811ac:	4620      	mov	r0, r4
   811ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811b2:	bf00      	nop
   811b4:	00080bd1 	.word	0x00080bd1
   811b8:	00080e25 	.word	0x00080e25
   811bc:	00081b4d 	.word	0x00081b4d
   811c0:	00080bf9 	.word	0x00080bf9

000811c4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   811c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   811c8:	b085      	sub	sp, #20
   811ca:	4689      	mov	r9, r1
   811cc:	469a      	mov	sl, r3
   811ce:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   811d2:	4604      	mov	r4, r0
   811d4:	b918      	cbnz	r0, 811de <xQueueGenericReceive+0x1a>
   811d6:	4b46      	ldr	r3, [pc, #280]	; (812f0 <xQueueGenericReceive+0x12c>)
   811d8:	4798      	blx	r3
   811da:	bf00      	nop
   811dc:	e7fd      	b.n	811da <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   811de:	b909      	cbnz	r1, 811e4 <xQueueGenericReceive+0x20>
   811e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   811e2:	b92b      	cbnz	r3, 811f0 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   811e4:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   811e6:	4e43      	ldr	r6, [pc, #268]	; (812f4 <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   811e8:	f8df b138 	ldr.w	fp, [pc, #312]	; 81324 <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   811ec:	4d42      	ldr	r5, [pc, #264]	; (812f8 <xQueueGenericReceive+0x134>)
   811ee:	e003      	b.n	811f8 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   811f0:	4b3f      	ldr	r3, [pc, #252]	; (812f0 <xQueueGenericReceive+0x12c>)
   811f2:	4798      	blx	r3
   811f4:	bf00      	nop
   811f6:	e7fd      	b.n	811f4 <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   811f8:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   811fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   811fc:	2b00      	cmp	r3, #0
   811fe:	d028      	beq.n	81252 <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81200:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81202:	4620      	mov	r0, r4
   81204:	4649      	mov	r1, r9
   81206:	4b3d      	ldr	r3, [pc, #244]	; (812fc <xQueueGenericReceive+0x138>)
   81208:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   8120a:	f1ba 0f00 	cmp.w	sl, #0
   8120e:	d112      	bne.n	81236 <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81210:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81212:	3b01      	subs	r3, #1
   81214:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81216:	6823      	ldr	r3, [r4, #0]
   81218:	b913      	cbnz	r3, 81220 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   8121a:	4b39      	ldr	r3, [pc, #228]	; (81300 <xQueueGenericReceive+0x13c>)
   8121c:	4798      	blx	r3
   8121e:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81220:	6923      	ldr	r3, [r4, #16]
   81222:	b193      	cbz	r3, 8124a <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81224:	f104 0010 	add.w	r0, r4, #16
   81228:	4b36      	ldr	r3, [pc, #216]	; (81304 <xQueueGenericReceive+0x140>)
   8122a:	4798      	blx	r3
   8122c:	2801      	cmp	r0, #1
   8122e:	d10c      	bne.n	8124a <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81230:	4b35      	ldr	r3, [pc, #212]	; (81308 <xQueueGenericReceive+0x144>)
   81232:	4798      	blx	r3
   81234:	e009      	b.n	8124a <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81236:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81238:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8123a:	b133      	cbz	r3, 8124a <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8123c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81240:	4b30      	ldr	r3, [pc, #192]	; (81304 <xQueueGenericReceive+0x140>)
   81242:	4798      	blx	r3
   81244:	b108      	cbz	r0, 8124a <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81246:	4b30      	ldr	r3, [pc, #192]	; (81308 <xQueueGenericReceive+0x144>)
   81248:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   8124a:	4b2b      	ldr	r3, [pc, #172]	; (812f8 <xQueueGenericReceive+0x134>)
   8124c:	4798      	blx	r3
				return pdPASS;
   8124e:	2001      	movs	r0, #1
   81250:	e04b      	b.n	812ea <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81252:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81256:	b91b      	cbnz	r3, 81260 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81258:	4b27      	ldr	r3, [pc, #156]	; (812f8 <xQueueGenericReceive+0x134>)
   8125a:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8125c:	2000      	movs	r0, #0
   8125e:	e044      	b.n	812ea <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81260:	b917      	cbnz	r7, 81268 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81262:	a802      	add	r0, sp, #8
   81264:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81266:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81268:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8126a:	4b28      	ldr	r3, [pc, #160]	; (8130c <xQueueGenericReceive+0x148>)
   8126c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8126e:	47b0      	blx	r6
   81270:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81272:	f1b3 3fff 	cmp.w	r3, #4294967295
   81276:	bf04      	itt	eq
   81278:	2300      	moveq	r3, #0
   8127a:	6463      	streq	r3, [r4, #68]	; 0x44
   8127c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8127e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81282:	bf04      	itt	eq
   81284:	2300      	moveq	r3, #0
   81286:	64a3      	streq	r3, [r4, #72]	; 0x48
   81288:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8128a:	a802      	add	r0, sp, #8
   8128c:	f10d 0106 	add.w	r1, sp, #6
   81290:	4b1f      	ldr	r3, [pc, #124]	; (81310 <xQueueGenericReceive+0x14c>)
   81292:	4798      	blx	r3
   81294:	bb18      	cbnz	r0, 812de <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81296:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81298:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   8129c:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8129e:	f1b8 0f00 	cmp.w	r8, #0
   812a2:	d116      	bne.n	812d2 <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   812a4:	6823      	ldr	r3, [r4, #0]
   812a6:	b923      	cbnz	r3, 812b2 <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   812a8:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   812aa:	6860      	ldr	r0, [r4, #4]
   812ac:	4b19      	ldr	r3, [pc, #100]	; (81314 <xQueueGenericReceive+0x150>)
   812ae:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   812b0:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   812b2:	f104 0024 	add.w	r0, r4, #36	; 0x24
   812b6:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   812ba:	4b17      	ldr	r3, [pc, #92]	; (81318 <xQueueGenericReceive+0x154>)
   812bc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   812be:	4620      	mov	r0, r4
   812c0:	4b16      	ldr	r3, [pc, #88]	; (8131c <xQueueGenericReceive+0x158>)
   812c2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   812c4:	4b16      	ldr	r3, [pc, #88]	; (81320 <xQueueGenericReceive+0x15c>)
   812c6:	4798      	blx	r3
   812c8:	2800      	cmp	r0, #0
   812ca:	d195      	bne.n	811f8 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   812cc:	4b0e      	ldr	r3, [pc, #56]	; (81308 <xQueueGenericReceive+0x144>)
   812ce:	4798      	blx	r3
   812d0:	e792      	b.n	811f8 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   812d2:	4620      	mov	r0, r4
   812d4:	4b11      	ldr	r3, [pc, #68]	; (8131c <xQueueGenericReceive+0x158>)
   812d6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   812d8:	4b11      	ldr	r3, [pc, #68]	; (81320 <xQueueGenericReceive+0x15c>)
   812da:	4798      	blx	r3
   812dc:	e78c      	b.n	811f8 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   812de:	4620      	mov	r0, r4
   812e0:	4b0e      	ldr	r3, [pc, #56]	; (8131c <xQueueGenericReceive+0x158>)
   812e2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   812e4:	4b0e      	ldr	r3, [pc, #56]	; (81320 <xQueueGenericReceive+0x15c>)
   812e6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   812e8:	2000      	movs	r0, #0
		}
	}
}
   812ea:	b005      	add	sp, #20
   812ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   812f0:	00080bd1 	.word	0x00080bd1
   812f4:	00080be1 	.word	0x00080be1
   812f8:	00080c01 	.word	0x00080c01
   812fc:	00080e89 	.word	0x00080e89
   81300:	00081c91 	.word	0x00081c91
   81304:	00081b4d 	.word	0x00081b4d
   81308:	00080bc1 	.word	0x00080bc1
   8130c:	00081645 	.word	0x00081645
   81310:	00081bf9 	.word	0x00081bf9
   81314:	00081cbd 	.word	0x00081cbd
   81318:	00081aa1 	.word	0x00081aa1
   8131c:	00080eb1 	.word	0x00080eb1
   81320:	000817a1 	.word	0x000817a1
   81324:	00081bd1 	.word	0x00081bd1

00081328 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81328:	b538      	push	{r3, r4, r5, lr}
   8132a:	4604      	mov	r4, r0
   8132c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   8132e:	4b0d      	ldr	r3, [pc, #52]	; (81364 <vQueueWaitForMessageRestricted+0x3c>)
   81330:	4798      	blx	r3
   81332:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81334:	f1b3 3fff 	cmp.w	r3, #4294967295
   81338:	bf04      	itt	eq
   8133a:	2300      	moveq	r3, #0
   8133c:	6463      	streq	r3, [r4, #68]	; 0x44
   8133e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81340:	f1b3 3fff 	cmp.w	r3, #4294967295
   81344:	bf04      	itt	eq
   81346:	2300      	moveq	r3, #0
   81348:	64a3      	streq	r3, [r4, #72]	; 0x48
   8134a:	4b07      	ldr	r3, [pc, #28]	; (81368 <vQueueWaitForMessageRestricted+0x40>)
   8134c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   8134e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81350:	b923      	cbnz	r3, 8135c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81352:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81356:	4629      	mov	r1, r5
   81358:	4b04      	ldr	r3, [pc, #16]	; (8136c <vQueueWaitForMessageRestricted+0x44>)
   8135a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   8135c:	4620      	mov	r0, r4
   8135e:	4b04      	ldr	r3, [pc, #16]	; (81370 <vQueueWaitForMessageRestricted+0x48>)
   81360:	4798      	blx	r3
   81362:	bd38      	pop	{r3, r4, r5, pc}
   81364:	00080be1 	.word	0x00080be1
   81368:	00080c01 	.word	0x00080c01
   8136c:	00081b05 	.word	0x00081b05
   81370:	00080eb1 	.word	0x00080eb1

00081374 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81374:	b510      	push	{r4, lr}
   81376:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81378:	4b0f      	ldr	r3, [pc, #60]	; (813b8 <prvAddCurrentTaskToDelayedList+0x44>)
   8137a:	681b      	ldr	r3, [r3, #0]
   8137c:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   8137e:	4b0f      	ldr	r3, [pc, #60]	; (813bc <prvAddCurrentTaskToDelayedList+0x48>)
   81380:	881b      	ldrh	r3, [r3, #0]
   81382:	b29b      	uxth	r3, r3
   81384:	4298      	cmp	r0, r3
   81386:	d207      	bcs.n	81398 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81388:	4b0d      	ldr	r3, [pc, #52]	; (813c0 <prvAddCurrentTaskToDelayedList+0x4c>)
   8138a:	6818      	ldr	r0, [r3, #0]
   8138c:	4b0a      	ldr	r3, [pc, #40]	; (813b8 <prvAddCurrentTaskToDelayedList+0x44>)
   8138e:	6819      	ldr	r1, [r3, #0]
   81390:	3104      	adds	r1, #4
   81392:	4b0c      	ldr	r3, [pc, #48]	; (813c4 <prvAddCurrentTaskToDelayedList+0x50>)
   81394:	4798      	blx	r3
   81396:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81398:	4b0b      	ldr	r3, [pc, #44]	; (813c8 <prvAddCurrentTaskToDelayedList+0x54>)
   8139a:	6818      	ldr	r0, [r3, #0]
   8139c:	4b06      	ldr	r3, [pc, #24]	; (813b8 <prvAddCurrentTaskToDelayedList+0x44>)
   8139e:	6819      	ldr	r1, [r3, #0]
   813a0:	3104      	adds	r1, #4
   813a2:	4b08      	ldr	r3, [pc, #32]	; (813c4 <prvAddCurrentTaskToDelayedList+0x50>)
   813a4:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   813a6:	4b09      	ldr	r3, [pc, #36]	; (813cc <prvAddCurrentTaskToDelayedList+0x58>)
   813a8:	881b      	ldrh	r3, [r3, #0]
   813aa:	b29b      	uxth	r3, r3
   813ac:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   813ae:	bf3c      	itt	cc
   813b0:	4b06      	ldrcc	r3, [pc, #24]	; (813cc <prvAddCurrentTaskToDelayedList+0x58>)
   813b2:	801c      	strhcc	r4, [r3, #0]
   813b4:	bd10      	pop	{r4, pc}
   813b6:	bf00      	nop
   813b8:	20078a78 	.word	0x20078a78
   813bc:	20078a94 	.word	0x20078a94
   813c0:	20078a98 	.word	0x20078a98
   813c4:	00080b05 	.word	0x00080b05
   813c8:	20078974 	.word	0x20078974
   813cc:	20070008 	.word	0x20070008

000813d0 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   813d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   813d4:	460e      	mov	r6, r1
   813d6:	4617      	mov	r7, r2
   813d8:	469a      	mov	sl, r3
   813da:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   813dc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   813e0:	4681      	mov	r9, r0
   813e2:	b918      	cbnz	r0, 813ec <xTaskGenericCreate+0x1c>
   813e4:	4b62      	ldr	r3, [pc, #392]	; (81570 <xTaskGenericCreate+0x1a0>)
   813e6:	4798      	blx	r3
   813e8:	bf00      	nop
   813ea:	e7fd      	b.n	813e8 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   813ec:	2d09      	cmp	r5, #9
   813ee:	d903      	bls.n	813f8 <xTaskGenericCreate+0x28>
   813f0:	4b5f      	ldr	r3, [pc, #380]	; (81570 <xTaskGenericCreate+0x1a0>)
   813f2:	4798      	blx	r3
   813f4:	bf00      	nop
   813f6:	e7fd      	b.n	813f4 <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   813f8:	2050      	movs	r0, #80	; 0x50
   813fa:	4b5e      	ldr	r3, [pc, #376]	; (81574 <xTaskGenericCreate+0x1a4>)
   813fc:	4798      	blx	r3

	if( pxNewTCB != NULL )
   813fe:	4604      	mov	r4, r0
   81400:	2800      	cmp	r0, #0
   81402:	f000 80b1 	beq.w	81568 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81406:	f1b8 0f00 	cmp.w	r8, #0
   8140a:	f040 80a9 	bne.w	81560 <xTaskGenericCreate+0x190>
   8140e:	00b8      	lsls	r0, r7, #2
   81410:	4b58      	ldr	r3, [pc, #352]	; (81574 <xTaskGenericCreate+0x1a4>)
   81412:	4798      	blx	r3
   81414:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81416:	b918      	cbnz	r0, 81420 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81418:	4620      	mov	r0, r4
   8141a:	4b57      	ldr	r3, [pc, #348]	; (81578 <xTaskGenericCreate+0x1a8>)
   8141c:	4798      	blx	r3
   8141e:	e0a3      	b.n	81568 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81420:	21a5      	movs	r1, #165	; 0xa5
   81422:	00ba      	lsls	r2, r7, #2
   81424:	4b55      	ldr	r3, [pc, #340]	; (8157c <xTaskGenericCreate+0x1ac>)
   81426:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81428:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   8142c:	3f01      	subs	r7, #1
   8142e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81430:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81434:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81438:	f104 0034 	add.w	r0, r4, #52	; 0x34
   8143c:	4631      	mov	r1, r6
   8143e:	2210      	movs	r2, #16
   81440:	4b4f      	ldr	r3, [pc, #316]	; (81580 <xTaskGenericCreate+0x1b0>)
   81442:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81444:	2300      	movs	r3, #0
   81446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   8144a:	2d09      	cmp	r5, #9
   8144c:	bf34      	ite	cc
   8144e:	462e      	movcc	r6, r5
   81450:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81452:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81454:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81456:	1d27      	adds	r7, r4, #4
   81458:	4638      	mov	r0, r7
   8145a:	f8df 8170 	ldr.w	r8, [pc, #368]	; 815cc <xTaskGenericCreate+0x1fc>
   8145e:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81460:	f104 0018 	add.w	r0, r4, #24
   81464:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81466:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81468:	f1c6 060a 	rsb	r6, r6, #10
   8146c:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8146e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81470:	4658      	mov	r0, fp
   81472:	4649      	mov	r1, r9
   81474:	4652      	mov	r2, sl
   81476:	4b43      	ldr	r3, [pc, #268]	; (81584 <xTaskGenericCreate+0x1b4>)
   81478:	4798      	blx	r3
   8147a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   8147c:	f010 0f07 	tst.w	r0, #7
   81480:	d003      	beq.n	8148a <xTaskGenericCreate+0xba>
   81482:	4b3b      	ldr	r3, [pc, #236]	; (81570 <xTaskGenericCreate+0x1a0>)
   81484:	4798      	blx	r3
   81486:	bf00      	nop
   81488:	e7fd      	b.n	81486 <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   8148a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8148c:	b103      	cbz	r3, 81490 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   8148e:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   81490:	4b3d      	ldr	r3, [pc, #244]	; (81588 <xTaskGenericCreate+0x1b8>)
   81492:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81494:	4b3d      	ldr	r3, [pc, #244]	; (8158c <xTaskGenericCreate+0x1bc>)
   81496:	681a      	ldr	r2, [r3, #0]
   81498:	3201      	adds	r2, #1
   8149a:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   8149c:	4b3c      	ldr	r3, [pc, #240]	; (81590 <xTaskGenericCreate+0x1c0>)
   8149e:	681b      	ldr	r3, [r3, #0]
   814a0:	bb2b      	cbnz	r3, 814ee <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   814a2:	4b3b      	ldr	r3, [pc, #236]	; (81590 <xTaskGenericCreate+0x1c0>)
   814a4:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   814a6:	4b39      	ldr	r3, [pc, #228]	; (8158c <xTaskGenericCreate+0x1bc>)
   814a8:	681b      	ldr	r3, [r3, #0]
   814aa:	2b01      	cmp	r3, #1
   814ac:	d129      	bne.n	81502 <xTaskGenericCreate+0x132>
   814ae:	4e39      	ldr	r6, [pc, #228]	; (81594 <xTaskGenericCreate+0x1c4>)
   814b0:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   814b4:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81598 <xTaskGenericCreate+0x1c8>
   814b8:	4630      	mov	r0, r6
   814ba:	47c0      	blx	r8
   814bc:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   814be:	454e      	cmp	r6, r9
   814c0:	d1fa      	bne.n	814b8 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   814c2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 815d0 <xTaskGenericCreate+0x200>
   814c6:	4648      	mov	r0, r9
   814c8:	4e33      	ldr	r6, [pc, #204]	; (81598 <xTaskGenericCreate+0x1c8>)
   814ca:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   814cc:	f8df 8104 	ldr.w	r8, [pc, #260]	; 815d4 <xTaskGenericCreate+0x204>
   814d0:	4640      	mov	r0, r8
   814d2:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   814d4:	4831      	ldr	r0, [pc, #196]	; (8159c <xTaskGenericCreate+0x1cc>)
   814d6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   814d8:	4831      	ldr	r0, [pc, #196]	; (815a0 <xTaskGenericCreate+0x1d0>)
   814da:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   814dc:	4831      	ldr	r0, [pc, #196]	; (815a4 <xTaskGenericCreate+0x1d4>)
   814de:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   814e0:	4b31      	ldr	r3, [pc, #196]	; (815a8 <xTaskGenericCreate+0x1d8>)
   814e2:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   814e6:	4b31      	ldr	r3, [pc, #196]	; (815ac <xTaskGenericCreate+0x1dc>)
   814e8:	f8c3 8000 	str.w	r8, [r3]
   814ec:	e009      	b.n	81502 <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   814ee:	4b30      	ldr	r3, [pc, #192]	; (815b0 <xTaskGenericCreate+0x1e0>)
   814f0:	681b      	ldr	r3, [r3, #0]
   814f2:	b933      	cbnz	r3, 81502 <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   814f4:	4b26      	ldr	r3, [pc, #152]	; (81590 <xTaskGenericCreate+0x1c0>)
   814f6:	681b      	ldr	r3, [r3, #0]
   814f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   814fa:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   814fc:	bf24      	itt	cs
   814fe:	4b24      	ldrcs	r3, [pc, #144]	; (81590 <xTaskGenericCreate+0x1c0>)
   81500:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81502:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81504:	4a2b      	ldr	r2, [pc, #172]	; (815b4 <xTaskGenericCreate+0x1e4>)
   81506:	6812      	ldr	r2, [r2, #0]
   81508:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8150a:	bf84      	itt	hi
   8150c:	4a29      	ldrhi	r2, [pc, #164]	; (815b4 <xTaskGenericCreate+0x1e4>)
   8150e:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81510:	4a29      	ldr	r2, [pc, #164]	; (815b8 <xTaskGenericCreate+0x1e8>)
   81512:	6811      	ldr	r1, [r2, #0]
   81514:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81516:	3101      	adds	r1, #1
   81518:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   8151a:	4a28      	ldr	r2, [pc, #160]	; (815bc <xTaskGenericCreate+0x1ec>)
   8151c:	6812      	ldr	r2, [r2, #0]
   8151e:	4293      	cmp	r3, r2
   81520:	bf84      	itt	hi
   81522:	4a26      	ldrhi	r2, [pc, #152]	; (815bc <xTaskGenericCreate+0x1ec>)
   81524:	6013      	strhi	r3, [r2, #0]
   81526:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8152a:	481a      	ldr	r0, [pc, #104]	; (81594 <xTaskGenericCreate+0x1c4>)
   8152c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81530:	4639      	mov	r1, r7
   81532:	4b23      	ldr	r3, [pc, #140]	; (815c0 <xTaskGenericCreate+0x1f0>)
   81534:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   81536:	4b23      	ldr	r3, [pc, #140]	; (815c4 <xTaskGenericCreate+0x1f4>)
   81538:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   8153a:	4b1d      	ldr	r3, [pc, #116]	; (815b0 <xTaskGenericCreate+0x1e0>)
   8153c:	681b      	ldr	r3, [r3, #0]
   8153e:	b14b      	cbz	r3, 81554 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81540:	4b13      	ldr	r3, [pc, #76]	; (81590 <xTaskGenericCreate+0x1c0>)
   81542:	681b      	ldr	r3, [r3, #0]
   81544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81546:	429d      	cmp	r5, r3
   81548:	d907      	bls.n	8155a <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   8154a:	4b1f      	ldr	r3, [pc, #124]	; (815c8 <xTaskGenericCreate+0x1f8>)
   8154c:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   8154e:	2001      	movs	r0, #1
   81550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81554:	2001      	movs	r0, #1
   81556:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8155a:	2001      	movs	r0, #1
   8155c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81560:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81564:	4640      	mov	r0, r8
   81566:	e75b      	b.n	81420 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81568:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   8156c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81570:	00080bd1 	.word	0x00080bd1
   81574:	00080d2d 	.word	0x00080d2d
   81578:	00080df1 	.word	0x00080df1
   8157c:	00083a11 	.word	0x00083a11
   81580:	00083cc9 	.word	0x00083cc9
   81584:	00080b85 	.word	0x00080b85
   81588:	00080be1 	.word	0x00080be1
   8158c:	20078ab8 	.word	0x20078ab8
   81590:	20078a78 	.word	0x20078a78
   81594:	200789ac 	.word	0x200789ac
   81598:	00080ac9 	.word	0x00080ac9
   8159c:	20078a7c 	.word	0x20078a7c
   815a0:	20078980 	.word	0x20078980
   815a4:	20078960 	.word	0x20078960
   815a8:	20078974 	.word	0x20078974
   815ac:	20078a98 	.word	0x20078a98
   815b0:	20078978 	.word	0x20078978
   815b4:	20078abc 	.word	0x20078abc
   815b8:	20078a9c 	.word	0x20078a9c
   815bc:	200789a8 	.word	0x200789a8
   815c0:	00080ae9 	.word	0x00080ae9
   815c4:	00080c01 	.word	0x00080c01
   815c8:	00080bc1 	.word	0x00080bc1
   815cc:	00080ae1 	.word	0x00080ae1
   815d0:	20078aa0 	.word	0x20078aa0
   815d4:	20078994 	.word	0x20078994

000815d8 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   815d8:	b510      	push	{r4, lr}
   815da:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   815dc:	2300      	movs	r3, #0
   815de:	9300      	str	r3, [sp, #0]
   815e0:	9301      	str	r3, [sp, #4]
   815e2:	9302      	str	r3, [sp, #8]
   815e4:	9303      	str	r3, [sp, #12]
   815e6:	480f      	ldr	r0, [pc, #60]	; (81624 <vTaskStartScheduler+0x4c>)
   815e8:	490f      	ldr	r1, [pc, #60]	; (81628 <vTaskStartScheduler+0x50>)
   815ea:	f44f 7280 	mov.w	r2, #256	; 0x100
   815ee:	4c0f      	ldr	r4, [pc, #60]	; (8162c <vTaskStartScheduler+0x54>)
   815f0:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   815f2:	2801      	cmp	r0, #1
   815f4:	d10e      	bne.n	81614 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   815f6:	4b0e      	ldr	r3, [pc, #56]	; (81630 <vTaskStartScheduler+0x58>)
   815f8:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   815fa:	2801      	cmp	r0, #1
   815fc:	d10a      	bne.n	81614 <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   815fe:	4b0d      	ldr	r3, [pc, #52]	; (81634 <vTaskStartScheduler+0x5c>)
   81600:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81602:	2201      	movs	r2, #1
   81604:	4b0c      	ldr	r3, [pc, #48]	; (81638 <vTaskStartScheduler+0x60>)
   81606:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81608:	2200      	movs	r2, #0
   8160a:	4b0c      	ldr	r3, [pc, #48]	; (8163c <vTaskStartScheduler+0x64>)
   8160c:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8160e:	4b0c      	ldr	r3, [pc, #48]	; (81640 <vTaskStartScheduler+0x68>)
   81610:	4798      	blx	r3
   81612:	e004      	b.n	8161e <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81614:	b918      	cbnz	r0, 8161e <vTaskStartScheduler+0x46>
   81616:	4b07      	ldr	r3, [pc, #28]	; (81634 <vTaskStartScheduler+0x5c>)
   81618:	4798      	blx	r3
   8161a:	bf00      	nop
   8161c:	e7fd      	b.n	8161a <vTaskStartScheduler+0x42>
}
   8161e:	b004      	add	sp, #16
   81620:	bd10      	pop	{r4, pc}
   81622:	bf00      	nop
   81624:	0008198d 	.word	0x0008198d
   81628:	00089fdc 	.word	0x00089fdc
   8162c:	000813d1 	.word	0x000813d1
   81630:	00081e35 	.word	0x00081e35
   81634:	00080bd1 	.word	0x00080bd1
   81638:	20078978 	.word	0x20078978
   8163c:	20078a94 	.word	0x20078a94
   81640:	00080c9d 	.word	0x00080c9d

00081644 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81644:	4b02      	ldr	r3, [pc, #8]	; (81650 <vTaskSuspendAll+0xc>)
   81646:	681a      	ldr	r2, [r3, #0]
   81648:	3201      	adds	r2, #1
   8164a:	601a      	str	r2, [r3, #0]
   8164c:	4770      	bx	lr
   8164e:	bf00      	nop
   81650:	20078a74 	.word	0x20078a74

00081654 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81654:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81656:	4b04      	ldr	r3, [pc, #16]	; (81668 <xTaskGetTickCount+0x14>)
   81658:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8165a:	4b04      	ldr	r3, [pc, #16]	; (8166c <xTaskGetTickCount+0x18>)
   8165c:	881c      	ldrh	r4, [r3, #0]
   8165e:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81660:	4b03      	ldr	r3, [pc, #12]	; (81670 <xTaskGetTickCount+0x1c>)
   81662:	4798      	blx	r3

	return xTicks;
}
   81664:	4620      	mov	r0, r4
   81666:	bd10      	pop	{r4, pc}
   81668:	00080be1 	.word	0x00080be1
   8166c:	20078a94 	.word	0x20078a94
   81670:	00080c01 	.word	0x00080c01

00081674 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81678:	4b3d      	ldr	r3, [pc, #244]	; (81770 <vTaskIncrementTick+0xfc>)
   8167a:	681b      	ldr	r3, [r3, #0]
   8167c:	2b00      	cmp	r3, #0
   8167e:	d171      	bne.n	81764 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81680:	4b3c      	ldr	r3, [pc, #240]	; (81774 <vTaskIncrementTick+0x100>)
   81682:	881a      	ldrh	r2, [r3, #0]
   81684:	3201      	adds	r2, #1
   81686:	b292      	uxth	r2, r2
   81688:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8168a:	881b      	ldrh	r3, [r3, #0]
   8168c:	b29b      	uxth	r3, r3
   8168e:	bb03      	cbnz	r3, 816d2 <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81690:	4b39      	ldr	r3, [pc, #228]	; (81778 <vTaskIncrementTick+0x104>)
   81692:	681b      	ldr	r3, [r3, #0]
   81694:	681b      	ldr	r3, [r3, #0]
   81696:	b11b      	cbz	r3, 816a0 <vTaskIncrementTick+0x2c>
   81698:	4b38      	ldr	r3, [pc, #224]	; (8177c <vTaskIncrementTick+0x108>)
   8169a:	4798      	blx	r3
   8169c:	bf00      	nop
   8169e:	e7fd      	b.n	8169c <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   816a0:	4b35      	ldr	r3, [pc, #212]	; (81778 <vTaskIncrementTick+0x104>)
   816a2:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   816a4:	4a36      	ldr	r2, [pc, #216]	; (81780 <vTaskIncrementTick+0x10c>)
   816a6:	6810      	ldr	r0, [r2, #0]
   816a8:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   816aa:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   816ac:	4a35      	ldr	r2, [pc, #212]	; (81784 <vTaskIncrementTick+0x110>)
   816ae:	6811      	ldr	r1, [r2, #0]
   816b0:	3101      	adds	r1, #1
   816b2:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   816b4:	681b      	ldr	r3, [r3, #0]
   816b6:	681b      	ldr	r3, [r3, #0]
   816b8:	b923      	cbnz	r3, 816c4 <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   816ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
   816be:	4b32      	ldr	r3, [pc, #200]	; (81788 <vTaskIncrementTick+0x114>)
   816c0:	801a      	strh	r2, [r3, #0]
   816c2:	e006      	b.n	816d2 <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   816c4:	4b2c      	ldr	r3, [pc, #176]	; (81778 <vTaskIncrementTick+0x104>)
   816c6:	681b      	ldr	r3, [r3, #0]
   816c8:	68db      	ldr	r3, [r3, #12]
   816ca:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   816cc:	889a      	ldrh	r2, [r3, #4]
   816ce:	4b2e      	ldr	r3, [pc, #184]	; (81788 <vTaskIncrementTick+0x114>)
   816d0:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   816d2:	4b28      	ldr	r3, [pc, #160]	; (81774 <vTaskIncrementTick+0x100>)
   816d4:	881a      	ldrh	r2, [r3, #0]
   816d6:	b292      	uxth	r2, r2
   816d8:	4b2b      	ldr	r3, [pc, #172]	; (81788 <vTaskIncrementTick+0x114>)
   816da:	881b      	ldrh	r3, [r3, #0]
   816dc:	b29b      	uxth	r3, r3
   816de:	429a      	cmp	r2, r3
   816e0:	d344      	bcc.n	8176c <vTaskIncrementTick+0xf8>
   816e2:	4b25      	ldr	r3, [pc, #148]	; (81778 <vTaskIncrementTick+0x104>)
   816e4:	681b      	ldr	r3, [r3, #0]
   816e6:	681b      	ldr	r3, [r3, #0]
   816e8:	b153      	cbz	r3, 81700 <vTaskIncrementTick+0x8c>
   816ea:	4b23      	ldr	r3, [pc, #140]	; (81778 <vTaskIncrementTick+0x104>)
   816ec:	681b      	ldr	r3, [r3, #0]
   816ee:	68db      	ldr	r3, [r3, #12]
   816f0:	68dc      	ldr	r4, [r3, #12]
   816f2:	88a3      	ldrh	r3, [r4, #4]
   816f4:	4a1f      	ldr	r2, [pc, #124]	; (81774 <vTaskIncrementTick+0x100>)
   816f6:	8812      	ldrh	r2, [r2, #0]
   816f8:	b292      	uxth	r2, r2
   816fa:	4293      	cmp	r3, r2
   816fc:	d914      	bls.n	81728 <vTaskIncrementTick+0xb4>
   816fe:	e00f      	b.n	81720 <vTaskIncrementTick+0xac>
   81700:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81704:	4b20      	ldr	r3, [pc, #128]	; (81788 <vTaskIncrementTick+0x114>)
   81706:	801a      	strh	r2, [r3, #0]
   81708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8170c:	4b1a      	ldr	r3, [pc, #104]	; (81778 <vTaskIncrementTick+0x104>)
   8170e:	681b      	ldr	r3, [r3, #0]
   81710:	68db      	ldr	r3, [r3, #12]
   81712:	68dc      	ldr	r4, [r3, #12]
   81714:	88a3      	ldrh	r3, [r4, #4]
   81716:	4a17      	ldr	r2, [pc, #92]	; (81774 <vTaskIncrementTick+0x100>)
   81718:	8812      	ldrh	r2, [r2, #0]
   8171a:	b292      	uxth	r2, r2
   8171c:	4293      	cmp	r3, r2
   8171e:	d907      	bls.n	81730 <vTaskIncrementTick+0xbc>
   81720:	4a19      	ldr	r2, [pc, #100]	; (81788 <vTaskIncrementTick+0x114>)
   81722:	8013      	strh	r3, [r2, #0]
   81724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81728:	4e18      	ldr	r6, [pc, #96]	; (8178c <vTaskIncrementTick+0x118>)
   8172a:	4f19      	ldr	r7, [pc, #100]	; (81790 <vTaskIncrementTick+0x11c>)
   8172c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8179c <vTaskIncrementTick+0x128>
   81730:	1d25      	adds	r5, r4, #4
   81732:	4628      	mov	r0, r5
   81734:	47b0      	blx	r6
   81736:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81738:	b113      	cbz	r3, 81740 <vTaskIncrementTick+0xcc>
   8173a:	f104 0018 	add.w	r0, r4, #24
   8173e:	47b0      	blx	r6
   81740:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81742:	683a      	ldr	r2, [r7, #0]
   81744:	4293      	cmp	r3, r2
   81746:	bf88      	it	hi
   81748:	603b      	strhi	r3, [r7, #0]
   8174a:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   8174e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81752:	4629      	mov	r1, r5
   81754:	4b0f      	ldr	r3, [pc, #60]	; (81794 <vTaskIncrementTick+0x120>)
   81756:	4798      	blx	r3
   81758:	4b07      	ldr	r3, [pc, #28]	; (81778 <vTaskIncrementTick+0x104>)
   8175a:	681b      	ldr	r3, [r3, #0]
   8175c:	681b      	ldr	r3, [r3, #0]
   8175e:	2b00      	cmp	r3, #0
   81760:	d1d4      	bne.n	8170c <vTaskIncrementTick+0x98>
   81762:	e7cd      	b.n	81700 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81764:	4b0c      	ldr	r3, [pc, #48]	; (81798 <vTaskIncrementTick+0x124>)
   81766:	681a      	ldr	r2, [r3, #0]
   81768:	3201      	adds	r2, #1
   8176a:	601a      	str	r2, [r3, #0]
   8176c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81770:	20078a74 	.word	0x20078a74
   81774:	20078a94 	.word	0x20078a94
   81778:	20078974 	.word	0x20078974
   8177c:	00080bd1 	.word	0x00080bd1
   81780:	20078a98 	.word	0x20078a98
   81784:	20078a90 	.word	0x20078a90
   81788:	20070008 	.word	0x20070008
   8178c:	00080b49 	.word	0x00080b49
   81790:	200789a8 	.word	0x200789a8
   81794:	00080ae9 	.word	0x00080ae9
   81798:	2007895c 	.word	0x2007895c
   8179c:	200789ac 	.word	0x200789ac

000817a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   817a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   817a4:	4b31      	ldr	r3, [pc, #196]	; (8186c <xTaskResumeAll+0xcc>)
   817a6:	681b      	ldr	r3, [r3, #0]
   817a8:	b91b      	cbnz	r3, 817b2 <xTaskResumeAll+0x12>
   817aa:	4b31      	ldr	r3, [pc, #196]	; (81870 <xTaskResumeAll+0xd0>)
   817ac:	4798      	blx	r3
   817ae:	bf00      	nop
   817b0:	e7fd      	b.n	817ae <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   817b2:	4b30      	ldr	r3, [pc, #192]	; (81874 <xTaskResumeAll+0xd4>)
   817b4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   817b6:	4b2d      	ldr	r3, [pc, #180]	; (8186c <xTaskResumeAll+0xcc>)
   817b8:	681a      	ldr	r2, [r3, #0]
   817ba:	3a01      	subs	r2, #1
   817bc:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   817be:	681b      	ldr	r3, [r3, #0]
   817c0:	2b00      	cmp	r3, #0
   817c2:	d148      	bne.n	81856 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   817c4:	4b2c      	ldr	r3, [pc, #176]	; (81878 <xTaskResumeAll+0xd8>)
   817c6:	681b      	ldr	r3, [r3, #0]
   817c8:	2b00      	cmp	r3, #0
   817ca:	d046      	beq.n	8185a <xTaskResumeAll+0xba>
   817cc:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   817ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 818a4 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   817d2:	4f2a      	ldr	r7, [pc, #168]	; (8187c <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   817d4:	4e2a      	ldr	r6, [pc, #168]	; (81880 <xTaskResumeAll+0xe0>)
   817d6:	e01d      	b.n	81814 <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   817d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
   817dc:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   817de:	f104 0018 	add.w	r0, r4, #24
   817e2:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   817e4:	f104 0904 	add.w	r9, r4, #4
   817e8:	4648      	mov	r0, r9
   817ea:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   817ec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   817ee:	6832      	ldr	r2, [r6, #0]
   817f0:	4293      	cmp	r3, r2
   817f2:	bf88      	it	hi
   817f4:	6033      	strhi	r3, [r6, #0]
   817f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   817fa:	4822      	ldr	r0, [pc, #136]	; (81884 <xTaskResumeAll+0xe4>)
   817fc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81800:	4649      	mov	r1, r9
   81802:	4b21      	ldr	r3, [pc, #132]	; (81888 <xTaskResumeAll+0xe8>)
   81804:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81806:	4b21      	ldr	r3, [pc, #132]	; (8188c <xTaskResumeAll+0xec>)
   81808:	681b      	ldr	r3, [r3, #0]
   8180a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8180c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8180e:	429a      	cmp	r2, r3
   81810:	bf28      	it	cs
   81812:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81814:	f8d8 3000 	ldr.w	r3, [r8]
   81818:	2b00      	cmp	r3, #0
   8181a:	d1dd      	bne.n	817d8 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8181c:	4b1c      	ldr	r3, [pc, #112]	; (81890 <xTaskResumeAll+0xf0>)
   8181e:	681b      	ldr	r3, [r3, #0]
   81820:	b163      	cbz	r3, 8183c <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81822:	4b1b      	ldr	r3, [pc, #108]	; (81890 <xTaskResumeAll+0xf0>)
   81824:	681b      	ldr	r3, [r3, #0]
   81826:	b17b      	cbz	r3, 81848 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81828:	4d1a      	ldr	r5, [pc, #104]	; (81894 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   8182a:	4c19      	ldr	r4, [pc, #100]	; (81890 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   8182c:	47a8      	blx	r5
						--uxMissedTicks;
   8182e:	6823      	ldr	r3, [r4, #0]
   81830:	3b01      	subs	r3, #1
   81832:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81834:	6823      	ldr	r3, [r4, #0]
   81836:	2b00      	cmp	r3, #0
   81838:	d1f8      	bne.n	8182c <xTaskResumeAll+0x8c>
   8183a:	e005      	b.n	81848 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   8183c:	2d01      	cmp	r5, #1
   8183e:	d003      	beq.n	81848 <xTaskResumeAll+0xa8>
   81840:	4b15      	ldr	r3, [pc, #84]	; (81898 <xTaskResumeAll+0xf8>)
   81842:	681b      	ldr	r3, [r3, #0]
   81844:	2b01      	cmp	r3, #1
   81846:	d10a      	bne.n	8185e <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81848:	2200      	movs	r2, #0
   8184a:	4b13      	ldr	r3, [pc, #76]	; (81898 <xTaskResumeAll+0xf8>)
   8184c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   8184e:	4b13      	ldr	r3, [pc, #76]	; (8189c <xTaskResumeAll+0xfc>)
   81850:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81852:	2401      	movs	r4, #1
   81854:	e004      	b.n	81860 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81856:	2400      	movs	r4, #0
   81858:	e002      	b.n	81860 <xTaskResumeAll+0xc0>
   8185a:	2400      	movs	r4, #0
   8185c:	e000      	b.n	81860 <xTaskResumeAll+0xc0>
   8185e:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81860:	4b0f      	ldr	r3, [pc, #60]	; (818a0 <xTaskResumeAll+0x100>)
   81862:	4798      	blx	r3

	return xAlreadyYielded;
}
   81864:	4620      	mov	r0, r4
   81866:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8186a:	bf00      	nop
   8186c:	20078a74 	.word	0x20078a74
   81870:	00080bd1 	.word	0x00080bd1
   81874:	00080be1 	.word	0x00080be1
   81878:	20078ab8 	.word	0x20078ab8
   8187c:	00080b49 	.word	0x00080b49
   81880:	200789a8 	.word	0x200789a8
   81884:	200789ac 	.word	0x200789ac
   81888:	00080ae9 	.word	0x00080ae9
   8188c:	20078a78 	.word	0x20078a78
   81890:	2007895c 	.word	0x2007895c
   81894:	00081675 	.word	0x00081675
   81898:	20078ab4 	.word	0x20078ab4
   8189c:	00080bc1 	.word	0x00080bc1
   818a0:	00080c01 	.word	0x00080c01
   818a4:	20078a7c 	.word	0x20078a7c

000818a8 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   818a8:	b538      	push	{r3, r4, r5, lr}
   818aa:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   818ac:	4605      	mov	r5, r0
   818ae:	b918      	cbnz	r0, 818b8 <vTaskDelayUntil+0x10>
   818b0:	4b1b      	ldr	r3, [pc, #108]	; (81920 <vTaskDelayUntil+0x78>)
   818b2:	4798      	blx	r3
   818b4:	bf00      	nop
   818b6:	e7fd      	b.n	818b4 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   818b8:	b919      	cbnz	r1, 818c2 <vTaskDelayUntil+0x1a>
   818ba:	4b19      	ldr	r3, [pc, #100]	; (81920 <vTaskDelayUntil+0x78>)
   818bc:	4798      	blx	r3
   818be:	bf00      	nop
   818c0:	e7fd      	b.n	818be <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   818c2:	4b18      	ldr	r3, [pc, #96]	; (81924 <vTaskDelayUntil+0x7c>)
   818c4:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   818c6:	882b      	ldrh	r3, [r5, #0]
   818c8:	441c      	add	r4, r3
   818ca:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   818cc:	4a16      	ldr	r2, [pc, #88]	; (81928 <vTaskDelayUntil+0x80>)
   818ce:	8812      	ldrh	r2, [r2, #0]
   818d0:	b292      	uxth	r2, r2
   818d2:	4293      	cmp	r3, r2
   818d4:	d908      	bls.n	818e8 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   818d6:	42a3      	cmp	r3, r4
   818d8:	d91e      	bls.n	81918 <vTaskDelayUntil+0x70>
   818da:	4b13      	ldr	r3, [pc, #76]	; (81928 <vTaskDelayUntil+0x80>)
   818dc:	881b      	ldrh	r3, [r3, #0]
   818de:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   818e0:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   818e2:	429c      	cmp	r4, r3
   818e4:	d910      	bls.n	81908 <vTaskDelayUntil+0x60>
   818e6:	e007      	b.n	818f8 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   818e8:	42a3      	cmp	r3, r4
   818ea:	d813      	bhi.n	81914 <vTaskDelayUntil+0x6c>
   818ec:	4b0e      	ldr	r3, [pc, #56]	; (81928 <vTaskDelayUntil+0x80>)
   818ee:	881b      	ldrh	r3, [r3, #0]
   818f0:	b29b      	uxth	r3, r3
   818f2:	429c      	cmp	r4, r3
   818f4:	d80e      	bhi.n	81914 <vTaskDelayUntil+0x6c>
   818f6:	e00f      	b.n	81918 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   818f8:	4b0c      	ldr	r3, [pc, #48]	; (8192c <vTaskDelayUntil+0x84>)
   818fa:	6818      	ldr	r0, [r3, #0]
   818fc:	3004      	adds	r0, #4
   818fe:	4b0c      	ldr	r3, [pc, #48]	; (81930 <vTaskDelayUntil+0x88>)
   81900:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81902:	4620      	mov	r0, r4
   81904:	4b0b      	ldr	r3, [pc, #44]	; (81934 <vTaskDelayUntil+0x8c>)
   81906:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81908:	4b0b      	ldr	r3, [pc, #44]	; (81938 <vTaskDelayUntil+0x90>)
   8190a:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8190c:	b930      	cbnz	r0, 8191c <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   8190e:	4b0b      	ldr	r3, [pc, #44]	; (8193c <vTaskDelayUntil+0x94>)
   81910:	4798      	blx	r3
   81912:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81914:	802c      	strh	r4, [r5, #0]
   81916:	e7ef      	b.n	818f8 <vTaskDelayUntil+0x50>
   81918:	802c      	strh	r4, [r5, #0]
   8191a:	e7f5      	b.n	81908 <vTaskDelayUntil+0x60>
   8191c:	bd38      	pop	{r3, r4, r5, pc}
   8191e:	bf00      	nop
   81920:	00080bd1 	.word	0x00080bd1
   81924:	00081645 	.word	0x00081645
   81928:	20078a94 	.word	0x20078a94
   8192c:	20078a78 	.word	0x20078a78
   81930:	00080b49 	.word	0x00080b49
   81934:	00081375 	.word	0x00081375
   81938:	000817a1 	.word	0x000817a1
   8193c:	00080bc1 	.word	0x00080bc1

00081940 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81940:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   81942:	4604      	mov	r4, r0
   81944:	b180      	cbz	r0, 81968 <vTaskDelay+0x28>
		{
			vTaskSuspendAll();
   81946:	4b0a      	ldr	r3, [pc, #40]	; (81970 <vTaskDelay+0x30>)
   81948:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   8194a:	4b0a      	ldr	r3, [pc, #40]	; (81974 <vTaskDelay+0x34>)
   8194c:	881b      	ldrh	r3, [r3, #0]
   8194e:	441c      	add	r4, r3
   81950:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81952:	4b09      	ldr	r3, [pc, #36]	; (81978 <vTaskDelay+0x38>)
   81954:	6818      	ldr	r0, [r3, #0]
   81956:	3004      	adds	r0, #4
   81958:	4b08      	ldr	r3, [pc, #32]	; (8197c <vTaskDelay+0x3c>)
   8195a:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8195c:	4620      	mov	r0, r4
   8195e:	4b08      	ldr	r3, [pc, #32]	; (81980 <vTaskDelay+0x40>)
   81960:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   81962:	4b08      	ldr	r3, [pc, #32]	; (81984 <vTaskDelay+0x44>)
   81964:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81966:	b908      	cbnz	r0, 8196c <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   81968:	4b07      	ldr	r3, [pc, #28]	; (81988 <vTaskDelay+0x48>)
   8196a:	4798      	blx	r3
   8196c:	bd10      	pop	{r4, pc}
   8196e:	bf00      	nop
   81970:	00081645 	.word	0x00081645
   81974:	20078a94 	.word	0x20078a94
   81978:	20078a78 	.word	0x20078a78
   8197c:	00080b49 	.word	0x00080b49
   81980:	00081375 	.word	0x00081375
   81984:	000817a1 	.word	0x000817a1
   81988:	00080bc1 	.word	0x00080bc1

0008198c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   8198c:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8198e:	4d15      	ldr	r5, [pc, #84]	; (819e4 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81990:	4e15      	ldr	r6, [pc, #84]	; (819e8 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81992:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81a0c <prvIdleTask+0x80>
   81996:	e01c      	b.n	819d2 <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81998:	4b14      	ldr	r3, [pc, #80]	; (819ec <prvIdleTask+0x60>)
   8199a:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   8199c:	4b14      	ldr	r3, [pc, #80]	; (819f0 <prvIdleTask+0x64>)
   8199e:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   819a0:	4b14      	ldr	r3, [pc, #80]	; (819f4 <prvIdleTask+0x68>)
   819a2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   819a4:	b1ac      	cbz	r4, 819d2 <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   819a6:	4b14      	ldr	r3, [pc, #80]	; (819f8 <prvIdleTask+0x6c>)
   819a8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   819aa:	4b11      	ldr	r3, [pc, #68]	; (819f0 <prvIdleTask+0x64>)
   819ac:	68db      	ldr	r3, [r3, #12]
   819ae:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   819b0:	1d20      	adds	r0, r4, #4
   819b2:	4b12      	ldr	r3, [pc, #72]	; (819fc <prvIdleTask+0x70>)
   819b4:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   819b6:	4b12      	ldr	r3, [pc, #72]	; (81a00 <prvIdleTask+0x74>)
   819b8:	681a      	ldr	r2, [r3, #0]
   819ba:	3a01      	subs	r2, #1
   819bc:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   819be:	682b      	ldr	r3, [r5, #0]
   819c0:	3b01      	subs	r3, #1
   819c2:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   819c4:	4b0f      	ldr	r3, [pc, #60]	; (81a04 <prvIdleTask+0x78>)
   819c6:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   819c8:	6b20      	ldr	r0, [r4, #48]	; 0x30
   819ca:	4f0f      	ldr	r7, [pc, #60]	; (81a08 <prvIdleTask+0x7c>)
   819cc:	47b8      	blx	r7
		vPortFree( pxTCB );
   819ce:	4620      	mov	r0, r4
   819d0:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   819d2:	682b      	ldr	r3, [r5, #0]
   819d4:	2b00      	cmp	r3, #0
   819d6:	d1df      	bne.n	81998 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   819d8:	6833      	ldr	r3, [r6, #0]
   819da:	2b01      	cmp	r3, #1
   819dc:	d9f9      	bls.n	819d2 <prvIdleTask+0x46>
			{
				taskYIELD();
   819de:	47c0      	blx	r8
   819e0:	e7f7      	b.n	819d2 <prvIdleTask+0x46>
   819e2:	bf00      	nop
   819e4:	2007897c 	.word	0x2007897c
   819e8:	200789ac 	.word	0x200789ac
   819ec:	00081645 	.word	0x00081645
   819f0:	20078980 	.word	0x20078980
   819f4:	000817a1 	.word	0x000817a1
   819f8:	00080be1 	.word	0x00080be1
   819fc:	00080b49 	.word	0x00080b49
   81a00:	20078ab8 	.word	0x20078ab8
   81a04:	00080c01 	.word	0x00080c01
   81a08:	00080df1 	.word	0x00080df1
   81a0c:	00080bc1 	.word	0x00080bc1

00081a10 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81a10:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81a12:	4b1d      	ldr	r3, [pc, #116]	; (81a88 <vTaskSwitchContext+0x78>)
   81a14:	681b      	ldr	r3, [r3, #0]
   81a16:	b95b      	cbnz	r3, 81a30 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81a18:	4b1c      	ldr	r3, [pc, #112]	; (81a8c <vTaskSwitchContext+0x7c>)
   81a1a:	681b      	ldr	r3, [r3, #0]
   81a1c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a20:	009b      	lsls	r3, r3, #2
   81a22:	4a1b      	ldr	r2, [pc, #108]	; (81a90 <vTaskSwitchContext+0x80>)
   81a24:	58d3      	ldr	r3, [r2, r3]
   81a26:	b9cb      	cbnz	r3, 81a5c <vTaskSwitchContext+0x4c>
   81a28:	4b18      	ldr	r3, [pc, #96]	; (81a8c <vTaskSwitchContext+0x7c>)
   81a2a:	681b      	ldr	r3, [r3, #0]
   81a2c:	b953      	cbnz	r3, 81a44 <vTaskSwitchContext+0x34>
   81a2e:	e005      	b.n	81a3c <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81a30:	2201      	movs	r2, #1
   81a32:	4b18      	ldr	r3, [pc, #96]	; (81a94 <vTaskSwitchContext+0x84>)
   81a34:	601a      	str	r2, [r3, #0]
   81a36:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81a38:	681a      	ldr	r2, [r3, #0]
   81a3a:	b92a      	cbnz	r2, 81a48 <vTaskSwitchContext+0x38>
   81a3c:	4b16      	ldr	r3, [pc, #88]	; (81a98 <vTaskSwitchContext+0x88>)
   81a3e:	4798      	blx	r3
   81a40:	bf00      	nop
   81a42:	e7fd      	b.n	81a40 <vTaskSwitchContext+0x30>
   81a44:	4b11      	ldr	r3, [pc, #68]	; (81a8c <vTaskSwitchContext+0x7c>)
   81a46:	4912      	ldr	r1, [pc, #72]	; (81a90 <vTaskSwitchContext+0x80>)
   81a48:	681a      	ldr	r2, [r3, #0]
   81a4a:	3a01      	subs	r2, #1
   81a4c:	601a      	str	r2, [r3, #0]
   81a4e:	681a      	ldr	r2, [r3, #0]
   81a50:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81a54:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81a58:	2a00      	cmp	r2, #0
   81a5a:	d0ed      	beq.n	81a38 <vTaskSwitchContext+0x28>
   81a5c:	4b0b      	ldr	r3, [pc, #44]	; (81a8c <vTaskSwitchContext+0x7c>)
   81a5e:	681b      	ldr	r3, [r3, #0]
   81a60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a64:	4a0a      	ldr	r2, [pc, #40]	; (81a90 <vTaskSwitchContext+0x80>)
   81a66:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81a6a:	685a      	ldr	r2, [r3, #4]
   81a6c:	6852      	ldr	r2, [r2, #4]
   81a6e:	605a      	str	r2, [r3, #4]
   81a70:	f103 0108 	add.w	r1, r3, #8
   81a74:	428a      	cmp	r2, r1
   81a76:	bf04      	itt	eq
   81a78:	6852      	ldreq	r2, [r2, #4]
   81a7a:	605a      	streq	r2, [r3, #4]
   81a7c:	685b      	ldr	r3, [r3, #4]
   81a7e:	68da      	ldr	r2, [r3, #12]
   81a80:	4b06      	ldr	r3, [pc, #24]	; (81a9c <vTaskSwitchContext+0x8c>)
   81a82:	601a      	str	r2, [r3, #0]
   81a84:	bd08      	pop	{r3, pc}
   81a86:	bf00      	nop
   81a88:	20078a74 	.word	0x20078a74
   81a8c:	200789a8 	.word	0x200789a8
   81a90:	200789ac 	.word	0x200789ac
   81a94:	20078ab4 	.word	0x20078ab4
   81a98:	00080bd1 	.word	0x00080bd1
   81a9c:	20078a78 	.word	0x20078a78

00081aa0 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81aa0:	b538      	push	{r3, r4, r5, lr}
   81aa2:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81aa4:	b918      	cbnz	r0, 81aae <vTaskPlaceOnEventList+0xe>
   81aa6:	4b0f      	ldr	r3, [pc, #60]	; (81ae4 <vTaskPlaceOnEventList+0x44>)
   81aa8:	4798      	blx	r3
   81aaa:	bf00      	nop
   81aac:	e7fd      	b.n	81aaa <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81aae:	4d0e      	ldr	r5, [pc, #56]	; (81ae8 <vTaskPlaceOnEventList+0x48>)
   81ab0:	6829      	ldr	r1, [r5, #0]
   81ab2:	3118      	adds	r1, #24
   81ab4:	4b0d      	ldr	r3, [pc, #52]	; (81aec <vTaskPlaceOnEventList+0x4c>)
   81ab6:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81ab8:	6828      	ldr	r0, [r5, #0]
   81aba:	3004      	adds	r0, #4
   81abc:	4b0c      	ldr	r3, [pc, #48]	; (81af0 <vTaskPlaceOnEventList+0x50>)
   81abe:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81ac4:	429c      	cmp	r4, r3
   81ac6:	d105      	bne.n	81ad4 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81ac8:	6829      	ldr	r1, [r5, #0]
   81aca:	480a      	ldr	r0, [pc, #40]	; (81af4 <vTaskPlaceOnEventList+0x54>)
   81acc:	3104      	adds	r1, #4
   81ace:	4b0a      	ldr	r3, [pc, #40]	; (81af8 <vTaskPlaceOnEventList+0x58>)
   81ad0:	4798      	blx	r3
   81ad2:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81ad4:	4b09      	ldr	r3, [pc, #36]	; (81afc <vTaskPlaceOnEventList+0x5c>)
   81ad6:	8818      	ldrh	r0, [r3, #0]
   81ad8:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81ada:	b280      	uxth	r0, r0
   81adc:	4b08      	ldr	r3, [pc, #32]	; (81b00 <vTaskPlaceOnEventList+0x60>)
   81ade:	4798      	blx	r3
   81ae0:	bd38      	pop	{r3, r4, r5, pc}
   81ae2:	bf00      	nop
   81ae4:	00080bd1 	.word	0x00080bd1
   81ae8:	20078a78 	.word	0x20078a78
   81aec:	00080b05 	.word	0x00080b05
   81af0:	00080b49 	.word	0x00080b49
   81af4:	20078960 	.word	0x20078960
   81af8:	00080ae9 	.word	0x00080ae9
   81afc:	20078a94 	.word	0x20078a94
   81b00:	00081375 	.word	0x00081375

00081b04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81b04:	b538      	push	{r3, r4, r5, lr}
   81b06:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81b08:	b918      	cbnz	r0, 81b12 <vTaskPlaceOnEventListRestricted+0xe>
   81b0a:	4b0a      	ldr	r3, [pc, #40]	; (81b34 <vTaskPlaceOnEventListRestricted+0x30>)
   81b0c:	4798      	blx	r3
   81b0e:	bf00      	nop
   81b10:	e7fd      	b.n	81b0e <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81b12:	4c09      	ldr	r4, [pc, #36]	; (81b38 <vTaskPlaceOnEventListRestricted+0x34>)
   81b14:	6821      	ldr	r1, [r4, #0]
   81b16:	3118      	adds	r1, #24
   81b18:	4b08      	ldr	r3, [pc, #32]	; (81b3c <vTaskPlaceOnEventListRestricted+0x38>)
   81b1a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81b1c:	6820      	ldr	r0, [r4, #0]
   81b1e:	3004      	adds	r0, #4
   81b20:	4b07      	ldr	r3, [pc, #28]	; (81b40 <vTaskPlaceOnEventListRestricted+0x3c>)
   81b22:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81b24:	4b07      	ldr	r3, [pc, #28]	; (81b44 <vTaskPlaceOnEventListRestricted+0x40>)
   81b26:	8818      	ldrh	r0, [r3, #0]
   81b28:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81b2a:	b280      	uxth	r0, r0
   81b2c:	4b06      	ldr	r3, [pc, #24]	; (81b48 <vTaskPlaceOnEventListRestricted+0x44>)
   81b2e:	4798      	blx	r3
   81b30:	bd38      	pop	{r3, r4, r5, pc}
   81b32:	bf00      	nop
   81b34:	00080bd1 	.word	0x00080bd1
   81b38:	20078a78 	.word	0x20078a78
   81b3c:	00080ae9 	.word	0x00080ae9
   81b40:	00080b49 	.word	0x00080b49
   81b44:	20078a94 	.word	0x20078a94
   81b48:	00081375 	.word	0x00081375

00081b4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81b4c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81b4e:	68c3      	ldr	r3, [r0, #12]
   81b50:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81b52:	b91c      	cbnz	r4, 81b5c <xTaskRemoveFromEventList+0x10>
   81b54:	4b16      	ldr	r3, [pc, #88]	; (81bb0 <xTaskRemoveFromEventList+0x64>)
   81b56:	4798      	blx	r3
   81b58:	bf00      	nop
   81b5a:	e7fd      	b.n	81b58 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81b5c:	f104 0518 	add.w	r5, r4, #24
   81b60:	4628      	mov	r0, r5
   81b62:	4b14      	ldr	r3, [pc, #80]	; (81bb4 <xTaskRemoveFromEventList+0x68>)
   81b64:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81b66:	4b14      	ldr	r3, [pc, #80]	; (81bb8 <xTaskRemoveFromEventList+0x6c>)
   81b68:	681b      	ldr	r3, [r3, #0]
   81b6a:	b99b      	cbnz	r3, 81b94 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81b6c:	1d25      	adds	r5, r4, #4
   81b6e:	4628      	mov	r0, r5
   81b70:	4b10      	ldr	r3, [pc, #64]	; (81bb4 <xTaskRemoveFromEventList+0x68>)
   81b72:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81b74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81b76:	4a11      	ldr	r2, [pc, #68]	; (81bbc <xTaskRemoveFromEventList+0x70>)
   81b78:	6812      	ldr	r2, [r2, #0]
   81b7a:	4293      	cmp	r3, r2
   81b7c:	bf84      	itt	hi
   81b7e:	4a0f      	ldrhi	r2, [pc, #60]	; (81bbc <xTaskRemoveFromEventList+0x70>)
   81b80:	6013      	strhi	r3, [r2, #0]
   81b82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81b86:	480e      	ldr	r0, [pc, #56]	; (81bc0 <xTaskRemoveFromEventList+0x74>)
   81b88:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81b8c:	4629      	mov	r1, r5
   81b8e:	4b0d      	ldr	r3, [pc, #52]	; (81bc4 <xTaskRemoveFromEventList+0x78>)
   81b90:	4798      	blx	r3
   81b92:	e003      	b.n	81b9c <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81b94:	480c      	ldr	r0, [pc, #48]	; (81bc8 <xTaskRemoveFromEventList+0x7c>)
   81b96:	4629      	mov	r1, r5
   81b98:	4b0a      	ldr	r3, [pc, #40]	; (81bc4 <xTaskRemoveFromEventList+0x78>)
   81b9a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81b9c:	4b0b      	ldr	r3, [pc, #44]	; (81bcc <xTaskRemoveFromEventList+0x80>)
   81b9e:	681b      	ldr	r3, [r3, #0]
   81ba0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81ba4:	4298      	cmp	r0, r3
   81ba6:	bf34      	ite	cc
   81ba8:	2000      	movcc	r0, #0
   81baa:	2001      	movcs	r0, #1
   81bac:	bd38      	pop	{r3, r4, r5, pc}
   81bae:	bf00      	nop
   81bb0:	00080bd1 	.word	0x00080bd1
   81bb4:	00080b49 	.word	0x00080b49
   81bb8:	20078a74 	.word	0x20078a74
   81bbc:	200789a8 	.word	0x200789a8
   81bc0:	200789ac 	.word	0x200789ac
   81bc4:	00080ae9 	.word	0x00080ae9
   81bc8:	20078a7c 	.word	0x20078a7c
   81bcc:	20078a78 	.word	0x20078a78

00081bd0 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81bd0:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81bd2:	b918      	cbnz	r0, 81bdc <vTaskSetTimeOutState+0xc>
   81bd4:	4b05      	ldr	r3, [pc, #20]	; (81bec <vTaskSetTimeOutState+0x1c>)
   81bd6:	4798      	blx	r3
   81bd8:	bf00      	nop
   81bda:	e7fd      	b.n	81bd8 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81bdc:	4a04      	ldr	r2, [pc, #16]	; (81bf0 <vTaskSetTimeOutState+0x20>)
   81bde:	6812      	ldr	r2, [r2, #0]
   81be0:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81be2:	4a04      	ldr	r2, [pc, #16]	; (81bf4 <vTaskSetTimeOutState+0x24>)
   81be4:	8812      	ldrh	r2, [r2, #0]
   81be6:	8082      	strh	r2, [r0, #4]
   81be8:	bd08      	pop	{r3, pc}
   81bea:	bf00      	nop
   81bec:	00080bd1 	.word	0x00080bd1
   81bf0:	20078a90 	.word	0x20078a90
   81bf4:	20078a94 	.word	0x20078a94

00081bf8 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81bf8:	b538      	push	{r3, r4, r5, lr}
   81bfa:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81bfc:	4604      	mov	r4, r0
   81bfe:	b918      	cbnz	r0, 81c08 <xTaskCheckForTimeOut+0x10>
   81c00:	4b1a      	ldr	r3, [pc, #104]	; (81c6c <xTaskCheckForTimeOut+0x74>)
   81c02:	4798      	blx	r3
   81c04:	bf00      	nop
   81c06:	e7fd      	b.n	81c04 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   81c08:	b919      	cbnz	r1, 81c12 <xTaskCheckForTimeOut+0x1a>
   81c0a:	4b18      	ldr	r3, [pc, #96]	; (81c6c <xTaskCheckForTimeOut+0x74>)
   81c0c:	4798      	blx	r3
   81c0e:	bf00      	nop
   81c10:	e7fd      	b.n	81c0e <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81c12:	4b17      	ldr	r3, [pc, #92]	; (81c70 <xTaskCheckForTimeOut+0x78>)
   81c14:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81c16:	882b      	ldrh	r3, [r5, #0]
   81c18:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81c1c:	4293      	cmp	r3, r2
   81c1e:	d01c      	beq.n	81c5a <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81c20:	4a14      	ldr	r2, [pc, #80]	; (81c74 <xTaskCheckForTimeOut+0x7c>)
   81c22:	6811      	ldr	r1, [r2, #0]
   81c24:	6822      	ldr	r2, [r4, #0]
   81c26:	428a      	cmp	r2, r1
   81c28:	d005      	beq.n	81c36 <xTaskCheckForTimeOut+0x3e>
   81c2a:	4a13      	ldr	r2, [pc, #76]	; (81c78 <xTaskCheckForTimeOut+0x80>)
   81c2c:	8812      	ldrh	r2, [r2, #0]
   81c2e:	b292      	uxth	r2, r2
   81c30:	88a1      	ldrh	r1, [r4, #4]
   81c32:	4291      	cmp	r1, r2
   81c34:	d913      	bls.n	81c5e <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81c36:	4a10      	ldr	r2, [pc, #64]	; (81c78 <xTaskCheckForTimeOut+0x80>)
   81c38:	8811      	ldrh	r1, [r2, #0]
   81c3a:	88a2      	ldrh	r2, [r4, #4]
   81c3c:	1a89      	subs	r1, r1, r2
   81c3e:	b289      	uxth	r1, r1
   81c40:	428b      	cmp	r3, r1
   81c42:	d90e      	bls.n	81c62 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81c44:	490c      	ldr	r1, [pc, #48]	; (81c78 <xTaskCheckForTimeOut+0x80>)
   81c46:	8809      	ldrh	r1, [r1, #0]
   81c48:	b289      	uxth	r1, r1
   81c4a:	1a52      	subs	r2, r2, r1
   81c4c:	4413      	add	r3, r2
   81c4e:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81c50:	4620      	mov	r0, r4
   81c52:	4b0a      	ldr	r3, [pc, #40]	; (81c7c <xTaskCheckForTimeOut+0x84>)
   81c54:	4798      	blx	r3
			xReturn = pdFALSE;
   81c56:	2400      	movs	r4, #0
   81c58:	e004      	b.n	81c64 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81c5a:	2400      	movs	r4, #0
   81c5c:	e002      	b.n	81c64 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81c5e:	2401      	movs	r4, #1
   81c60:	e000      	b.n	81c64 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81c62:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81c64:	4b06      	ldr	r3, [pc, #24]	; (81c80 <xTaskCheckForTimeOut+0x88>)
   81c66:	4798      	blx	r3

	return xReturn;
}
   81c68:	4620      	mov	r0, r4
   81c6a:	bd38      	pop	{r3, r4, r5, pc}
   81c6c:	00080bd1 	.word	0x00080bd1
   81c70:	00080be1 	.word	0x00080be1
   81c74:	20078a90 	.word	0x20078a90
   81c78:	20078a94 	.word	0x20078a94
   81c7c:	00081bd1 	.word	0x00081bd1
   81c80:	00080c01 	.word	0x00080c01

00081c84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81c84:	2201      	movs	r2, #1
   81c86:	4b01      	ldr	r3, [pc, #4]	; (81c8c <vTaskMissedYield+0x8>)
   81c88:	601a      	str	r2, [r3, #0]
   81c8a:	4770      	bx	lr
   81c8c:	20078ab4 	.word	0x20078ab4

00081c90 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81c90:	4b01      	ldr	r3, [pc, #4]	; (81c98 <xTaskGetCurrentTaskHandle+0x8>)
   81c92:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81c94:	4770      	bx	lr
   81c96:	bf00      	nop
   81c98:	20078a78 	.word	0x20078a78

00081c9c <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81c9c:	4b05      	ldr	r3, [pc, #20]	; (81cb4 <xTaskGetSchedulerState+0x18>)
   81c9e:	681b      	ldr	r3, [r3, #0]
   81ca0:	b133      	cbz	r3, 81cb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81ca2:	4b05      	ldr	r3, [pc, #20]	; (81cb8 <xTaskGetSchedulerState+0x1c>)
   81ca4:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   81ca6:	2b00      	cmp	r3, #0
   81ca8:	bf14      	ite	ne
   81caa:	2002      	movne	r0, #2
   81cac:	2001      	moveq	r0, #1
   81cae:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81cb0:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81cb2:	4770      	bx	lr
   81cb4:	20078978 	.word	0x20078978
   81cb8:	20078a74 	.word	0x20078a74

00081cbc <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81cbc:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81cbe:	4604      	mov	r4, r0
   81cc0:	2800      	cmp	r0, #0
   81cc2:	d02e      	beq.n	81d22 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81cc4:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81cc6:	4a17      	ldr	r2, [pc, #92]	; (81d24 <vTaskPriorityInherit+0x68>)
   81cc8:	6812      	ldr	r2, [r2, #0]
   81cca:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81ccc:	4293      	cmp	r3, r2
   81cce:	d228      	bcs.n	81d22 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81cd0:	4a14      	ldr	r2, [pc, #80]	; (81d24 <vTaskPriorityInherit+0x68>)
   81cd2:	6812      	ldr	r2, [r2, #0]
   81cd4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81cd6:	f1c2 020a 	rsb	r2, r2, #10
   81cda:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81cdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ce0:	4a11      	ldr	r2, [pc, #68]	; (81d28 <vTaskPriorityInherit+0x6c>)
   81ce2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81ce6:	6942      	ldr	r2, [r0, #20]
   81ce8:	429a      	cmp	r2, r3
   81cea:	d116      	bne.n	81d1a <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81cec:	1d05      	adds	r5, r0, #4
   81cee:	4628      	mov	r0, r5
   81cf0:	4b0e      	ldr	r3, [pc, #56]	; (81d2c <vTaskPriorityInherit+0x70>)
   81cf2:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81cf4:	4b0b      	ldr	r3, [pc, #44]	; (81d24 <vTaskPriorityInherit+0x68>)
   81cf6:	681b      	ldr	r3, [r3, #0]
   81cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81cfa:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81cfc:	4a0c      	ldr	r2, [pc, #48]	; (81d30 <vTaskPriorityInherit+0x74>)
   81cfe:	6812      	ldr	r2, [r2, #0]
   81d00:	4293      	cmp	r3, r2
   81d02:	bf84      	itt	hi
   81d04:	4a0a      	ldrhi	r2, [pc, #40]	; (81d30 <vTaskPriorityInherit+0x74>)
   81d06:	6013      	strhi	r3, [r2, #0]
   81d08:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d0c:	4806      	ldr	r0, [pc, #24]	; (81d28 <vTaskPriorityInherit+0x6c>)
   81d0e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d12:	4629      	mov	r1, r5
   81d14:	4b07      	ldr	r3, [pc, #28]	; (81d34 <vTaskPriorityInherit+0x78>)
   81d16:	4798      	blx	r3
   81d18:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81d1a:	4b02      	ldr	r3, [pc, #8]	; (81d24 <vTaskPriorityInherit+0x68>)
   81d1c:	681b      	ldr	r3, [r3, #0]
   81d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d20:	62c3      	str	r3, [r0, #44]	; 0x2c
   81d22:	bd38      	pop	{r3, r4, r5, pc}
   81d24:	20078a78 	.word	0x20078a78
   81d28:	200789ac 	.word	0x200789ac
   81d2c:	00080b49 	.word	0x00080b49
   81d30:	200789a8 	.word	0x200789a8
   81d34:	00080ae9 	.word	0x00080ae9

00081d38 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81d38:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81d3a:	4604      	mov	r4, r0
   81d3c:	b1d0      	cbz	r0, 81d74 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81d3e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81d40:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   81d42:	429a      	cmp	r2, r3
   81d44:	d016      	beq.n	81d74 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81d46:	1d05      	adds	r5, r0, #4
   81d48:	4628      	mov	r0, r5
   81d4a:	4b0b      	ldr	r3, [pc, #44]	; (81d78 <vTaskPriorityDisinherit+0x40>)
   81d4c:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81d4e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   81d50:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81d52:	f1c3 020a 	rsb	r2, r3, #10
   81d56:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81d58:	4a08      	ldr	r2, [pc, #32]	; (81d7c <vTaskPriorityDisinherit+0x44>)
   81d5a:	6812      	ldr	r2, [r2, #0]
   81d5c:	4293      	cmp	r3, r2
   81d5e:	bf84      	itt	hi
   81d60:	4a06      	ldrhi	r2, [pc, #24]	; (81d7c <vTaskPriorityDisinherit+0x44>)
   81d62:	6013      	strhi	r3, [r2, #0]
   81d64:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d68:	4805      	ldr	r0, [pc, #20]	; (81d80 <vTaskPriorityDisinherit+0x48>)
   81d6a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d6e:	4629      	mov	r1, r5
   81d70:	4b04      	ldr	r3, [pc, #16]	; (81d84 <vTaskPriorityDisinherit+0x4c>)
   81d72:	4798      	blx	r3
   81d74:	bd38      	pop	{r3, r4, r5, pc}
   81d76:	bf00      	nop
   81d78:	00080b49 	.word	0x00080b49
   81d7c:	200789a8 	.word	0x200789a8
   81d80:	200789ac 	.word	0x200789ac
   81d84:	00080ae9 	.word	0x00080ae9

00081d88 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81d88:	b510      	push	{r4, lr}
   81d8a:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81d8c:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81d8e:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81d90:	4291      	cmp	r1, r2
   81d92:	d80b      	bhi.n	81dac <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81d94:	1ad3      	subs	r3, r2, r3
   81d96:	8b01      	ldrh	r1, [r0, #24]
   81d98:	b29b      	uxth	r3, r3
   81d9a:	4299      	cmp	r1, r3
   81d9c:	d911      	bls.n	81dc2 <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81d9e:	4b0b      	ldr	r3, [pc, #44]	; (81dcc <prvInsertTimerInActiveList+0x44>)
   81da0:	6818      	ldr	r0, [r3, #0]
   81da2:	1d21      	adds	r1, r4, #4
   81da4:	4b0a      	ldr	r3, [pc, #40]	; (81dd0 <prvInsertTimerInActiveList+0x48>)
   81da6:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81da8:	2000      	movs	r0, #0
   81daa:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81dac:	429a      	cmp	r2, r3
   81dae:	d201      	bcs.n	81db4 <prvInsertTimerInActiveList+0x2c>
   81db0:	4299      	cmp	r1, r3
   81db2:	d208      	bcs.n	81dc6 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81db4:	4b07      	ldr	r3, [pc, #28]	; (81dd4 <prvInsertTimerInActiveList+0x4c>)
   81db6:	6818      	ldr	r0, [r3, #0]
   81db8:	1d21      	adds	r1, r4, #4
   81dba:	4b05      	ldr	r3, [pc, #20]	; (81dd0 <prvInsertTimerInActiveList+0x48>)
   81dbc:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81dbe:	2000      	movs	r0, #0
   81dc0:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81dc2:	2001      	movs	r0, #1
   81dc4:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81dc6:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81dc8:	bd10      	pop	{r4, pc}
   81dca:	bf00      	nop
   81dcc:	20078af4 	.word	0x20078af4
   81dd0:	00080b05 	.word	0x00080b05
   81dd4:	20078ac0 	.word	0x20078ac0

00081dd8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81dd8:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81dda:	4b0d      	ldr	r3, [pc, #52]	; (81e10 <prvCheckForValidListAndQueue+0x38>)
   81ddc:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81dde:	4b0d      	ldr	r3, [pc, #52]	; (81e14 <prvCheckForValidListAndQueue+0x3c>)
   81de0:	681b      	ldr	r3, [r3, #0]
   81de2:	b98b      	cbnz	r3, 81e08 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81de4:	4d0c      	ldr	r5, [pc, #48]	; (81e18 <prvCheckForValidListAndQueue+0x40>)
   81de6:	4628      	mov	r0, r5
   81de8:	4e0c      	ldr	r6, [pc, #48]	; (81e1c <prvCheckForValidListAndQueue+0x44>)
   81dea:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81dec:	4c0c      	ldr	r4, [pc, #48]	; (81e20 <prvCheckForValidListAndQueue+0x48>)
   81dee:	4620      	mov	r0, r4
   81df0:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81df2:	4b0c      	ldr	r3, [pc, #48]	; (81e24 <prvCheckForValidListAndQueue+0x4c>)
   81df4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81df6:	4b0c      	ldr	r3, [pc, #48]	; (81e28 <prvCheckForValidListAndQueue+0x50>)
   81df8:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81dfa:	2005      	movs	r0, #5
   81dfc:	210c      	movs	r1, #12
   81dfe:	2200      	movs	r2, #0
   81e00:	4b0a      	ldr	r3, [pc, #40]	; (81e2c <prvCheckForValidListAndQueue+0x54>)
   81e02:	4798      	blx	r3
   81e04:	4b03      	ldr	r3, [pc, #12]	; (81e14 <prvCheckForValidListAndQueue+0x3c>)
   81e06:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81e08:	4b09      	ldr	r3, [pc, #36]	; (81e30 <prvCheckForValidListAndQueue+0x58>)
   81e0a:	4798      	blx	r3
   81e0c:	bd70      	pop	{r4, r5, r6, pc}
   81e0e:	bf00      	nop
   81e10:	00080be1 	.word	0x00080be1
   81e14:	20078af0 	.word	0x20078af0
   81e18:	20078ac4 	.word	0x20078ac4
   81e1c:	00080ac9 	.word	0x00080ac9
   81e20:	20078ad8 	.word	0x20078ad8
   81e24:	20078ac0 	.word	0x20078ac0
   81e28:	20078af4 	.word	0x20078af4
   81e2c:	00080fb9 	.word	0x00080fb9
   81e30:	00080c01 	.word	0x00080c01

00081e34 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81e34:	b510      	push	{r4, lr}
   81e36:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81e38:	4b0b      	ldr	r3, [pc, #44]	; (81e68 <xTimerCreateTimerTask+0x34>)
   81e3a:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81e3c:	4b0b      	ldr	r3, [pc, #44]	; (81e6c <xTimerCreateTimerTask+0x38>)
   81e3e:	681b      	ldr	r3, [r3, #0]
   81e40:	b163      	cbz	r3, 81e5c <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81e42:	2309      	movs	r3, #9
   81e44:	9300      	str	r3, [sp, #0]
   81e46:	2300      	movs	r3, #0
   81e48:	9301      	str	r3, [sp, #4]
   81e4a:	9302      	str	r3, [sp, #8]
   81e4c:	9303      	str	r3, [sp, #12]
   81e4e:	4808      	ldr	r0, [pc, #32]	; (81e70 <xTimerCreateTimerTask+0x3c>)
   81e50:	4908      	ldr	r1, [pc, #32]	; (81e74 <xTimerCreateTimerTask+0x40>)
   81e52:	f44f 7200 	mov.w	r2, #512	; 0x200
   81e56:	4c08      	ldr	r4, [pc, #32]	; (81e78 <xTimerCreateTimerTask+0x44>)
   81e58:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81e5a:	b918      	cbnz	r0, 81e64 <xTimerCreateTimerTask+0x30>
   81e5c:	4b07      	ldr	r3, [pc, #28]	; (81e7c <xTimerCreateTimerTask+0x48>)
   81e5e:	4798      	blx	r3
   81e60:	bf00      	nop
   81e62:	e7fd      	b.n	81e60 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81e64:	b004      	add	sp, #16
   81e66:	bd10      	pop	{r4, pc}
   81e68:	00081dd9 	.word	0x00081dd9
   81e6c:	20078af0 	.word	0x20078af0
   81e70:	00081f95 	.word	0x00081f95
   81e74:	00089fe4 	.word	0x00089fe4
   81e78:	000813d1 	.word	0x000813d1
   81e7c:	00080bd1 	.word	0x00080bd1

00081e80 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81e80:	b510      	push	{r4, lr}
   81e82:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81e84:	4c10      	ldr	r4, [pc, #64]	; (81ec8 <xTimerGenericCommand+0x48>)
   81e86:	6824      	ldr	r4, [r4, #0]
   81e88:	b1d4      	cbz	r4, 81ec0 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81e8a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81e8c:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81e90:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81e92:	b973      	cbnz	r3, 81eb2 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81e94:	4b0d      	ldr	r3, [pc, #52]	; (81ecc <xTimerGenericCommand+0x4c>)
   81e96:	4798      	blx	r3
   81e98:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81e9a:	4b0b      	ldr	r3, [pc, #44]	; (81ec8 <xTimerGenericCommand+0x48>)
   81e9c:	6818      	ldr	r0, [r3, #0]
   81e9e:	a901      	add	r1, sp, #4
   81ea0:	bf07      	ittee	eq
   81ea2:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81ea6:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81ea8:	2200      	movne	r2, #0
   81eaa:	4613      	movne	r3, r2
   81eac:	4c08      	ldr	r4, [pc, #32]	; (81ed0 <xTimerGenericCommand+0x50>)
   81eae:	47a0      	blx	r4
   81eb0:	e007      	b.n	81ec2 <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81eb2:	4620      	mov	r0, r4
   81eb4:	a901      	add	r1, sp, #4
   81eb6:	461a      	mov	r2, r3
   81eb8:	2300      	movs	r3, #0
   81eba:	4c06      	ldr	r4, [pc, #24]	; (81ed4 <xTimerGenericCommand+0x54>)
   81ebc:	47a0      	blx	r4
   81ebe:	e000      	b.n	81ec2 <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81ec0:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81ec2:	b004      	add	sp, #16
   81ec4:	bd10      	pop	{r4, pc}
   81ec6:	bf00      	nop
   81ec8:	20078af0 	.word	0x20078af0
   81ecc:	00081c9d 	.word	0x00081c9d
   81ed0:	00081011 	.word	0x00081011
   81ed4:	00081135 	.word	0x00081135

00081ed8 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81edc:	b082      	sub	sp, #8
   81ede:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81ee0:	4b24      	ldr	r3, [pc, #144]	; (81f74 <prvSampleTimeNow+0x9c>)
   81ee2:	4798      	blx	r3
   81ee4:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81ee6:	4b24      	ldr	r3, [pc, #144]	; (81f78 <prvSampleTimeNow+0xa0>)
   81ee8:	881b      	ldrh	r3, [r3, #0]
   81eea:	4283      	cmp	r3, r0
   81eec:	d937      	bls.n	81f5e <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81eee:	4e23      	ldr	r6, [pc, #140]	; (81f7c <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81ef0:	4f23      	ldr	r7, [pc, #140]	; (81f80 <prvSampleTimeNow+0xa8>)
   81ef2:	e027      	b.n	81f44 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ef4:	68da      	ldr	r2, [r3, #12]
   81ef6:	f8b2 a000 	ldrh.w	sl, [r2]
   81efa:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81efe:	68db      	ldr	r3, [r3, #12]
   81f00:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81f02:	1d25      	adds	r5, r4, #4
   81f04:	4628      	mov	r0, r5
   81f06:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81f08:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81f0a:	4620      	mov	r0, r4
   81f0c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81f0e:	69e3      	ldr	r3, [r4, #28]
   81f10:	2b01      	cmp	r3, #1
   81f12:	d117      	bne.n	81f44 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81f14:	8b23      	ldrh	r3, [r4, #24]
   81f16:	4453      	add	r3, sl
   81f18:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   81f1a:	4553      	cmp	r3, sl
   81f1c:	d906      	bls.n	81f2c <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81f1e:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81f20:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81f22:	6830      	ldr	r0, [r6, #0]
   81f24:	4629      	mov	r1, r5
   81f26:	4b17      	ldr	r3, [pc, #92]	; (81f84 <prvSampleTimeNow+0xac>)
   81f28:	4798      	blx	r3
   81f2a:	e00b      	b.n	81f44 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81f2c:	2300      	movs	r3, #0
   81f2e:	9300      	str	r3, [sp, #0]
   81f30:	4620      	mov	r0, r4
   81f32:	4619      	mov	r1, r3
   81f34:	4652      	mov	r2, sl
   81f36:	4c14      	ldr	r4, [pc, #80]	; (81f88 <prvSampleTimeNow+0xb0>)
   81f38:	47a0      	blx	r4
				configASSERT( xResult );
   81f3a:	b918      	cbnz	r0, 81f44 <prvSampleTimeNow+0x6c>
   81f3c:	4b13      	ldr	r3, [pc, #76]	; (81f8c <prvSampleTimeNow+0xb4>)
   81f3e:	4798      	blx	r3
   81f40:	bf00      	nop
   81f42:	e7fd      	b.n	81f40 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81f44:	6833      	ldr	r3, [r6, #0]
   81f46:	681a      	ldr	r2, [r3, #0]
   81f48:	2a00      	cmp	r2, #0
   81f4a:	d1d3      	bne.n	81ef4 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81f4c:	4a10      	ldr	r2, [pc, #64]	; (81f90 <prvSampleTimeNow+0xb8>)
   81f4e:	6811      	ldr	r1, [r2, #0]
   81f50:	480a      	ldr	r0, [pc, #40]	; (81f7c <prvSampleTimeNow+0xa4>)
   81f52:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81f54:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81f56:	2301      	movs	r3, #1
   81f58:	f8c9 3000 	str.w	r3, [r9]
   81f5c:	e002      	b.n	81f64 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81f5e:	2300      	movs	r3, #0
   81f60:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81f64:	4b04      	ldr	r3, [pc, #16]	; (81f78 <prvSampleTimeNow+0xa0>)
   81f66:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   81f6a:	4640      	mov	r0, r8
   81f6c:	b002      	add	sp, #8
   81f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81f72:	bf00      	nop
   81f74:	00081655 	.word	0x00081655
   81f78:	20078aec 	.word	0x20078aec
   81f7c:	20078ac0 	.word	0x20078ac0
   81f80:	00080b49 	.word	0x00080b49
   81f84:	00080b05 	.word	0x00080b05
   81f88:	00081e81 	.word	0x00081e81
   81f8c:	00080bd1 	.word	0x00080bd1
   81f90:	20078af4 	.word	0x20078af4

00081f94 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81f98:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81f9a:	4d51      	ldr	r5, [pc, #324]	; (820e0 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81f9c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82110 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81fa0:	4b50      	ldr	r3, [pc, #320]	; (820e4 <prvTimerTask+0x150>)
   81fa2:	681b      	ldr	r3, [r3, #0]
   81fa4:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81fa6:	2a00      	cmp	r2, #0
   81fa8:	f000 8090 	beq.w	820cc <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81fac:	68db      	ldr	r3, [r3, #12]
   81fae:	881e      	ldrh	r6, [r3, #0]
   81fb0:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81fb2:	4b4d      	ldr	r3, [pc, #308]	; (820e8 <prvTimerTask+0x154>)
   81fb4:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81fb6:	a803      	add	r0, sp, #12
   81fb8:	4b4c      	ldr	r3, [pc, #304]	; (820ec <prvTimerTask+0x158>)
   81fba:	4798      	blx	r3
   81fbc:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81fbe:	9b03      	ldr	r3, [sp, #12]
   81fc0:	2b00      	cmp	r3, #0
   81fc2:	d132      	bne.n	8202a <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81fc4:	4286      	cmp	r6, r0
   81fc6:	d825      	bhi.n	82014 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   81fc8:	4b49      	ldr	r3, [pc, #292]	; (820f0 <prvTimerTask+0x15c>)
   81fca:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81fcc:	4b45      	ldr	r3, [pc, #276]	; (820e4 <prvTimerTask+0x150>)
   81fce:	681b      	ldr	r3, [r3, #0]
   81fd0:	68db      	ldr	r3, [r3, #12]
   81fd2:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81fd4:	1d20      	adds	r0, r4, #4
   81fd6:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81fd8:	69e3      	ldr	r3, [r4, #28]
   81fda:	2b01      	cmp	r3, #1
   81fdc:	d115      	bne.n	8200a <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81fde:	8b21      	ldrh	r1, [r4, #24]
   81fe0:	4431      	add	r1, r6
   81fe2:	4620      	mov	r0, r4
   81fe4:	b289      	uxth	r1, r1
   81fe6:	463a      	mov	r2, r7
   81fe8:	4633      	mov	r3, r6
   81fea:	4f42      	ldr	r7, [pc, #264]	; (820f4 <prvTimerTask+0x160>)
   81fec:	47b8      	blx	r7
   81fee:	2801      	cmp	r0, #1
   81ff0:	d10b      	bne.n	8200a <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81ff2:	2300      	movs	r3, #0
   81ff4:	9300      	str	r3, [sp, #0]
   81ff6:	4620      	mov	r0, r4
   81ff8:	4619      	mov	r1, r3
   81ffa:	4632      	mov	r2, r6
   81ffc:	4e3e      	ldr	r6, [pc, #248]	; (820f8 <prvTimerTask+0x164>)
   81ffe:	47b0      	blx	r6
			configASSERT( xResult );
   82000:	b918      	cbnz	r0, 8200a <prvTimerTask+0x76>
   82002:	4b3e      	ldr	r3, [pc, #248]	; (820fc <prvTimerTask+0x168>)
   82004:	4798      	blx	r3
   82006:	bf00      	nop
   82008:	e7fd      	b.n	82006 <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8200a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8200c:	4620      	mov	r0, r4
   8200e:	4798      	blx	r3
   82010:	e00d      	b.n	8202e <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82012:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82014:	1bf1      	subs	r1, r6, r7
   82016:	6828      	ldr	r0, [r5, #0]
   82018:	b289      	uxth	r1, r1
   8201a:	4b39      	ldr	r3, [pc, #228]	; (82100 <prvTimerTask+0x16c>)
   8201c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8201e:	4b34      	ldr	r3, [pc, #208]	; (820f0 <prvTimerTask+0x15c>)
   82020:	4798      	blx	r3
   82022:	b920      	cbnz	r0, 8202e <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82024:	4b37      	ldr	r3, [pc, #220]	; (82104 <prvTimerTask+0x170>)
   82026:	4798      	blx	r3
   82028:	e001      	b.n	8202e <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   8202a:	4b31      	ldr	r3, [pc, #196]	; (820f0 <prvTimerTask+0x15c>)
   8202c:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8202e:	a802      	add	r0, sp, #8
   82030:	4b2e      	ldr	r3, [pc, #184]	; (820ec <prvTimerTask+0x158>)
   82032:	4798      	blx	r3
   82034:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82036:	4e34      	ldr	r6, [pc, #208]	; (82108 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82038:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 820f4 <prvTimerTask+0x160>
   8203c:	e03e      	b.n	820bc <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   8203e:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82040:	b11c      	cbz	r4, 8204a <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82042:	6961      	ldr	r1, [r4, #20]
   82044:	b109      	cbz	r1, 8204a <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82046:	1d20      	adds	r0, r4, #4
   82048:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8204a:	9903      	ldr	r1, [sp, #12]
   8204c:	2902      	cmp	r1, #2
   8204e:	d023      	beq.n	82098 <prvTimerTask+0x104>
   82050:	2903      	cmp	r1, #3
   82052:	d030      	beq.n	820b6 <prvTimerTask+0x122>
   82054:	2900      	cmp	r1, #0
   82056:	d131      	bne.n	820bc <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82058:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8205c:	8b21      	ldrh	r1, [r4, #24]
   8205e:	4419      	add	r1, r3
   82060:	4620      	mov	r0, r4
   82062:	b289      	uxth	r1, r1
   82064:	463a      	mov	r2, r7
   82066:	47c8      	blx	r9
   82068:	2801      	cmp	r0, #1
   8206a:	d127      	bne.n	820bc <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8206c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8206e:	4620      	mov	r0, r4
   82070:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82072:	69e3      	ldr	r3, [r4, #28]
   82074:	2b01      	cmp	r3, #1
   82076:	d121      	bne.n	820bc <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82078:	8b22      	ldrh	r2, [r4, #24]
   8207a:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8207e:	441a      	add	r2, r3
   82080:	2300      	movs	r3, #0
   82082:	9300      	str	r3, [sp, #0]
   82084:	4620      	mov	r0, r4
   82086:	4619      	mov	r1, r3
   82088:	b292      	uxth	r2, r2
   8208a:	4c1b      	ldr	r4, [pc, #108]	; (820f8 <prvTimerTask+0x164>)
   8208c:	47a0      	blx	r4
						configASSERT( xResult );
   8208e:	b9a8      	cbnz	r0, 820bc <prvTimerTask+0x128>
   82090:	4b1a      	ldr	r3, [pc, #104]	; (820fc <prvTimerTask+0x168>)
   82092:	4798      	blx	r3
   82094:	bf00      	nop
   82096:	e7fd      	b.n	82094 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82098:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8209c:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   8209e:	b91b      	cbnz	r3, 820a8 <prvTimerTask+0x114>
   820a0:	4b16      	ldr	r3, [pc, #88]	; (820fc <prvTimerTask+0x168>)
   820a2:	4798      	blx	r3
   820a4:	bf00      	nop
   820a6:	e7fd      	b.n	820a4 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   820a8:	18f9      	adds	r1, r7, r3
   820aa:	4620      	mov	r0, r4
   820ac:	b289      	uxth	r1, r1
   820ae:	463a      	mov	r2, r7
   820b0:	463b      	mov	r3, r7
   820b2:	47c8      	blx	r9
   820b4:	e002      	b.n	820bc <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   820b6:	4620      	mov	r0, r4
   820b8:	4b14      	ldr	r3, [pc, #80]	; (8210c <prvTimerTask+0x178>)
   820ba:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   820bc:	6828      	ldr	r0, [r5, #0]
   820be:	a903      	add	r1, sp, #12
   820c0:	2200      	movs	r2, #0
   820c2:	4613      	mov	r3, r2
   820c4:	47b0      	blx	r6
   820c6:	2800      	cmp	r0, #0
   820c8:	d1b9      	bne.n	8203e <prvTimerTask+0xaa>
   820ca:	e769      	b.n	81fa0 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   820cc:	4b06      	ldr	r3, [pc, #24]	; (820e8 <prvTimerTask+0x154>)
   820ce:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   820d0:	a803      	add	r0, sp, #12
   820d2:	4b06      	ldr	r3, [pc, #24]	; (820ec <prvTimerTask+0x158>)
   820d4:	4798      	blx	r3
   820d6:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   820d8:	9b03      	ldr	r3, [sp, #12]
   820da:	2b00      	cmp	r3, #0
   820dc:	d099      	beq.n	82012 <prvTimerTask+0x7e>
   820de:	e7a4      	b.n	8202a <prvTimerTask+0x96>
   820e0:	20078af0 	.word	0x20078af0
   820e4:	20078ac0 	.word	0x20078ac0
   820e8:	00081645 	.word	0x00081645
   820ec:	00081ed9 	.word	0x00081ed9
   820f0:	000817a1 	.word	0x000817a1
   820f4:	00081d89 	.word	0x00081d89
   820f8:	00081e81 	.word	0x00081e81
   820fc:	00080bd1 	.word	0x00080bd1
   82100:	00081329 	.word	0x00081329
   82104:	00080bc1 	.word	0x00080bc1
   82108:	000811c5 	.word	0x000811c5
   8210c:	00080df1 	.word	0x00080df1
   82110:	00080b49 	.word	0x00080b49

00082114 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   82114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82118:	460e      	mov	r6, r1
   8211a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8211c:	3801      	subs	r0, #1
   8211e:	2802      	cmp	r0, #2
   82120:	d80f      	bhi.n	82142 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   82122:	b192      	cbz	r2, 8214a <_write+0x36>
   82124:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   82126:	f8df 803c 	ldr.w	r8, [pc, #60]	; 82164 <_write+0x50>
   8212a:	4f0d      	ldr	r7, [pc, #52]	; (82160 <_write+0x4c>)
   8212c:	f8d8 0000 	ldr.w	r0, [r8]
   82130:	5d31      	ldrb	r1, [r6, r4]
   82132:	683b      	ldr	r3, [r7, #0]
   82134:	4798      	blx	r3
   82136:	2800      	cmp	r0, #0
   82138:	db0a      	blt.n	82150 <_write+0x3c>
			return -1;
		}
		++nChars;
   8213a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8213c:	42a5      	cmp	r5, r4
   8213e:	d1f5      	bne.n	8212c <_write+0x18>
   82140:	e00a      	b.n	82158 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   82142:	f04f 30ff 	mov.w	r0, #4294967295
   82146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   8214a:	2000      	movs	r0, #0
   8214c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   82150:	f04f 30ff 	mov.w	r0, #4294967295
   82154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   82158:	4620      	mov	r0, r4
	}
	return nChars;
}
   8215a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8215e:	bf00      	nop
   82160:	20078bcc 	.word	0x20078bcc
   82164:	20078bd0 	.word	0x20078bd0

00082168 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   82168:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8216a:	23ac      	movs	r3, #172	; 0xac
   8216c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8216e:	680a      	ldr	r2, [r1, #0]
   82170:	684b      	ldr	r3, [r1, #4]
   82172:	fbb2 f3f3 	udiv	r3, r2, r3
   82176:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82178:	1e5c      	subs	r4, r3, #1
   8217a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8217e:	4294      	cmp	r4, r2
   82180:	d80a      	bhi.n	82198 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   82182:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   82184:	688b      	ldr	r3, [r1, #8]
   82186:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   82188:	f240 2302 	movw	r3, #514	; 0x202
   8218c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82190:	2350      	movs	r3, #80	; 0x50
   82192:	6003      	str	r3, [r0, #0]

	return 0;
   82194:	2000      	movs	r0, #0
   82196:	e000      	b.n	8219a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   82198:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   8219a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8219e:	4770      	bx	lr

000821a0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   821a0:	6943      	ldr	r3, [r0, #20]
   821a2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   821a6:	bf1a      	itte	ne
   821a8:	61c1      	strne	r1, [r0, #28]
	return 0;
   821aa:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   821ac:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   821ae:	4770      	bx	lr

000821b0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   821b0:	6943      	ldr	r3, [r0, #20]
   821b2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   821b6:	bf1d      	ittte	ne
   821b8:	6983      	ldrne	r3, [r0, #24]
   821ba:	700b      	strbne	r3, [r1, #0]
	return 0;
   821bc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   821be:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   821c0:	4770      	bx	lr
   821c2:	bf00      	nop

000821c4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   821c4:	6943      	ldr	r3, [r0, #20]
   821c6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   821ca:	bf1d      	ittte	ne
   821cc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   821d0:	61c1      	strne	r1, [r0, #28]
	return 0;
   821d2:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   821d4:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   821d6:	4770      	bx	lr

000821d8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   821d8:	6943      	ldr	r3, [r0, #20]
   821da:	f013 0f01 	tst.w	r3, #1
   821de:	d005      	beq.n	821ec <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   821e0:	6983      	ldr	r3, [r0, #24]
   821e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   821e6:	600b      	str	r3, [r1, #0]

	return 0;
   821e8:	2000      	movs	r0, #0
   821ea:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   821ec:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   821ee:	4770      	bx	lr

000821f0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   821f0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   821f2:	480e      	ldr	r0, [pc, #56]	; (8222c <sysclk_init+0x3c>)
   821f4:	4b0e      	ldr	r3, [pc, #56]	; (82230 <sysclk_init+0x40>)
   821f6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   821f8:	2000      	movs	r0, #0
   821fa:	213e      	movs	r1, #62	; 0x3e
   821fc:	4b0d      	ldr	r3, [pc, #52]	; (82234 <sysclk_init+0x44>)
   821fe:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82200:	4c0d      	ldr	r4, [pc, #52]	; (82238 <sysclk_init+0x48>)
   82202:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82204:	2800      	cmp	r0, #0
   82206:	d0fc      	beq.n	82202 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82208:	4b0c      	ldr	r3, [pc, #48]	; (8223c <sysclk_init+0x4c>)
   8220a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8220c:	4a0c      	ldr	r2, [pc, #48]	; (82240 <sysclk_init+0x50>)
   8220e:	4b0d      	ldr	r3, [pc, #52]	; (82244 <sysclk_init+0x54>)
   82210:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   82212:	4c0d      	ldr	r4, [pc, #52]	; (82248 <sysclk_init+0x58>)
   82214:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82216:	2800      	cmp	r0, #0
   82218:	d0fc      	beq.n	82214 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8221a:	2010      	movs	r0, #16
   8221c:	4b0b      	ldr	r3, [pc, #44]	; (8224c <sysclk_init+0x5c>)
   8221e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82220:	4b0b      	ldr	r3, [pc, #44]	; (82250 <sysclk_init+0x60>)
   82222:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82224:	4801      	ldr	r0, [pc, #4]	; (8222c <sysclk_init+0x3c>)
   82226:	4b02      	ldr	r3, [pc, #8]	; (82230 <sysclk_init+0x40>)
   82228:	4798      	blx	r3
   8222a:	bd10      	pop	{r4, pc}
   8222c:	0501bd00 	.word	0x0501bd00
   82230:	00082895 	.word	0x00082895
   82234:	000825e9 	.word	0x000825e9
   82238:	0008263d 	.word	0x0008263d
   8223c:	0008264d 	.word	0x0008264d
   82240:	200d3f01 	.word	0x200d3f01
   82244:	400e0600 	.word	0x400e0600
   82248:	0008265d 	.word	0x0008265d
   8224c:	00082585 	.word	0x00082585
   82250:	00082779 	.word	0x00082779

00082254 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82254:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82256:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8225a:	4b13      	ldr	r3, [pc, #76]	; (822a8 <board_init+0x54>)
   8225c:	605a      	str	r2, [r3, #4]
   8225e:	200b      	movs	r0, #11
   82260:	4c12      	ldr	r4, [pc, #72]	; (822ac <board_init+0x58>)
   82262:	47a0      	blx	r4
   82264:	200c      	movs	r0, #12
   82266:	47a0      	blx	r4
   82268:	200d      	movs	r0, #13
   8226a:	47a0      	blx	r4
   8226c:	200e      	movs	r0, #14
   8226e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82270:	203b      	movs	r0, #59	; 0x3b
   82272:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82276:	4c0e      	ldr	r4, [pc, #56]	; (822b0 <board_init+0x5c>)
   82278:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8227a:	2055      	movs	r0, #85	; 0x55
   8227c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82280:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82282:	2056      	movs	r0, #86	; 0x56
   82284:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82288:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8228a:	2068      	movs	r0, #104	; 0x68
   8228c:	4909      	ldr	r1, [pc, #36]	; (822b4 <board_init+0x60>)
   8228e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82290:	205c      	movs	r0, #92	; 0x5c
   82292:	4909      	ldr	r1, [pc, #36]	; (822b8 <board_init+0x64>)
   82294:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82296:	4809      	ldr	r0, [pc, #36]	; (822bc <board_init+0x68>)
   82298:	f44f 7140 	mov.w	r1, #768	; 0x300
   8229c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   822a0:	4b07      	ldr	r3, [pc, #28]	; (822c0 <board_init+0x6c>)
   822a2:	4798      	blx	r3
   822a4:	bd10      	pop	{r4, pc}
   822a6:	bf00      	nop
   822a8:	400e1a50 	.word	0x400e1a50
   822ac:	0008266d 	.word	0x0008266d
   822b0:	00082369 	.word	0x00082369
   822b4:	28000079 	.word	0x28000079
   822b8:	28000001 	.word	0x28000001
   822bc:	400e0e00 	.word	0x400e0e00
   822c0:	0008243d 	.word	0x0008243d

000822c4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   822c4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   822c6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   822ca:	d016      	beq.n	822fa <pio_set_peripheral+0x36>
   822cc:	d804      	bhi.n	822d8 <pio_set_peripheral+0x14>
   822ce:	b1c1      	cbz	r1, 82302 <pio_set_peripheral+0x3e>
   822d0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   822d4:	d00a      	beq.n	822ec <pio_set_peripheral+0x28>
   822d6:	e013      	b.n	82300 <pio_set_peripheral+0x3c>
   822d8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   822dc:	d011      	beq.n	82302 <pio_set_peripheral+0x3e>
   822de:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   822e2:	d00e      	beq.n	82302 <pio_set_peripheral+0x3e>
   822e4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   822e8:	d10a      	bne.n	82300 <pio_set_peripheral+0x3c>
   822ea:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   822ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   822ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
   822f0:	400b      	ands	r3, r1
   822f2:	ea23 0302 	bic.w	r3, r3, r2
   822f6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   822f8:	e002      	b.n	82300 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   822fa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   822fc:	4313      	orrs	r3, r2
   822fe:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82300:	6042      	str	r2, [r0, #4]
   82302:	4770      	bx	lr

00082304 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82304:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82306:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8230a:	bf14      	ite	ne
   8230c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8230e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82310:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82314:	bf14      	ite	ne
   82316:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82318:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8231a:	f012 0f02 	tst.w	r2, #2
   8231e:	d002      	beq.n	82326 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82320:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82324:	e004      	b.n	82330 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82326:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8232a:	bf18      	it	ne
   8232c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82330:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82332:	6001      	str	r1, [r0, #0]
   82334:	4770      	bx	lr
   82336:	bf00      	nop

00082338 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82338:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8233a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8233c:	9c01      	ldr	r4, [sp, #4]
   8233e:	b10c      	cbz	r4, 82344 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82340:	6641      	str	r1, [r0, #100]	; 0x64
   82342:	e000      	b.n	82346 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82344:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82346:	b10b      	cbz	r3, 8234c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82348:	6501      	str	r1, [r0, #80]	; 0x50
   8234a:	e000      	b.n	8234e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8234c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8234e:	b10a      	cbz	r2, 82354 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82350:	6301      	str	r1, [r0, #48]	; 0x30
   82352:	e000      	b.n	82356 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82354:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82356:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82358:	6001      	str	r1, [r0, #0]
}
   8235a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8235e:	4770      	bx	lr

00082360 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82360:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82362:	4770      	bx	lr

00082364 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82364:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82366:	4770      	bx	lr

00082368 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82368:	b570      	push	{r4, r5, r6, lr}
   8236a:	b082      	sub	sp, #8
   8236c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8236e:	0944      	lsrs	r4, r0, #5
   82370:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82374:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82378:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8237a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8237e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82382:	d030      	beq.n	823e6 <pio_configure_pin+0x7e>
   82384:	d806      	bhi.n	82394 <pio_configure_pin+0x2c>
   82386:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8238a:	d00a      	beq.n	823a2 <pio_configure_pin+0x3a>
   8238c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82390:	d018      	beq.n	823c4 <pio_configure_pin+0x5c>
   82392:	e049      	b.n	82428 <pio_configure_pin+0xc0>
   82394:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82398:	d030      	beq.n	823fc <pio_configure_pin+0x94>
   8239a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8239e:	d02d      	beq.n	823fc <pio_configure_pin+0x94>
   823a0:	e042      	b.n	82428 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   823a2:	f000 001f 	and.w	r0, r0, #31
   823a6:	2401      	movs	r4, #1
   823a8:	4084      	lsls	r4, r0
   823aa:	4630      	mov	r0, r6
   823ac:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   823b0:	4622      	mov	r2, r4
   823b2:	4b1f      	ldr	r3, [pc, #124]	; (82430 <pio_configure_pin+0xc8>)
   823b4:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   823b6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   823ba:	bf14      	ite	ne
   823bc:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   823be:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   823c0:	2001      	movs	r0, #1
   823c2:	e032      	b.n	8242a <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   823c4:	f000 001f 	and.w	r0, r0, #31
   823c8:	2401      	movs	r4, #1
   823ca:	4084      	lsls	r4, r0
   823cc:	4630      	mov	r0, r6
   823ce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   823d2:	4622      	mov	r2, r4
   823d4:	4b16      	ldr	r3, [pc, #88]	; (82430 <pio_configure_pin+0xc8>)
   823d6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   823d8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   823dc:	bf14      	ite	ne
   823de:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   823e0:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   823e2:	2001      	movs	r0, #1
   823e4:	e021      	b.n	8242a <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   823e6:	f000 011f 	and.w	r1, r0, #31
   823ea:	2401      	movs	r4, #1
   823ec:	4630      	mov	r0, r6
   823ee:	fa04 f101 	lsl.w	r1, r4, r1
   823f2:	462a      	mov	r2, r5
   823f4:	4b0f      	ldr	r3, [pc, #60]	; (82434 <pio_configure_pin+0xcc>)
   823f6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   823f8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   823fa:	e016      	b.n	8242a <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   823fc:	f000 011f 	and.w	r1, r0, #31
   82400:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82402:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82406:	ea05 0304 	and.w	r3, r5, r4
   8240a:	9300      	str	r3, [sp, #0]
   8240c:	4630      	mov	r0, r6
   8240e:	fa04 f101 	lsl.w	r1, r4, r1
   82412:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82416:	bf14      	ite	ne
   82418:	2200      	movne	r2, #0
   8241a:	2201      	moveq	r2, #1
   8241c:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82420:	4d05      	ldr	r5, [pc, #20]	; (82438 <pio_configure_pin+0xd0>)
   82422:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   82424:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82426:	e000      	b.n	8242a <pio_configure_pin+0xc2>

	default:
		return 0;
   82428:	2000      	movs	r0, #0
	}

	return 1;
}
   8242a:	b002      	add	sp, #8
   8242c:	bd70      	pop	{r4, r5, r6, pc}
   8242e:	bf00      	nop
   82430:	000822c5 	.word	0x000822c5
   82434:	00082305 	.word	0x00082305
   82438:	00082339 	.word	0x00082339

0008243c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   8243c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8243e:	b083      	sub	sp, #12
   82440:	4607      	mov	r7, r0
   82442:	460e      	mov	r6, r1
   82444:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82446:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8244a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8244e:	d026      	beq.n	8249e <pio_configure_pin_group+0x62>
   82450:	d806      	bhi.n	82460 <pio_configure_pin_group+0x24>
   82452:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82456:	d00a      	beq.n	8246e <pio_configure_pin_group+0x32>
   82458:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8245c:	d013      	beq.n	82486 <pio_configure_pin_group+0x4a>
   8245e:	e034      	b.n	824ca <pio_configure_pin_group+0x8e>
   82460:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82464:	d01f      	beq.n	824a6 <pio_configure_pin_group+0x6a>
   82466:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8246a:	d01c      	beq.n	824a6 <pio_configure_pin_group+0x6a>
   8246c:	e02d      	b.n	824ca <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8246e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82472:	4632      	mov	r2, r6
   82474:	4b16      	ldr	r3, [pc, #88]	; (824d0 <pio_configure_pin_group+0x94>)
   82476:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82478:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8247c:	bf14      	ite	ne
   8247e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82480:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82482:	2001      	movs	r0, #1
   82484:	e022      	b.n	824cc <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82486:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8248a:	4632      	mov	r2, r6
   8248c:	4b10      	ldr	r3, [pc, #64]	; (824d0 <pio_configure_pin_group+0x94>)
   8248e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82490:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82494:	bf14      	ite	ne
   82496:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82498:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8249a:	2001      	movs	r0, #1
   8249c:	e016      	b.n	824cc <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8249e:	4b0d      	ldr	r3, [pc, #52]	; (824d4 <pio_configure_pin_group+0x98>)
   824a0:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   824a2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   824a4:	e012      	b.n	824cc <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   824a6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   824aa:	f005 0301 	and.w	r3, r5, #1
   824ae:	9300      	str	r3, [sp, #0]
   824b0:	4638      	mov	r0, r7
   824b2:	4631      	mov	r1, r6
   824b4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   824b8:	bf14      	ite	ne
   824ba:	2200      	movne	r2, #0
   824bc:	2201      	moveq	r2, #1
   824be:	f3c5 0380 	ubfx	r3, r5, #2, #1
   824c2:	4c05      	ldr	r4, [pc, #20]	; (824d8 <pio_configure_pin_group+0x9c>)
   824c4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   824c6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   824c8:	e000      	b.n	824cc <pio_configure_pin_group+0x90>

	default:
		return 0;
   824ca:	2000      	movs	r0, #0
	}

	return 1;
}
   824cc:	b003      	add	sp, #12
   824ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   824d0:	000822c5 	.word	0x000822c5
   824d4:	00082305 	.word	0x00082305
   824d8:	00082339 	.word	0x00082339

000824dc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   824dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   824e0:	4604      	mov	r4, r0
   824e2:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   824e4:	4b10      	ldr	r3, [pc, #64]	; (82528 <pio_handler_process+0x4c>)
   824e6:	4798      	blx	r3
   824e8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   824ea:	4620      	mov	r0, r4
   824ec:	4b0f      	ldr	r3, [pc, #60]	; (8252c <pio_handler_process+0x50>)
   824ee:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   824f0:	4005      	ands	r5, r0
   824f2:	d017      	beq.n	82524 <pio_handler_process+0x48>
   824f4:	4f0e      	ldr	r7, [pc, #56]	; (82530 <pio_handler_process+0x54>)
   824f6:	f107 040c 	add.w	r4, r7, #12
   824fa:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   824fc:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82500:	42b3      	cmp	r3, r6
   82502:	d10a      	bne.n	8251a <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82504:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82508:	4229      	tst	r1, r5
   8250a:	d006      	beq.n	8251a <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8250c:	6823      	ldr	r3, [r4, #0]
   8250e:	4630      	mov	r0, r6
   82510:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82512:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82516:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   8251a:	42bc      	cmp	r4, r7
   8251c:	d002      	beq.n	82524 <pio_handler_process+0x48>
   8251e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   82520:	2d00      	cmp	r5, #0
   82522:	d1eb      	bne.n	824fc <pio_handler_process+0x20>
   82524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82528:	00082361 	.word	0x00082361
   8252c:	00082365 	.word	0x00082365
   82530:	20078af8 	.word	0x20078af8

00082534 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82534:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82536:	4802      	ldr	r0, [pc, #8]	; (82540 <PIOA_Handler+0xc>)
   82538:	210b      	movs	r1, #11
   8253a:	4b02      	ldr	r3, [pc, #8]	; (82544 <PIOA_Handler+0x10>)
   8253c:	4798      	blx	r3
   8253e:	bd08      	pop	{r3, pc}
   82540:	400e0e00 	.word	0x400e0e00
   82544:	000824dd 	.word	0x000824dd

00082548 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82548:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8254a:	4802      	ldr	r0, [pc, #8]	; (82554 <PIOB_Handler+0xc>)
   8254c:	210c      	movs	r1, #12
   8254e:	4b02      	ldr	r3, [pc, #8]	; (82558 <PIOB_Handler+0x10>)
   82550:	4798      	blx	r3
   82552:	bd08      	pop	{r3, pc}
   82554:	400e1000 	.word	0x400e1000
   82558:	000824dd 	.word	0x000824dd

0008255c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8255c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8255e:	4802      	ldr	r0, [pc, #8]	; (82568 <PIOC_Handler+0xc>)
   82560:	210d      	movs	r1, #13
   82562:	4b02      	ldr	r3, [pc, #8]	; (8256c <PIOC_Handler+0x10>)
   82564:	4798      	blx	r3
   82566:	bd08      	pop	{r3, pc}
   82568:	400e1200 	.word	0x400e1200
   8256c:	000824dd 	.word	0x000824dd

00082570 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82570:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82572:	4802      	ldr	r0, [pc, #8]	; (8257c <PIOD_Handler+0xc>)
   82574:	210e      	movs	r1, #14
   82576:	4b02      	ldr	r3, [pc, #8]	; (82580 <PIOD_Handler+0x10>)
   82578:	4798      	blx	r3
   8257a:	bd08      	pop	{r3, pc}
   8257c:	400e1400 	.word	0x400e1400
   82580:	000824dd 	.word	0x000824dd

00082584 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82584:	4b17      	ldr	r3, [pc, #92]	; (825e4 <pmc_switch_mck_to_pllack+0x60>)
   82586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82588:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8258c:	4310      	orrs	r0, r2
   8258e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82590:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82592:	f013 0f08 	tst.w	r3, #8
   82596:	d109      	bne.n	825ac <pmc_switch_mck_to_pllack+0x28>
   82598:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8259c:	4911      	ldr	r1, [pc, #68]	; (825e4 <pmc_switch_mck_to_pllack+0x60>)
   8259e:	e001      	b.n	825a4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   825a0:	3b01      	subs	r3, #1
   825a2:	d019      	beq.n	825d8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   825a4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   825a6:	f012 0f08 	tst.w	r2, #8
   825aa:	d0f9      	beq.n	825a0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   825ac:	4b0d      	ldr	r3, [pc, #52]	; (825e4 <pmc_switch_mck_to_pllack+0x60>)
   825ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   825b0:	f022 0203 	bic.w	r2, r2, #3
   825b4:	f042 0202 	orr.w	r2, r2, #2
   825b8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   825ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
   825bc:	f010 0008 	ands.w	r0, r0, #8
   825c0:	d10c      	bne.n	825dc <pmc_switch_mck_to_pllack+0x58>
   825c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
   825c6:	4907      	ldr	r1, [pc, #28]	; (825e4 <pmc_switch_mck_to_pllack+0x60>)
   825c8:	e001      	b.n	825ce <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   825ca:	3b01      	subs	r3, #1
   825cc:	d008      	beq.n	825e0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   825ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   825d0:	f012 0f08 	tst.w	r2, #8
   825d4:	d0f9      	beq.n	825ca <pmc_switch_mck_to_pllack+0x46>
   825d6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   825d8:	2001      	movs	r0, #1
   825da:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   825dc:	2000      	movs	r0, #0
   825de:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   825e0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   825e2:	4770      	bx	lr
   825e4:	400e0600 	.word	0x400e0600

000825e8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   825e8:	b138      	cbz	r0, 825fa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   825ea:	4911      	ldr	r1, [pc, #68]	; (82630 <pmc_switch_mainck_to_xtal+0x48>)
   825ec:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   825ee:	4a11      	ldr	r2, [pc, #68]	; (82634 <pmc_switch_mainck_to_xtal+0x4c>)
   825f0:	401a      	ands	r2, r3
   825f2:	4b11      	ldr	r3, [pc, #68]	; (82638 <pmc_switch_mainck_to_xtal+0x50>)
   825f4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   825f6:	620b      	str	r3, [r1, #32]
   825f8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   825fa:	4a0d      	ldr	r2, [pc, #52]	; (82630 <pmc_switch_mainck_to_xtal+0x48>)
   825fc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   825fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82602:	f023 0303 	bic.w	r3, r3, #3
   82606:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8260a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8260e:	0209      	lsls	r1, r1, #8
   82610:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82612:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82614:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82616:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82618:	f013 0f01 	tst.w	r3, #1
   8261c:	d0fb      	beq.n	82616 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8261e:	4a04      	ldr	r2, [pc, #16]	; (82630 <pmc_switch_mainck_to_xtal+0x48>)
   82620:	6a13      	ldr	r3, [r2, #32]
   82622:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82626:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8262a:	6213      	str	r3, [r2, #32]
   8262c:	4770      	bx	lr
   8262e:	bf00      	nop
   82630:	400e0600 	.word	0x400e0600
   82634:	fec8fffc 	.word	0xfec8fffc
   82638:	01370002 	.word	0x01370002

0008263c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8263c:	4b02      	ldr	r3, [pc, #8]	; (82648 <pmc_osc_is_ready_mainck+0xc>)
   8263e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82640:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82644:	4770      	bx	lr
   82646:	bf00      	nop
   82648:	400e0600 	.word	0x400e0600

0008264c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8264c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82650:	4b01      	ldr	r3, [pc, #4]	; (82658 <pmc_disable_pllack+0xc>)
   82652:	629a      	str	r2, [r3, #40]	; 0x28
   82654:	4770      	bx	lr
   82656:	bf00      	nop
   82658:	400e0600 	.word	0x400e0600

0008265c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8265c:	4b02      	ldr	r3, [pc, #8]	; (82668 <pmc_is_locked_pllack+0xc>)
   8265e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82660:	f000 0002 	and.w	r0, r0, #2
   82664:	4770      	bx	lr
   82666:	bf00      	nop
   82668:	400e0600 	.word	0x400e0600

0008266c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8266c:	282c      	cmp	r0, #44	; 0x2c
   8266e:	d820      	bhi.n	826b2 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82670:	281f      	cmp	r0, #31
   82672:	d80d      	bhi.n	82690 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82674:	4b12      	ldr	r3, [pc, #72]	; (826c0 <pmc_enable_periph_clk+0x54>)
   82676:	699a      	ldr	r2, [r3, #24]
   82678:	2301      	movs	r3, #1
   8267a:	4083      	lsls	r3, r0
   8267c:	401a      	ands	r2, r3
   8267e:	4293      	cmp	r3, r2
   82680:	d019      	beq.n	826b6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82682:	2301      	movs	r3, #1
   82684:	fa03 f000 	lsl.w	r0, r3, r0
   82688:	4b0d      	ldr	r3, [pc, #52]	; (826c0 <pmc_enable_periph_clk+0x54>)
   8268a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8268c:	2000      	movs	r0, #0
   8268e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82690:	4b0b      	ldr	r3, [pc, #44]	; (826c0 <pmc_enable_periph_clk+0x54>)
   82692:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP)
	} else {
		ul_id -= 32;
   82696:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82698:	2301      	movs	r3, #1
   8269a:	4083      	lsls	r3, r0
   8269c:	401a      	ands	r2, r3
   8269e:	4293      	cmp	r3, r2
   826a0:	d00b      	beq.n	826ba <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   826a2:	2301      	movs	r3, #1
   826a4:	fa03 f000 	lsl.w	r0, r3, r0
   826a8:	4b05      	ldr	r3, [pc, #20]	; (826c0 <pmc_enable_periph_clk+0x54>)
   826aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   826ae:	2000      	movs	r0, #0
   826b0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   826b2:	2001      	movs	r0, #1
   826b4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   826b6:	2000      	movs	r0, #0
   826b8:	4770      	bx	lr
   826ba:	2000      	movs	r0, #0
}
   826bc:	4770      	bx	lr
   826be:	bf00      	nop
   826c0:	400e0600 	.word	0x400e0600

000826c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   826c4:	e7fe      	b.n	826c4 <Dummy_Handler>
   826c6:	bf00      	nop

000826c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   826c8:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   826ca:	4b1e      	ldr	r3, [pc, #120]	; (82744 <Reset_Handler+0x7c>)
   826cc:	4a1e      	ldr	r2, [pc, #120]	; (82748 <Reset_Handler+0x80>)
   826ce:	429a      	cmp	r2, r3
   826d0:	d003      	beq.n	826da <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   826d2:	4b1e      	ldr	r3, [pc, #120]	; (8274c <Reset_Handler+0x84>)
   826d4:	4a1b      	ldr	r2, [pc, #108]	; (82744 <Reset_Handler+0x7c>)
   826d6:	429a      	cmp	r2, r3
   826d8:	d304      	bcc.n	826e4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   826da:	4b1d      	ldr	r3, [pc, #116]	; (82750 <Reset_Handler+0x88>)
   826dc:	4a1d      	ldr	r2, [pc, #116]	; (82754 <Reset_Handler+0x8c>)
   826de:	429a      	cmp	r2, r3
   826e0:	d30f      	bcc.n	82702 <Reset_Handler+0x3a>
   826e2:	e01a      	b.n	8271a <Reset_Handler+0x52>
   826e4:	4b1c      	ldr	r3, [pc, #112]	; (82758 <Reset_Handler+0x90>)
   826e6:	4c1d      	ldr	r4, [pc, #116]	; (8275c <Reset_Handler+0x94>)
   826e8:	1ae4      	subs	r4, r4, r3
   826ea:	f024 0403 	bic.w	r4, r4, #3
   826ee:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   826f0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   826f2:	4814      	ldr	r0, [pc, #80]	; (82744 <Reset_Handler+0x7c>)
   826f4:	4914      	ldr	r1, [pc, #80]	; (82748 <Reset_Handler+0x80>)
   826f6:	585a      	ldr	r2, [r3, r1]
   826f8:	501a      	str	r2, [r3, r0]
   826fa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   826fc:	42a3      	cmp	r3, r4
   826fe:	d1fa      	bne.n	826f6 <Reset_Handler+0x2e>
   82700:	e7eb      	b.n	826da <Reset_Handler+0x12>
   82702:	4b17      	ldr	r3, [pc, #92]	; (82760 <Reset_Handler+0x98>)
   82704:	4917      	ldr	r1, [pc, #92]	; (82764 <Reset_Handler+0x9c>)
   82706:	1ac9      	subs	r1, r1, r3
   82708:	f021 0103 	bic.w	r1, r1, #3
   8270c:	1d1a      	adds	r2, r3, #4
   8270e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82710:	2200      	movs	r2, #0
   82712:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82716:	428b      	cmp	r3, r1
   82718:	d1fb      	bne.n	82712 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8271a:	4a13      	ldr	r2, [pc, #76]	; (82768 <Reset_Handler+0xa0>)
   8271c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82720:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82724:	4911      	ldr	r1, [pc, #68]	; (8276c <Reset_Handler+0xa4>)
   82726:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82728:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   8272c:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82730:	d203      	bcs.n	8273a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82732:	688a      	ldr	r2, [r1, #8]
   82734:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82738:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8273a:	4b0d      	ldr	r3, [pc, #52]	; (82770 <Reset_Handler+0xa8>)
   8273c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8273e:	4b0d      	ldr	r3, [pc, #52]	; (82774 <Reset_Handler+0xac>)
   82740:	4798      	blx	r3
   82742:	e7fe      	b.n	82742 <Reset_Handler+0x7a>
   82744:	20070000 	.word	0x20070000
   82748:	0008a4a8 	.word	0x0008a4a8
   8274c:	200708d4 	.word	0x200708d4
   82750:	20078bd8 	.word	0x20078bd8
   82754:	200708d8 	.word	0x200708d8
   82758:	20070004 	.word	0x20070004
   8275c:	200708d7 	.word	0x200708d7
   82760:	200708d4 	.word	0x200708d4
   82764:	20078bd3 	.word	0x20078bd3
   82768:	00080000 	.word	0x00080000
   8276c:	e000ed00 	.word	0xe000ed00
   82770:	00083885 	.word	0x00083885
   82774:	0008296d 	.word	0x0008296d

00082778 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82778:	4b3e      	ldr	r3, [pc, #248]	; (82874 <SystemCoreClockUpdate+0xfc>)
   8277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8277c:	f003 0303 	and.w	r3, r3, #3
   82780:	2b03      	cmp	r3, #3
   82782:	d85f      	bhi.n	82844 <SystemCoreClockUpdate+0xcc>
   82784:	e8df f003 	tbb	[pc, r3]
   82788:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8278c:	4b3a      	ldr	r3, [pc, #232]	; (82878 <SystemCoreClockUpdate+0x100>)
   8278e:	695b      	ldr	r3, [r3, #20]
   82790:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82794:	bf14      	ite	ne
   82796:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8279a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8279e:	4b37      	ldr	r3, [pc, #220]	; (8287c <SystemCoreClockUpdate+0x104>)
   827a0:	601a      	str	r2, [r3, #0]
   827a2:	e04f      	b.n	82844 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   827a4:	4b33      	ldr	r3, [pc, #204]	; (82874 <SystemCoreClockUpdate+0xfc>)
   827a6:	6a1b      	ldr	r3, [r3, #32]
   827a8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   827ac:	d003      	beq.n	827b6 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   827ae:	4a34      	ldr	r2, [pc, #208]	; (82880 <SystemCoreClockUpdate+0x108>)
   827b0:	4b32      	ldr	r3, [pc, #200]	; (8287c <SystemCoreClockUpdate+0x104>)
   827b2:	601a      	str	r2, [r3, #0]
   827b4:	e046      	b.n	82844 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   827b6:	4a33      	ldr	r2, [pc, #204]	; (82884 <SystemCoreClockUpdate+0x10c>)
   827b8:	4b30      	ldr	r3, [pc, #192]	; (8287c <SystemCoreClockUpdate+0x104>)
   827ba:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   827bc:	4b2d      	ldr	r3, [pc, #180]	; (82874 <SystemCoreClockUpdate+0xfc>)
   827be:	6a1b      	ldr	r3, [r3, #32]
   827c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   827c4:	2b10      	cmp	r3, #16
   827c6:	d002      	beq.n	827ce <SystemCoreClockUpdate+0x56>
   827c8:	2b20      	cmp	r3, #32
   827ca:	d004      	beq.n	827d6 <SystemCoreClockUpdate+0x5e>
   827cc:	e03a      	b.n	82844 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   827ce:	4a2e      	ldr	r2, [pc, #184]	; (82888 <SystemCoreClockUpdate+0x110>)
   827d0:	4b2a      	ldr	r3, [pc, #168]	; (8287c <SystemCoreClockUpdate+0x104>)
   827d2:	601a      	str	r2, [r3, #0]
				break;
   827d4:	e036      	b.n	82844 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   827d6:	4a2a      	ldr	r2, [pc, #168]	; (82880 <SystemCoreClockUpdate+0x108>)
   827d8:	4b28      	ldr	r3, [pc, #160]	; (8287c <SystemCoreClockUpdate+0x104>)
   827da:	601a      	str	r2, [r3, #0]
				break;
   827dc:	e032      	b.n	82844 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   827de:	4b25      	ldr	r3, [pc, #148]	; (82874 <SystemCoreClockUpdate+0xfc>)
   827e0:	6a1b      	ldr	r3, [r3, #32]
   827e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   827e6:	d003      	beq.n	827f0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   827e8:	4a25      	ldr	r2, [pc, #148]	; (82880 <SystemCoreClockUpdate+0x108>)
   827ea:	4b24      	ldr	r3, [pc, #144]	; (8287c <SystemCoreClockUpdate+0x104>)
   827ec:	601a      	str	r2, [r3, #0]
   827ee:	e012      	b.n	82816 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   827f0:	4a24      	ldr	r2, [pc, #144]	; (82884 <SystemCoreClockUpdate+0x10c>)
   827f2:	4b22      	ldr	r3, [pc, #136]	; (8287c <SystemCoreClockUpdate+0x104>)
   827f4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   827f6:	4b1f      	ldr	r3, [pc, #124]	; (82874 <SystemCoreClockUpdate+0xfc>)
   827f8:	6a1b      	ldr	r3, [r3, #32]
   827fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   827fe:	2b10      	cmp	r3, #16
   82800:	d002      	beq.n	82808 <SystemCoreClockUpdate+0x90>
   82802:	2b20      	cmp	r3, #32
   82804:	d004      	beq.n	82810 <SystemCoreClockUpdate+0x98>
   82806:	e006      	b.n	82816 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82808:	4a1f      	ldr	r2, [pc, #124]	; (82888 <SystemCoreClockUpdate+0x110>)
   8280a:	4b1c      	ldr	r3, [pc, #112]	; (8287c <SystemCoreClockUpdate+0x104>)
   8280c:	601a      	str	r2, [r3, #0]
				break;
   8280e:	e002      	b.n	82816 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82810:	4a1b      	ldr	r2, [pc, #108]	; (82880 <SystemCoreClockUpdate+0x108>)
   82812:	4b1a      	ldr	r3, [pc, #104]	; (8287c <SystemCoreClockUpdate+0x104>)
   82814:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82816:	4b17      	ldr	r3, [pc, #92]	; (82874 <SystemCoreClockUpdate+0xfc>)
   82818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8281a:	f003 0303 	and.w	r3, r3, #3
   8281e:	2b02      	cmp	r3, #2
   82820:	d10d      	bne.n	8283e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82822:	4b14      	ldr	r3, [pc, #80]	; (82874 <SystemCoreClockUpdate+0xfc>)
   82824:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82826:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82828:	4b14      	ldr	r3, [pc, #80]	; (8287c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8282a:	f3c0 400a 	ubfx	r0, r0, #16, #11
   8282e:	681a      	ldr	r2, [r3, #0]
   82830:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82834:	b2c9      	uxtb	r1, r1
   82836:	fbb2 f2f1 	udiv	r2, r2, r1
   8283a:	601a      	str	r2, [r3, #0]
   8283c:	e002      	b.n	82844 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8283e:	4a13      	ldr	r2, [pc, #76]	; (8288c <SystemCoreClockUpdate+0x114>)
   82840:	4b0e      	ldr	r3, [pc, #56]	; (8287c <SystemCoreClockUpdate+0x104>)
   82842:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82844:	4b0b      	ldr	r3, [pc, #44]	; (82874 <SystemCoreClockUpdate+0xfc>)
   82846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82848:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8284c:	2b70      	cmp	r3, #112	; 0x70
   8284e:	d107      	bne.n	82860 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82850:	4b0a      	ldr	r3, [pc, #40]	; (8287c <SystemCoreClockUpdate+0x104>)
   82852:	681a      	ldr	r2, [r3, #0]
   82854:	490e      	ldr	r1, [pc, #56]	; (82890 <SystemCoreClockUpdate+0x118>)
   82856:	fba1 0202 	umull	r0, r2, r1, r2
   8285a:	0852      	lsrs	r2, r2, #1
   8285c:	601a      	str	r2, [r3, #0]
   8285e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82860:	4b04      	ldr	r3, [pc, #16]	; (82874 <SystemCoreClockUpdate+0xfc>)
   82862:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82864:	4b05      	ldr	r3, [pc, #20]	; (8287c <SystemCoreClockUpdate+0x104>)
   82866:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8286a:	681a      	ldr	r2, [r3, #0]
   8286c:	40ca      	lsrs	r2, r1
   8286e:	601a      	str	r2, [r3, #0]
   82870:	4770      	bx	lr
   82872:	bf00      	nop
   82874:	400e0600 	.word	0x400e0600
   82878:	400e1a10 	.word	0x400e1a10
   8287c:	2007000c 	.word	0x2007000c
   82880:	00b71b00 	.word	0x00b71b00
   82884:	003d0900 	.word	0x003d0900
   82888:	007a1200 	.word	0x007a1200
   8288c:	0e4e1c00 	.word	0x0e4e1c00
   82890:	aaaaaaab 	.word	0xaaaaaaab

00082894 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   82894:	4b1b      	ldr	r3, [pc, #108]	; (82904 <system_init_flash+0x70>)
   82896:	4298      	cmp	r0, r3
   82898:	d806      	bhi.n	828a8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   8289a:	2300      	movs	r3, #0
   8289c:	4a1a      	ldr	r2, [pc, #104]	; (82908 <system_init_flash+0x74>)
   8289e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   828a0:	f502 7200 	add.w	r2, r2, #512	; 0x200
   828a4:	6013      	str	r3, [r2, #0]
   828a6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   828a8:	4b18      	ldr	r3, [pc, #96]	; (8290c <system_init_flash+0x78>)
   828aa:	4298      	cmp	r0, r3
   828ac:	d807      	bhi.n	828be <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   828ae:	f44f 7380 	mov.w	r3, #256	; 0x100
   828b2:	4a15      	ldr	r2, [pc, #84]	; (82908 <system_init_flash+0x74>)
   828b4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   828b6:	f502 7200 	add.w	r2, r2, #512	; 0x200
   828ba:	6013      	str	r3, [r2, #0]
   828bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   828be:	4b14      	ldr	r3, [pc, #80]	; (82910 <system_init_flash+0x7c>)
   828c0:	4298      	cmp	r0, r3
   828c2:	d807      	bhi.n	828d4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   828c4:	f44f 7300 	mov.w	r3, #512	; 0x200
   828c8:	4a0f      	ldr	r2, [pc, #60]	; (82908 <system_init_flash+0x74>)
   828ca:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   828cc:	f502 7200 	add.w	r2, r2, #512	; 0x200
   828d0:	6013      	str	r3, [r2, #0]
   828d2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   828d4:	4b0f      	ldr	r3, [pc, #60]	; (82914 <system_init_flash+0x80>)
   828d6:	4298      	cmp	r0, r3
   828d8:	d807      	bhi.n	828ea <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   828da:	f44f 7340 	mov.w	r3, #768	; 0x300
   828de:	4a0a      	ldr	r2, [pc, #40]	; (82908 <system_init_flash+0x74>)
   828e0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   828e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
   828e6:	6013      	str	r3, [r2, #0]
   828e8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   828ea:	4b0b      	ldr	r3, [pc, #44]	; (82918 <system_init_flash+0x84>)
   828ec:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   828ee:	bf94      	ite	ls
   828f0:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   828f4:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   828f8:	4a03      	ldr	r2, [pc, #12]	; (82908 <system_init_flash+0x74>)
   828fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   828fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82900:	6013      	str	r3, [r2, #0]
   82902:	4770      	bx	lr
   82904:	0121eabf 	.word	0x0121eabf
   82908:	400e0a00 	.word	0x400e0a00
   8290c:	02faf07f 	.word	0x02faf07f
   82910:	03d08fff 	.word	0x03d08fff
   82914:	04c4b3ff 	.word	0x04c4b3ff
   82918:	055d4a7f 	.word	0x055d4a7f

0008291c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8291c:	4b09      	ldr	r3, [pc, #36]	; (82944 <_sbrk+0x28>)
   8291e:	681b      	ldr	r3, [r3, #0]
   82920:	b913      	cbnz	r3, 82928 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82922:	4a09      	ldr	r2, [pc, #36]	; (82948 <_sbrk+0x2c>)
   82924:	4b07      	ldr	r3, [pc, #28]	; (82944 <_sbrk+0x28>)
   82926:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82928:	4b06      	ldr	r3, [pc, #24]	; (82944 <_sbrk+0x28>)
   8292a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8292c:	181a      	adds	r2, r3, r0
   8292e:	4907      	ldr	r1, [pc, #28]	; (8294c <_sbrk+0x30>)
   82930:	4291      	cmp	r1, r2
   82932:	db04      	blt.n	8293e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82934:	4610      	mov	r0, r2
   82936:	4a03      	ldr	r2, [pc, #12]	; (82944 <_sbrk+0x28>)
   82938:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8293a:	4618      	mov	r0, r3
   8293c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8293e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82942:	4770      	bx	lr
   82944:	20078b68 	.word	0x20078b68
   82948:	2007abd8 	.word	0x2007abd8
   8294c:	20087ffc 	.word	0x20087ffc

00082950 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82950:	f04f 30ff 	mov.w	r0, #4294967295
   82954:	4770      	bx	lr
   82956:	bf00      	nop

00082958 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82958:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8295c:	604b      	str	r3, [r1, #4]

	return 0;
}
   8295e:	2000      	movs	r0, #0
   82960:	4770      	bx	lr
   82962:	bf00      	nop

00082964 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82964:	2001      	movs	r0, #1
   82966:	4770      	bx	lr

00082968 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82968:	2000      	movs	r0, #0
   8296a:	4770      	bx	lr

0008296c <main>:
float global_dT = 0.05;//0.05;		// Samplingstid på 50 ms.


/* HUVUDPROGRAM */
int main (void)
{
   8296c:	b510      	push	{r4, lr}
   8296e:	b084      	sub	sp, #16
	/* INITIERING */
	sysclk_init();			// Systemklocka.
   82970:	4b19      	ldr	r3, [pc, #100]	; (829d8 <main+0x6c>)
   82972:	4798      	blx	r3
	board_init();			// Arduino-kort.
   82974:	4b19      	ldr	r3, [pc, #100]	; (829dc <main+0x70>)
   82976:	4798      	blx	r3
	configure_console();	// Konsoll-/terminalfönster.
   82978:	4b19      	ldr	r3, [pc, #100]	; (829e0 <main+0x74>)
   8297a:	4798      	blx	r3
	adc_setup();			// AD-omvandlare.
   8297c:	4b19      	ldr	r3, [pc, #100]	; (829e4 <main+0x78>)
   8297e:	4798      	blx	r3
	pwm_setup();			// PWM-signal.
   82980:	4b19      	ldr	r3, [pc, #100]	; (829e8 <main+0x7c>)
   82982:	4798      	blx	r3
	motor_shield_setup();	// Motor-shield.
   82984:	4b19      	ldr	r3, [pc, #100]	; (829ec <main+0x80>)
   82986:	4798      	blx	r3
	// Semaforer aktiveras.
	//vSemaphoreCreateBinary(semafor_activity);
	//vSemaphoreCreateBinary(semafor_com);

	/* PROCESS 1 - PID-REGLERING */
	if (xTaskCreate(pid, (const signed char * const) "PID-reglering", 1024, NULL, 2, NULL) != pdPASS)
   82988:	2302      	movs	r3, #2
   8298a:	9300      	str	r3, [sp, #0]
   8298c:	2300      	movs	r3, #0
   8298e:	9301      	str	r3, [sp, #4]
   82990:	9302      	str	r3, [sp, #8]
   82992:	9303      	str	r3, [sp, #12]
   82994:	4816      	ldr	r0, [pc, #88]	; (829f0 <main+0x84>)
   82996:	4917      	ldr	r1, [pc, #92]	; (829f4 <main+0x88>)
   82998:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8299c:	4c16      	ldr	r4, [pc, #88]	; (829f8 <main+0x8c>)
   8299e:	47a0      	blx	r4
   829a0:	2801      	cmp	r0, #1
   829a2:	d002      	beq.n	829aa <main+0x3e>
	{
		printf("Misslyckades med att skapa process för PID-reglering.\r\n");
   829a4:	4815      	ldr	r0, [pc, #84]	; (829fc <main+0x90>)
   829a6:	4b16      	ldr	r3, [pc, #88]	; (82a00 <main+0x94>)
   829a8:	4798      	blx	r3
	}
	
	/* PROCESS 2 - KOMMUNIKATION MATLAB */
	if (xTaskCreate(matlab, (const signed char * const) "Matlab-kommunikation", 1024, NULL, 1, NULL) != pdPASS)
   829aa:	2301      	movs	r3, #1
   829ac:	9300      	str	r3, [sp, #0]
   829ae:	2300      	movs	r3, #0
   829b0:	9301      	str	r3, [sp, #4]
   829b2:	9302      	str	r3, [sp, #8]
   829b4:	9303      	str	r3, [sp, #12]
   829b6:	4813      	ldr	r0, [pc, #76]	; (82a04 <main+0x98>)
   829b8:	4913      	ldr	r1, [pc, #76]	; (82a08 <main+0x9c>)
   829ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
   829be:	4c0e      	ldr	r4, [pc, #56]	; (829f8 <main+0x8c>)
   829c0:	47a0      	blx	r4
   829c2:	2801      	cmp	r0, #1
   829c4:	d002      	beq.n	829cc <main+0x60>
	{
		printf("Misslyckades med att skapa process för kommunikation med Matlab.\r\n");
   829c6:	4811      	ldr	r0, [pc, #68]	; (82a0c <main+0xa0>)
   829c8:	4b0d      	ldr	r3, [pc, #52]	; (82a00 <main+0x94>)
   829ca:	4798      	blx	r3
	}
	
	// Schemaläggning startar.
	vTaskStartScheduler();
   829cc:	4b10      	ldr	r3, [pc, #64]	; (82a10 <main+0xa4>)
   829ce:	4798      	blx	r3
}
   829d0:	2000      	movs	r0, #0
   829d2:	b004      	add	sp, #16
   829d4:	bd10      	pop	{r4, pc}
   829d6:	bf00      	nop
   829d8:	000821f1 	.word	0x000821f1
   829dc:	00082255 	.word	0x00082255
   829e0:	00080549 	.word	0x00080549
   829e4:	000809e1 	.word	0x000809e1
   829e8:	000808fd 	.word	0x000808fd
   829ec:	000809bd 	.word	0x000809bd
   829f0:	000807ed 	.word	0x000807ed
   829f4:	00089fec 	.word	0x00089fec
   829f8:	000813d1 	.word	0x000813d1
   829fc:	00089ffc 	.word	0x00089ffc
   82a00:	000838d5 	.word	0x000838d5
   82a04:	000807b1 	.word	0x000807b1
   82a08:	0008a034 	.word	0x0008a034
   82a0c:	0008a04c 	.word	0x0008a04c
   82a10:	000815d9 	.word	0x000815d9

00082a14 <__aeabi_drsub>:
   82a14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82a18:	e002      	b.n	82a20 <__adddf3>
   82a1a:	bf00      	nop

00082a1c <__aeabi_dsub>:
   82a1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082a20 <__adddf3>:
   82a20:	b530      	push	{r4, r5, lr}
   82a22:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82a26:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82a2a:	ea94 0f05 	teq	r4, r5
   82a2e:	bf08      	it	eq
   82a30:	ea90 0f02 	teqeq	r0, r2
   82a34:	bf1f      	itttt	ne
   82a36:	ea54 0c00 	orrsne.w	ip, r4, r0
   82a3a:	ea55 0c02 	orrsne.w	ip, r5, r2
   82a3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82a42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82a46:	f000 80e2 	beq.w	82c0e <__adddf3+0x1ee>
   82a4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82a4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82a52:	bfb8      	it	lt
   82a54:	426d      	neglt	r5, r5
   82a56:	dd0c      	ble.n	82a72 <__adddf3+0x52>
   82a58:	442c      	add	r4, r5
   82a5a:	ea80 0202 	eor.w	r2, r0, r2
   82a5e:	ea81 0303 	eor.w	r3, r1, r3
   82a62:	ea82 0000 	eor.w	r0, r2, r0
   82a66:	ea83 0101 	eor.w	r1, r3, r1
   82a6a:	ea80 0202 	eor.w	r2, r0, r2
   82a6e:	ea81 0303 	eor.w	r3, r1, r3
   82a72:	2d36      	cmp	r5, #54	; 0x36
   82a74:	bf88      	it	hi
   82a76:	bd30      	pophi	{r4, r5, pc}
   82a78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82a7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82a80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82a84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82a88:	d002      	beq.n	82a90 <__adddf3+0x70>
   82a8a:	4240      	negs	r0, r0
   82a8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82a90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82a94:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82a98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82a9c:	d002      	beq.n	82aa4 <__adddf3+0x84>
   82a9e:	4252      	negs	r2, r2
   82aa0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82aa4:	ea94 0f05 	teq	r4, r5
   82aa8:	f000 80a7 	beq.w	82bfa <__adddf3+0x1da>
   82aac:	f1a4 0401 	sub.w	r4, r4, #1
   82ab0:	f1d5 0e20 	rsbs	lr, r5, #32
   82ab4:	db0d      	blt.n	82ad2 <__adddf3+0xb2>
   82ab6:	fa02 fc0e 	lsl.w	ip, r2, lr
   82aba:	fa22 f205 	lsr.w	r2, r2, r5
   82abe:	1880      	adds	r0, r0, r2
   82ac0:	f141 0100 	adc.w	r1, r1, #0
   82ac4:	fa03 f20e 	lsl.w	r2, r3, lr
   82ac8:	1880      	adds	r0, r0, r2
   82aca:	fa43 f305 	asr.w	r3, r3, r5
   82ace:	4159      	adcs	r1, r3
   82ad0:	e00e      	b.n	82af0 <__adddf3+0xd0>
   82ad2:	f1a5 0520 	sub.w	r5, r5, #32
   82ad6:	f10e 0e20 	add.w	lr, lr, #32
   82ada:	2a01      	cmp	r2, #1
   82adc:	fa03 fc0e 	lsl.w	ip, r3, lr
   82ae0:	bf28      	it	cs
   82ae2:	f04c 0c02 	orrcs.w	ip, ip, #2
   82ae6:	fa43 f305 	asr.w	r3, r3, r5
   82aea:	18c0      	adds	r0, r0, r3
   82aec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82af0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82af4:	d507      	bpl.n	82b06 <__adddf3+0xe6>
   82af6:	f04f 0e00 	mov.w	lr, #0
   82afa:	f1dc 0c00 	rsbs	ip, ip, #0
   82afe:	eb7e 0000 	sbcs.w	r0, lr, r0
   82b02:	eb6e 0101 	sbc.w	r1, lr, r1
   82b06:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82b0a:	d31b      	bcc.n	82b44 <__adddf3+0x124>
   82b0c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82b10:	d30c      	bcc.n	82b2c <__adddf3+0x10c>
   82b12:	0849      	lsrs	r1, r1, #1
   82b14:	ea5f 0030 	movs.w	r0, r0, rrx
   82b18:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82b1c:	f104 0401 	add.w	r4, r4, #1
   82b20:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82b24:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82b28:	f080 809a 	bcs.w	82c60 <__adddf3+0x240>
   82b2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82b30:	bf08      	it	eq
   82b32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82b36:	f150 0000 	adcs.w	r0, r0, #0
   82b3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82b3e:	ea41 0105 	orr.w	r1, r1, r5
   82b42:	bd30      	pop	{r4, r5, pc}
   82b44:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82b48:	4140      	adcs	r0, r0
   82b4a:	eb41 0101 	adc.w	r1, r1, r1
   82b4e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82b52:	f1a4 0401 	sub.w	r4, r4, #1
   82b56:	d1e9      	bne.n	82b2c <__adddf3+0x10c>
   82b58:	f091 0f00 	teq	r1, #0
   82b5c:	bf04      	itt	eq
   82b5e:	4601      	moveq	r1, r0
   82b60:	2000      	moveq	r0, #0
   82b62:	fab1 f381 	clz	r3, r1
   82b66:	bf08      	it	eq
   82b68:	3320      	addeq	r3, #32
   82b6a:	f1a3 030b 	sub.w	r3, r3, #11
   82b6e:	f1b3 0220 	subs.w	r2, r3, #32
   82b72:	da0c      	bge.n	82b8e <__adddf3+0x16e>
   82b74:	320c      	adds	r2, #12
   82b76:	dd08      	ble.n	82b8a <__adddf3+0x16a>
   82b78:	f102 0c14 	add.w	ip, r2, #20
   82b7c:	f1c2 020c 	rsb	r2, r2, #12
   82b80:	fa01 f00c 	lsl.w	r0, r1, ip
   82b84:	fa21 f102 	lsr.w	r1, r1, r2
   82b88:	e00c      	b.n	82ba4 <__adddf3+0x184>
   82b8a:	f102 0214 	add.w	r2, r2, #20
   82b8e:	bfd8      	it	le
   82b90:	f1c2 0c20 	rsble	ip, r2, #32
   82b94:	fa01 f102 	lsl.w	r1, r1, r2
   82b98:	fa20 fc0c 	lsr.w	ip, r0, ip
   82b9c:	bfdc      	itt	le
   82b9e:	ea41 010c 	orrle.w	r1, r1, ip
   82ba2:	4090      	lslle	r0, r2
   82ba4:	1ae4      	subs	r4, r4, r3
   82ba6:	bfa2      	ittt	ge
   82ba8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82bac:	4329      	orrge	r1, r5
   82bae:	bd30      	popge	{r4, r5, pc}
   82bb0:	ea6f 0404 	mvn.w	r4, r4
   82bb4:	3c1f      	subs	r4, #31
   82bb6:	da1c      	bge.n	82bf2 <__adddf3+0x1d2>
   82bb8:	340c      	adds	r4, #12
   82bba:	dc0e      	bgt.n	82bda <__adddf3+0x1ba>
   82bbc:	f104 0414 	add.w	r4, r4, #20
   82bc0:	f1c4 0220 	rsb	r2, r4, #32
   82bc4:	fa20 f004 	lsr.w	r0, r0, r4
   82bc8:	fa01 f302 	lsl.w	r3, r1, r2
   82bcc:	ea40 0003 	orr.w	r0, r0, r3
   82bd0:	fa21 f304 	lsr.w	r3, r1, r4
   82bd4:	ea45 0103 	orr.w	r1, r5, r3
   82bd8:	bd30      	pop	{r4, r5, pc}
   82bda:	f1c4 040c 	rsb	r4, r4, #12
   82bde:	f1c4 0220 	rsb	r2, r4, #32
   82be2:	fa20 f002 	lsr.w	r0, r0, r2
   82be6:	fa01 f304 	lsl.w	r3, r1, r4
   82bea:	ea40 0003 	orr.w	r0, r0, r3
   82bee:	4629      	mov	r1, r5
   82bf0:	bd30      	pop	{r4, r5, pc}
   82bf2:	fa21 f004 	lsr.w	r0, r1, r4
   82bf6:	4629      	mov	r1, r5
   82bf8:	bd30      	pop	{r4, r5, pc}
   82bfa:	f094 0f00 	teq	r4, #0
   82bfe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82c02:	bf06      	itte	eq
   82c04:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82c08:	3401      	addeq	r4, #1
   82c0a:	3d01      	subne	r5, #1
   82c0c:	e74e      	b.n	82aac <__adddf3+0x8c>
   82c0e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82c12:	bf18      	it	ne
   82c14:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82c18:	d029      	beq.n	82c6e <__adddf3+0x24e>
   82c1a:	ea94 0f05 	teq	r4, r5
   82c1e:	bf08      	it	eq
   82c20:	ea90 0f02 	teqeq	r0, r2
   82c24:	d005      	beq.n	82c32 <__adddf3+0x212>
   82c26:	ea54 0c00 	orrs.w	ip, r4, r0
   82c2a:	bf04      	itt	eq
   82c2c:	4619      	moveq	r1, r3
   82c2e:	4610      	moveq	r0, r2
   82c30:	bd30      	pop	{r4, r5, pc}
   82c32:	ea91 0f03 	teq	r1, r3
   82c36:	bf1e      	ittt	ne
   82c38:	2100      	movne	r1, #0
   82c3a:	2000      	movne	r0, #0
   82c3c:	bd30      	popne	{r4, r5, pc}
   82c3e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82c42:	d105      	bne.n	82c50 <__adddf3+0x230>
   82c44:	0040      	lsls	r0, r0, #1
   82c46:	4149      	adcs	r1, r1
   82c48:	bf28      	it	cs
   82c4a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82c4e:	bd30      	pop	{r4, r5, pc}
   82c50:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82c54:	bf3c      	itt	cc
   82c56:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82c5a:	bd30      	popcc	{r4, r5, pc}
   82c5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82c60:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82c64:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82c68:	f04f 0000 	mov.w	r0, #0
   82c6c:	bd30      	pop	{r4, r5, pc}
   82c6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82c72:	bf1a      	itte	ne
   82c74:	4619      	movne	r1, r3
   82c76:	4610      	movne	r0, r2
   82c78:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82c7c:	bf1c      	itt	ne
   82c7e:	460b      	movne	r3, r1
   82c80:	4602      	movne	r2, r0
   82c82:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82c86:	bf06      	itte	eq
   82c88:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82c8c:	ea91 0f03 	teqeq	r1, r3
   82c90:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82c94:	bd30      	pop	{r4, r5, pc}
   82c96:	bf00      	nop

00082c98 <__aeabi_ui2d>:
   82c98:	f090 0f00 	teq	r0, #0
   82c9c:	bf04      	itt	eq
   82c9e:	2100      	moveq	r1, #0
   82ca0:	4770      	bxeq	lr
   82ca2:	b530      	push	{r4, r5, lr}
   82ca4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82ca8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82cac:	f04f 0500 	mov.w	r5, #0
   82cb0:	f04f 0100 	mov.w	r1, #0
   82cb4:	e750      	b.n	82b58 <__adddf3+0x138>
   82cb6:	bf00      	nop

00082cb8 <__aeabi_i2d>:
   82cb8:	f090 0f00 	teq	r0, #0
   82cbc:	bf04      	itt	eq
   82cbe:	2100      	moveq	r1, #0
   82cc0:	4770      	bxeq	lr
   82cc2:	b530      	push	{r4, r5, lr}
   82cc4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82cc8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82ccc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82cd0:	bf48      	it	mi
   82cd2:	4240      	negmi	r0, r0
   82cd4:	f04f 0100 	mov.w	r1, #0
   82cd8:	e73e      	b.n	82b58 <__adddf3+0x138>
   82cda:	bf00      	nop

00082cdc <__aeabi_f2d>:
   82cdc:	0042      	lsls	r2, r0, #1
   82cde:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82ce2:	ea4f 0131 	mov.w	r1, r1, rrx
   82ce6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82cea:	bf1f      	itttt	ne
   82cec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82cf0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82cf4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82cf8:	4770      	bxne	lr
   82cfa:	f092 0f00 	teq	r2, #0
   82cfe:	bf14      	ite	ne
   82d00:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82d04:	4770      	bxeq	lr
   82d06:	b530      	push	{r4, r5, lr}
   82d08:	f44f 7460 	mov.w	r4, #896	; 0x380
   82d0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82d10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82d14:	e720      	b.n	82b58 <__adddf3+0x138>
   82d16:	bf00      	nop

00082d18 <__aeabi_ul2d>:
   82d18:	ea50 0201 	orrs.w	r2, r0, r1
   82d1c:	bf08      	it	eq
   82d1e:	4770      	bxeq	lr
   82d20:	b530      	push	{r4, r5, lr}
   82d22:	f04f 0500 	mov.w	r5, #0
   82d26:	e00a      	b.n	82d3e <__aeabi_l2d+0x16>

00082d28 <__aeabi_l2d>:
   82d28:	ea50 0201 	orrs.w	r2, r0, r1
   82d2c:	bf08      	it	eq
   82d2e:	4770      	bxeq	lr
   82d30:	b530      	push	{r4, r5, lr}
   82d32:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82d36:	d502      	bpl.n	82d3e <__aeabi_l2d+0x16>
   82d38:	4240      	negs	r0, r0
   82d3a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82d3e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82d42:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82d46:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82d4a:	f43f aedc 	beq.w	82b06 <__adddf3+0xe6>
   82d4e:	f04f 0203 	mov.w	r2, #3
   82d52:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d56:	bf18      	it	ne
   82d58:	3203      	addne	r2, #3
   82d5a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82d5e:	bf18      	it	ne
   82d60:	3203      	addne	r2, #3
   82d62:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82d66:	f1c2 0320 	rsb	r3, r2, #32
   82d6a:	fa00 fc03 	lsl.w	ip, r0, r3
   82d6e:	fa20 f002 	lsr.w	r0, r0, r2
   82d72:	fa01 fe03 	lsl.w	lr, r1, r3
   82d76:	ea40 000e 	orr.w	r0, r0, lr
   82d7a:	fa21 f102 	lsr.w	r1, r1, r2
   82d7e:	4414      	add	r4, r2
   82d80:	e6c1      	b.n	82b06 <__adddf3+0xe6>
   82d82:	bf00      	nop

00082d84 <__aeabi_dmul>:
   82d84:	b570      	push	{r4, r5, r6, lr}
   82d86:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82d8a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82d8e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82d92:	bf1d      	ittte	ne
   82d94:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82d98:	ea94 0f0c 	teqne	r4, ip
   82d9c:	ea95 0f0c 	teqne	r5, ip
   82da0:	f000 f8de 	bleq	82f60 <__aeabi_dmul+0x1dc>
   82da4:	442c      	add	r4, r5
   82da6:	ea81 0603 	eor.w	r6, r1, r3
   82daa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82dae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82db2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82db6:	bf18      	it	ne
   82db8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82dbc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82dc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82dc4:	d038      	beq.n	82e38 <__aeabi_dmul+0xb4>
   82dc6:	fba0 ce02 	umull	ip, lr, r0, r2
   82dca:	f04f 0500 	mov.w	r5, #0
   82dce:	fbe1 e502 	umlal	lr, r5, r1, r2
   82dd2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82dd6:	fbe0 e503 	umlal	lr, r5, r0, r3
   82dda:	f04f 0600 	mov.w	r6, #0
   82dde:	fbe1 5603 	umlal	r5, r6, r1, r3
   82de2:	f09c 0f00 	teq	ip, #0
   82de6:	bf18      	it	ne
   82de8:	f04e 0e01 	orrne.w	lr, lr, #1
   82dec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82df0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82df4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82df8:	d204      	bcs.n	82e04 <__aeabi_dmul+0x80>
   82dfa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82dfe:	416d      	adcs	r5, r5
   82e00:	eb46 0606 	adc.w	r6, r6, r6
   82e04:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82e08:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82e0c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   82e10:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   82e14:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   82e18:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   82e1c:	bf88      	it	hi
   82e1e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   82e22:	d81e      	bhi.n	82e62 <__aeabi_dmul+0xde>
   82e24:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82e28:	bf08      	it	eq
   82e2a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82e2e:	f150 0000 	adcs.w	r0, r0, #0
   82e32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82e36:	bd70      	pop	{r4, r5, r6, pc}
   82e38:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82e3c:	ea46 0101 	orr.w	r1, r6, r1
   82e40:	ea40 0002 	orr.w	r0, r0, r2
   82e44:	ea81 0103 	eor.w	r1, r1, r3
   82e48:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82e4c:	bfc2      	ittt	gt
   82e4e:	ebd4 050c 	rsbsgt	r5, r4, ip
   82e52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   82e56:	bd70      	popgt	{r4, r5, r6, pc}
   82e58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82e5c:	f04f 0e00 	mov.w	lr, #0
   82e60:	3c01      	subs	r4, #1
   82e62:	f300 80ab 	bgt.w	82fbc <__aeabi_dmul+0x238>
   82e66:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82e6a:	bfde      	ittt	le
   82e6c:	2000      	movle	r0, #0
   82e6e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   82e72:	bd70      	pople	{r4, r5, r6, pc}
   82e74:	f1c4 0400 	rsb	r4, r4, #0
   82e78:	3c20      	subs	r4, #32
   82e7a:	da35      	bge.n	82ee8 <__aeabi_dmul+0x164>
   82e7c:	340c      	adds	r4, #12
   82e7e:	dc1b      	bgt.n	82eb8 <__aeabi_dmul+0x134>
   82e80:	f104 0414 	add.w	r4, r4, #20
   82e84:	f1c4 0520 	rsb	r5, r4, #32
   82e88:	fa00 f305 	lsl.w	r3, r0, r5
   82e8c:	fa20 f004 	lsr.w	r0, r0, r4
   82e90:	fa01 f205 	lsl.w	r2, r1, r5
   82e94:	ea40 0002 	orr.w	r0, r0, r2
   82e98:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82e9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82ea0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82ea4:	fa21 f604 	lsr.w	r6, r1, r4
   82ea8:	eb42 0106 	adc.w	r1, r2, r6
   82eac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82eb0:	bf08      	it	eq
   82eb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82eb6:	bd70      	pop	{r4, r5, r6, pc}
   82eb8:	f1c4 040c 	rsb	r4, r4, #12
   82ebc:	f1c4 0520 	rsb	r5, r4, #32
   82ec0:	fa00 f304 	lsl.w	r3, r0, r4
   82ec4:	fa20 f005 	lsr.w	r0, r0, r5
   82ec8:	fa01 f204 	lsl.w	r2, r1, r4
   82ecc:	ea40 0002 	orr.w	r0, r0, r2
   82ed0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82ed4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   82ed8:	f141 0100 	adc.w	r1, r1, #0
   82edc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82ee0:	bf08      	it	eq
   82ee2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82ee6:	bd70      	pop	{r4, r5, r6, pc}
   82ee8:	f1c4 0520 	rsb	r5, r4, #32
   82eec:	fa00 f205 	lsl.w	r2, r0, r5
   82ef0:	ea4e 0e02 	orr.w	lr, lr, r2
   82ef4:	fa20 f304 	lsr.w	r3, r0, r4
   82ef8:	fa01 f205 	lsl.w	r2, r1, r5
   82efc:	ea43 0302 	orr.w	r3, r3, r2
   82f00:	fa21 f004 	lsr.w	r0, r1, r4
   82f04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82f08:	fa21 f204 	lsr.w	r2, r1, r4
   82f0c:	ea20 0002 	bic.w	r0, r0, r2
   82f10:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   82f14:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82f18:	bf08      	it	eq
   82f1a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   82f1e:	bd70      	pop	{r4, r5, r6, pc}
   82f20:	f094 0f00 	teq	r4, #0
   82f24:	d10f      	bne.n	82f46 <__aeabi_dmul+0x1c2>
   82f26:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82f2a:	0040      	lsls	r0, r0, #1
   82f2c:	eb41 0101 	adc.w	r1, r1, r1
   82f30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82f34:	bf08      	it	eq
   82f36:	3c01      	subeq	r4, #1
   82f38:	d0f7      	beq.n	82f2a <__aeabi_dmul+0x1a6>
   82f3a:	ea41 0106 	orr.w	r1, r1, r6
   82f3e:	f095 0f00 	teq	r5, #0
   82f42:	bf18      	it	ne
   82f44:	4770      	bxne	lr
   82f46:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82f4a:	0052      	lsls	r2, r2, #1
   82f4c:	eb43 0303 	adc.w	r3, r3, r3
   82f50:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   82f54:	bf08      	it	eq
   82f56:	3d01      	subeq	r5, #1
   82f58:	d0f7      	beq.n	82f4a <__aeabi_dmul+0x1c6>
   82f5a:	ea43 0306 	orr.w	r3, r3, r6
   82f5e:	4770      	bx	lr
   82f60:	ea94 0f0c 	teq	r4, ip
   82f64:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82f68:	bf18      	it	ne
   82f6a:	ea95 0f0c 	teqne	r5, ip
   82f6e:	d00c      	beq.n	82f8a <__aeabi_dmul+0x206>
   82f70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f74:	bf18      	it	ne
   82f76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f7a:	d1d1      	bne.n	82f20 <__aeabi_dmul+0x19c>
   82f7c:	ea81 0103 	eor.w	r1, r1, r3
   82f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82f84:	f04f 0000 	mov.w	r0, #0
   82f88:	bd70      	pop	{r4, r5, r6, pc}
   82f8a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82f8e:	bf06      	itte	eq
   82f90:	4610      	moveq	r0, r2
   82f92:	4619      	moveq	r1, r3
   82f94:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82f98:	d019      	beq.n	82fce <__aeabi_dmul+0x24a>
   82f9a:	ea94 0f0c 	teq	r4, ip
   82f9e:	d102      	bne.n	82fa6 <__aeabi_dmul+0x222>
   82fa0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   82fa4:	d113      	bne.n	82fce <__aeabi_dmul+0x24a>
   82fa6:	ea95 0f0c 	teq	r5, ip
   82faa:	d105      	bne.n	82fb8 <__aeabi_dmul+0x234>
   82fac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82fb0:	bf1c      	itt	ne
   82fb2:	4610      	movne	r0, r2
   82fb4:	4619      	movne	r1, r3
   82fb6:	d10a      	bne.n	82fce <__aeabi_dmul+0x24a>
   82fb8:	ea81 0103 	eor.w	r1, r1, r3
   82fbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82fc0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82fc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82fc8:	f04f 0000 	mov.w	r0, #0
   82fcc:	bd70      	pop	{r4, r5, r6, pc}
   82fce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   82fd2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   82fd6:	bd70      	pop	{r4, r5, r6, pc}

00082fd8 <__aeabi_ddiv>:
   82fd8:	b570      	push	{r4, r5, r6, lr}
   82fda:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82fde:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82fe2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82fe6:	bf1d      	ittte	ne
   82fe8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82fec:	ea94 0f0c 	teqne	r4, ip
   82ff0:	ea95 0f0c 	teqne	r5, ip
   82ff4:	f000 f8a7 	bleq	83146 <__aeabi_ddiv+0x16e>
   82ff8:	eba4 0405 	sub.w	r4, r4, r5
   82ffc:	ea81 0e03 	eor.w	lr, r1, r3
   83000:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83004:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83008:	f000 8088 	beq.w	8311c <__aeabi_ddiv+0x144>
   8300c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83010:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83014:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83018:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8301c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83020:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83024:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83028:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8302c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83030:	429d      	cmp	r5, r3
   83032:	bf08      	it	eq
   83034:	4296      	cmpeq	r6, r2
   83036:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8303a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8303e:	d202      	bcs.n	83046 <__aeabi_ddiv+0x6e>
   83040:	085b      	lsrs	r3, r3, #1
   83042:	ea4f 0232 	mov.w	r2, r2, rrx
   83046:	1ab6      	subs	r6, r6, r2
   83048:	eb65 0503 	sbc.w	r5, r5, r3
   8304c:	085b      	lsrs	r3, r3, #1
   8304e:	ea4f 0232 	mov.w	r2, r2, rrx
   83052:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83056:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8305a:	ebb6 0e02 	subs.w	lr, r6, r2
   8305e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83062:	bf22      	ittt	cs
   83064:	1ab6      	subcs	r6, r6, r2
   83066:	4675      	movcs	r5, lr
   83068:	ea40 000c 	orrcs.w	r0, r0, ip
   8306c:	085b      	lsrs	r3, r3, #1
   8306e:	ea4f 0232 	mov.w	r2, r2, rrx
   83072:	ebb6 0e02 	subs.w	lr, r6, r2
   83076:	eb75 0e03 	sbcs.w	lr, r5, r3
   8307a:	bf22      	ittt	cs
   8307c:	1ab6      	subcs	r6, r6, r2
   8307e:	4675      	movcs	r5, lr
   83080:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83084:	085b      	lsrs	r3, r3, #1
   83086:	ea4f 0232 	mov.w	r2, r2, rrx
   8308a:	ebb6 0e02 	subs.w	lr, r6, r2
   8308e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83092:	bf22      	ittt	cs
   83094:	1ab6      	subcs	r6, r6, r2
   83096:	4675      	movcs	r5, lr
   83098:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8309c:	085b      	lsrs	r3, r3, #1
   8309e:	ea4f 0232 	mov.w	r2, r2, rrx
   830a2:	ebb6 0e02 	subs.w	lr, r6, r2
   830a6:	eb75 0e03 	sbcs.w	lr, r5, r3
   830aa:	bf22      	ittt	cs
   830ac:	1ab6      	subcs	r6, r6, r2
   830ae:	4675      	movcs	r5, lr
   830b0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   830b4:	ea55 0e06 	orrs.w	lr, r5, r6
   830b8:	d018      	beq.n	830ec <__aeabi_ddiv+0x114>
   830ba:	ea4f 1505 	mov.w	r5, r5, lsl #4
   830be:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   830c2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   830c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   830ca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   830ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   830d2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   830d6:	d1c0      	bne.n	8305a <__aeabi_ddiv+0x82>
   830d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830dc:	d10b      	bne.n	830f6 <__aeabi_ddiv+0x11e>
   830de:	ea41 0100 	orr.w	r1, r1, r0
   830e2:	f04f 0000 	mov.w	r0, #0
   830e6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   830ea:	e7b6      	b.n	8305a <__aeabi_ddiv+0x82>
   830ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   830f0:	bf04      	itt	eq
   830f2:	4301      	orreq	r1, r0
   830f4:	2000      	moveq	r0, #0
   830f6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   830fa:	bf88      	it	hi
   830fc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83100:	f63f aeaf 	bhi.w	82e62 <__aeabi_dmul+0xde>
   83104:	ebb5 0c03 	subs.w	ip, r5, r3
   83108:	bf04      	itt	eq
   8310a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8310e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83112:	f150 0000 	adcs.w	r0, r0, #0
   83116:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8311a:	bd70      	pop	{r4, r5, r6, pc}
   8311c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83120:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83124:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83128:	bfc2      	ittt	gt
   8312a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8312e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83132:	bd70      	popgt	{r4, r5, r6, pc}
   83134:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83138:	f04f 0e00 	mov.w	lr, #0
   8313c:	3c01      	subs	r4, #1
   8313e:	e690      	b.n	82e62 <__aeabi_dmul+0xde>
   83140:	ea45 0e06 	orr.w	lr, r5, r6
   83144:	e68d      	b.n	82e62 <__aeabi_dmul+0xde>
   83146:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8314a:	ea94 0f0c 	teq	r4, ip
   8314e:	bf08      	it	eq
   83150:	ea95 0f0c 	teqeq	r5, ip
   83154:	f43f af3b 	beq.w	82fce <__aeabi_dmul+0x24a>
   83158:	ea94 0f0c 	teq	r4, ip
   8315c:	d10a      	bne.n	83174 <__aeabi_ddiv+0x19c>
   8315e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83162:	f47f af34 	bne.w	82fce <__aeabi_dmul+0x24a>
   83166:	ea95 0f0c 	teq	r5, ip
   8316a:	f47f af25 	bne.w	82fb8 <__aeabi_dmul+0x234>
   8316e:	4610      	mov	r0, r2
   83170:	4619      	mov	r1, r3
   83172:	e72c      	b.n	82fce <__aeabi_dmul+0x24a>
   83174:	ea95 0f0c 	teq	r5, ip
   83178:	d106      	bne.n	83188 <__aeabi_ddiv+0x1b0>
   8317a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8317e:	f43f aefd 	beq.w	82f7c <__aeabi_dmul+0x1f8>
   83182:	4610      	mov	r0, r2
   83184:	4619      	mov	r1, r3
   83186:	e722      	b.n	82fce <__aeabi_dmul+0x24a>
   83188:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8318c:	bf18      	it	ne
   8318e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83192:	f47f aec5 	bne.w	82f20 <__aeabi_dmul+0x19c>
   83196:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8319a:	f47f af0d 	bne.w	82fb8 <__aeabi_dmul+0x234>
   8319e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   831a2:	f47f aeeb 	bne.w	82f7c <__aeabi_dmul+0x1f8>
   831a6:	e712      	b.n	82fce <__aeabi_dmul+0x24a>

000831a8 <__aeabi_d2f>:
   831a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
   831ac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   831b0:	bf24      	itt	cs
   831b2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   831b6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   831ba:	d90d      	bls.n	831d8 <__aeabi_d2f+0x30>
   831bc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   831c0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   831c4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   831c8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   831cc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   831d0:	bf08      	it	eq
   831d2:	f020 0001 	biceq.w	r0, r0, #1
   831d6:	4770      	bx	lr
   831d8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   831dc:	d121      	bne.n	83222 <__aeabi_d2f+0x7a>
   831de:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   831e2:	bfbc      	itt	lt
   831e4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   831e8:	4770      	bxlt	lr
   831ea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   831ee:	ea4f 5252 	mov.w	r2, r2, lsr #21
   831f2:	f1c2 0218 	rsb	r2, r2, #24
   831f6:	f1c2 0c20 	rsb	ip, r2, #32
   831fa:	fa10 f30c 	lsls.w	r3, r0, ip
   831fe:	fa20 f002 	lsr.w	r0, r0, r2
   83202:	bf18      	it	ne
   83204:	f040 0001 	orrne.w	r0, r0, #1
   83208:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8320c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   83210:	fa03 fc0c 	lsl.w	ip, r3, ip
   83214:	ea40 000c 	orr.w	r0, r0, ip
   83218:	fa23 f302 	lsr.w	r3, r3, r2
   8321c:	ea4f 0343 	mov.w	r3, r3, lsl #1
   83220:	e7cc      	b.n	831bc <__aeabi_d2f+0x14>
   83222:	ea7f 5362 	mvns.w	r3, r2, asr #21
   83226:	d107      	bne.n	83238 <__aeabi_d2f+0x90>
   83228:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   8322c:	bf1e      	ittt	ne
   8322e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   83232:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   83236:	4770      	bxne	lr
   83238:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   8323c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   83240:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83244:	4770      	bx	lr
   83246:	bf00      	nop

00083248 <__aeabi_frsub>:
   83248:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   8324c:	e002      	b.n	83254 <__addsf3>
   8324e:	bf00      	nop

00083250 <__aeabi_fsub>:
   83250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00083254 <__addsf3>:
   83254:	0042      	lsls	r2, r0, #1
   83256:	bf1f      	itttt	ne
   83258:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   8325c:	ea92 0f03 	teqne	r2, r3
   83260:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   83264:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   83268:	d06a      	beq.n	83340 <__addsf3+0xec>
   8326a:	ea4f 6212 	mov.w	r2, r2, lsr #24
   8326e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   83272:	bfc1      	itttt	gt
   83274:	18d2      	addgt	r2, r2, r3
   83276:	4041      	eorgt	r1, r0
   83278:	4048      	eorgt	r0, r1
   8327a:	4041      	eorgt	r1, r0
   8327c:	bfb8      	it	lt
   8327e:	425b      	neglt	r3, r3
   83280:	2b19      	cmp	r3, #25
   83282:	bf88      	it	hi
   83284:	4770      	bxhi	lr
   83286:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8328a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8328e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   83292:	bf18      	it	ne
   83294:	4240      	negne	r0, r0
   83296:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8329a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   8329e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   832a2:	bf18      	it	ne
   832a4:	4249      	negne	r1, r1
   832a6:	ea92 0f03 	teq	r2, r3
   832aa:	d03f      	beq.n	8332c <__addsf3+0xd8>
   832ac:	f1a2 0201 	sub.w	r2, r2, #1
   832b0:	fa41 fc03 	asr.w	ip, r1, r3
   832b4:	eb10 000c 	adds.w	r0, r0, ip
   832b8:	f1c3 0320 	rsb	r3, r3, #32
   832bc:	fa01 f103 	lsl.w	r1, r1, r3
   832c0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   832c4:	d502      	bpl.n	832cc <__addsf3+0x78>
   832c6:	4249      	negs	r1, r1
   832c8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   832cc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   832d0:	d313      	bcc.n	832fa <__addsf3+0xa6>
   832d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   832d6:	d306      	bcc.n	832e6 <__addsf3+0x92>
   832d8:	0840      	lsrs	r0, r0, #1
   832da:	ea4f 0131 	mov.w	r1, r1, rrx
   832de:	f102 0201 	add.w	r2, r2, #1
   832e2:	2afe      	cmp	r2, #254	; 0xfe
   832e4:	d251      	bcs.n	8338a <__addsf3+0x136>
   832e6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   832ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   832ee:	bf08      	it	eq
   832f0:	f020 0001 	biceq.w	r0, r0, #1
   832f4:	ea40 0003 	orr.w	r0, r0, r3
   832f8:	4770      	bx	lr
   832fa:	0049      	lsls	r1, r1, #1
   832fc:	eb40 0000 	adc.w	r0, r0, r0
   83300:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   83304:	f1a2 0201 	sub.w	r2, r2, #1
   83308:	d1ed      	bne.n	832e6 <__addsf3+0x92>
   8330a:	fab0 fc80 	clz	ip, r0
   8330e:	f1ac 0c08 	sub.w	ip, ip, #8
   83312:	ebb2 020c 	subs.w	r2, r2, ip
   83316:	fa00 f00c 	lsl.w	r0, r0, ip
   8331a:	bfaa      	itet	ge
   8331c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   83320:	4252      	neglt	r2, r2
   83322:	4318      	orrge	r0, r3
   83324:	bfbc      	itt	lt
   83326:	40d0      	lsrlt	r0, r2
   83328:	4318      	orrlt	r0, r3
   8332a:	4770      	bx	lr
   8332c:	f092 0f00 	teq	r2, #0
   83330:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   83334:	bf06      	itte	eq
   83336:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   8333a:	3201      	addeq	r2, #1
   8333c:	3b01      	subne	r3, #1
   8333e:	e7b5      	b.n	832ac <__addsf3+0x58>
   83340:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83344:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83348:	bf18      	it	ne
   8334a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8334e:	d021      	beq.n	83394 <__addsf3+0x140>
   83350:	ea92 0f03 	teq	r2, r3
   83354:	d004      	beq.n	83360 <__addsf3+0x10c>
   83356:	f092 0f00 	teq	r2, #0
   8335a:	bf08      	it	eq
   8335c:	4608      	moveq	r0, r1
   8335e:	4770      	bx	lr
   83360:	ea90 0f01 	teq	r0, r1
   83364:	bf1c      	itt	ne
   83366:	2000      	movne	r0, #0
   83368:	4770      	bxne	lr
   8336a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   8336e:	d104      	bne.n	8337a <__addsf3+0x126>
   83370:	0040      	lsls	r0, r0, #1
   83372:	bf28      	it	cs
   83374:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   83378:	4770      	bx	lr
   8337a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   8337e:	bf3c      	itt	cc
   83380:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   83384:	4770      	bxcc	lr
   83386:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   8338a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   8338e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   83392:	4770      	bx	lr
   83394:	ea7f 6222 	mvns.w	r2, r2, asr #24
   83398:	bf16      	itet	ne
   8339a:	4608      	movne	r0, r1
   8339c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   833a0:	4601      	movne	r1, r0
   833a2:	0242      	lsls	r2, r0, #9
   833a4:	bf06      	itte	eq
   833a6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   833aa:	ea90 0f01 	teqeq	r0, r1
   833ae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   833b2:	4770      	bx	lr

000833b4 <__aeabi_ui2f>:
   833b4:	f04f 0300 	mov.w	r3, #0
   833b8:	e004      	b.n	833c4 <__aeabi_i2f+0x8>
   833ba:	bf00      	nop

000833bc <__aeabi_i2f>:
   833bc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   833c0:	bf48      	it	mi
   833c2:	4240      	negmi	r0, r0
   833c4:	ea5f 0c00 	movs.w	ip, r0
   833c8:	bf08      	it	eq
   833ca:	4770      	bxeq	lr
   833cc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   833d0:	4601      	mov	r1, r0
   833d2:	f04f 0000 	mov.w	r0, #0
   833d6:	e01c      	b.n	83412 <__aeabi_l2f+0x2a>

000833d8 <__aeabi_ul2f>:
   833d8:	ea50 0201 	orrs.w	r2, r0, r1
   833dc:	bf08      	it	eq
   833de:	4770      	bxeq	lr
   833e0:	f04f 0300 	mov.w	r3, #0
   833e4:	e00a      	b.n	833fc <__aeabi_l2f+0x14>
   833e6:	bf00      	nop

000833e8 <__aeabi_l2f>:
   833e8:	ea50 0201 	orrs.w	r2, r0, r1
   833ec:	bf08      	it	eq
   833ee:	4770      	bxeq	lr
   833f0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   833f4:	d502      	bpl.n	833fc <__aeabi_l2f+0x14>
   833f6:	4240      	negs	r0, r0
   833f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   833fc:	ea5f 0c01 	movs.w	ip, r1
   83400:	bf02      	ittt	eq
   83402:	4684      	moveq	ip, r0
   83404:	4601      	moveq	r1, r0
   83406:	2000      	moveq	r0, #0
   83408:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   8340c:	bf08      	it	eq
   8340e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   83412:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   83416:	fabc f28c 	clz	r2, ip
   8341a:	3a08      	subs	r2, #8
   8341c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   83420:	db10      	blt.n	83444 <__aeabi_l2f+0x5c>
   83422:	fa01 fc02 	lsl.w	ip, r1, r2
   83426:	4463      	add	r3, ip
   83428:	fa00 fc02 	lsl.w	ip, r0, r2
   8342c:	f1c2 0220 	rsb	r2, r2, #32
   83430:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   83434:	fa20 f202 	lsr.w	r2, r0, r2
   83438:	eb43 0002 	adc.w	r0, r3, r2
   8343c:	bf08      	it	eq
   8343e:	f020 0001 	biceq.w	r0, r0, #1
   83442:	4770      	bx	lr
   83444:	f102 0220 	add.w	r2, r2, #32
   83448:	fa01 fc02 	lsl.w	ip, r1, r2
   8344c:	f1c2 0220 	rsb	r2, r2, #32
   83450:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   83454:	fa21 f202 	lsr.w	r2, r1, r2
   83458:	eb43 0002 	adc.w	r0, r3, r2
   8345c:	bf08      	it	eq
   8345e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   83462:	4770      	bx	lr

00083464 <__aeabi_fmul>:
   83464:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83468:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   8346c:	bf1e      	ittt	ne
   8346e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   83472:	ea92 0f0c 	teqne	r2, ip
   83476:	ea93 0f0c 	teqne	r3, ip
   8347a:	d06f      	beq.n	8355c <__aeabi_fmul+0xf8>
   8347c:	441a      	add	r2, r3
   8347e:	ea80 0c01 	eor.w	ip, r0, r1
   83482:	0240      	lsls	r0, r0, #9
   83484:	bf18      	it	ne
   83486:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   8348a:	d01e      	beq.n	834ca <__aeabi_fmul+0x66>
   8348c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   83490:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   83494:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   83498:	fba0 3101 	umull	r3, r1, r0, r1
   8349c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   834a0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   834a4:	bf3e      	ittt	cc
   834a6:	0049      	lslcc	r1, r1, #1
   834a8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   834ac:	005b      	lslcc	r3, r3, #1
   834ae:	ea40 0001 	orr.w	r0, r0, r1
   834b2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   834b6:	2afd      	cmp	r2, #253	; 0xfd
   834b8:	d81d      	bhi.n	834f6 <__aeabi_fmul+0x92>
   834ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   834be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   834c2:	bf08      	it	eq
   834c4:	f020 0001 	biceq.w	r0, r0, #1
   834c8:	4770      	bx	lr
   834ca:	f090 0f00 	teq	r0, #0
   834ce:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   834d2:	bf08      	it	eq
   834d4:	0249      	lsleq	r1, r1, #9
   834d6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   834da:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   834de:	3a7f      	subs	r2, #127	; 0x7f
   834e0:	bfc2      	ittt	gt
   834e2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   834e6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   834ea:	4770      	bxgt	lr
   834ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   834f0:	f04f 0300 	mov.w	r3, #0
   834f4:	3a01      	subs	r2, #1
   834f6:	dc5d      	bgt.n	835b4 <__aeabi_fmul+0x150>
   834f8:	f112 0f19 	cmn.w	r2, #25
   834fc:	bfdc      	itt	le
   834fe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   83502:	4770      	bxle	lr
   83504:	f1c2 0200 	rsb	r2, r2, #0
   83508:	0041      	lsls	r1, r0, #1
   8350a:	fa21 f102 	lsr.w	r1, r1, r2
   8350e:	f1c2 0220 	rsb	r2, r2, #32
   83512:	fa00 fc02 	lsl.w	ip, r0, r2
   83516:	ea5f 0031 	movs.w	r0, r1, rrx
   8351a:	f140 0000 	adc.w	r0, r0, #0
   8351e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   83522:	bf08      	it	eq
   83524:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   83528:	4770      	bx	lr
   8352a:	f092 0f00 	teq	r2, #0
   8352e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   83532:	bf02      	ittt	eq
   83534:	0040      	lsleq	r0, r0, #1
   83536:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   8353a:	3a01      	subeq	r2, #1
   8353c:	d0f9      	beq.n	83532 <__aeabi_fmul+0xce>
   8353e:	ea40 000c 	orr.w	r0, r0, ip
   83542:	f093 0f00 	teq	r3, #0
   83546:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   8354a:	bf02      	ittt	eq
   8354c:	0049      	lsleq	r1, r1, #1
   8354e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   83552:	3b01      	subeq	r3, #1
   83554:	d0f9      	beq.n	8354a <__aeabi_fmul+0xe6>
   83556:	ea41 010c 	orr.w	r1, r1, ip
   8355a:	e78f      	b.n	8347c <__aeabi_fmul+0x18>
   8355c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   83560:	ea92 0f0c 	teq	r2, ip
   83564:	bf18      	it	ne
   83566:	ea93 0f0c 	teqne	r3, ip
   8356a:	d00a      	beq.n	83582 <__aeabi_fmul+0x11e>
   8356c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   83570:	bf18      	it	ne
   83572:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   83576:	d1d8      	bne.n	8352a <__aeabi_fmul+0xc6>
   83578:	ea80 0001 	eor.w	r0, r0, r1
   8357c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   83580:	4770      	bx	lr
   83582:	f090 0f00 	teq	r0, #0
   83586:	bf17      	itett	ne
   83588:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   8358c:	4608      	moveq	r0, r1
   8358e:	f091 0f00 	teqne	r1, #0
   83592:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   83596:	d014      	beq.n	835c2 <__aeabi_fmul+0x15e>
   83598:	ea92 0f0c 	teq	r2, ip
   8359c:	d101      	bne.n	835a2 <__aeabi_fmul+0x13e>
   8359e:	0242      	lsls	r2, r0, #9
   835a0:	d10f      	bne.n	835c2 <__aeabi_fmul+0x15e>
   835a2:	ea93 0f0c 	teq	r3, ip
   835a6:	d103      	bne.n	835b0 <__aeabi_fmul+0x14c>
   835a8:	024b      	lsls	r3, r1, #9
   835aa:	bf18      	it	ne
   835ac:	4608      	movne	r0, r1
   835ae:	d108      	bne.n	835c2 <__aeabi_fmul+0x15e>
   835b0:	ea80 0001 	eor.w	r0, r0, r1
   835b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   835b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   835bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   835c0:	4770      	bx	lr
   835c2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   835c6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   835ca:	4770      	bx	lr

000835cc <__aeabi_fdiv>:
   835cc:	f04f 0cff 	mov.w	ip, #255	; 0xff
   835d0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   835d4:	bf1e      	ittt	ne
   835d6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   835da:	ea92 0f0c 	teqne	r2, ip
   835de:	ea93 0f0c 	teqne	r3, ip
   835e2:	d069      	beq.n	836b8 <__aeabi_fdiv+0xec>
   835e4:	eba2 0203 	sub.w	r2, r2, r3
   835e8:	ea80 0c01 	eor.w	ip, r0, r1
   835ec:	0249      	lsls	r1, r1, #9
   835ee:	ea4f 2040 	mov.w	r0, r0, lsl #9
   835f2:	d037      	beq.n	83664 <__aeabi_fdiv+0x98>
   835f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   835f8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   835fc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   83600:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   83604:	428b      	cmp	r3, r1
   83606:	bf38      	it	cc
   83608:	005b      	lslcc	r3, r3, #1
   8360a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   8360e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   83612:	428b      	cmp	r3, r1
   83614:	bf24      	itt	cs
   83616:	1a5b      	subcs	r3, r3, r1
   83618:	ea40 000c 	orrcs.w	r0, r0, ip
   8361c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   83620:	bf24      	itt	cs
   83622:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   83626:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8362a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   8362e:	bf24      	itt	cs
   83630:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   83634:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83638:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   8363c:	bf24      	itt	cs
   8363e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   83642:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83646:	011b      	lsls	r3, r3, #4
   83648:	bf18      	it	ne
   8364a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   8364e:	d1e0      	bne.n	83612 <__aeabi_fdiv+0x46>
   83650:	2afd      	cmp	r2, #253	; 0xfd
   83652:	f63f af50 	bhi.w	834f6 <__aeabi_fmul+0x92>
   83656:	428b      	cmp	r3, r1
   83658:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   8365c:	bf08      	it	eq
   8365e:	f020 0001 	biceq.w	r0, r0, #1
   83662:	4770      	bx	lr
   83664:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   83668:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   8366c:	327f      	adds	r2, #127	; 0x7f
   8366e:	bfc2      	ittt	gt
   83670:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   83674:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   83678:	4770      	bxgt	lr
   8367a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8367e:	f04f 0300 	mov.w	r3, #0
   83682:	3a01      	subs	r2, #1
   83684:	e737      	b.n	834f6 <__aeabi_fmul+0x92>
   83686:	f092 0f00 	teq	r2, #0
   8368a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   8368e:	bf02      	ittt	eq
   83690:	0040      	lsleq	r0, r0, #1
   83692:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   83696:	3a01      	subeq	r2, #1
   83698:	d0f9      	beq.n	8368e <__aeabi_fdiv+0xc2>
   8369a:	ea40 000c 	orr.w	r0, r0, ip
   8369e:	f093 0f00 	teq	r3, #0
   836a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   836a6:	bf02      	ittt	eq
   836a8:	0049      	lsleq	r1, r1, #1
   836aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   836ae:	3b01      	subeq	r3, #1
   836b0:	d0f9      	beq.n	836a6 <__aeabi_fdiv+0xda>
   836b2:	ea41 010c 	orr.w	r1, r1, ip
   836b6:	e795      	b.n	835e4 <__aeabi_fdiv+0x18>
   836b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   836bc:	ea92 0f0c 	teq	r2, ip
   836c0:	d108      	bne.n	836d4 <__aeabi_fdiv+0x108>
   836c2:	0242      	lsls	r2, r0, #9
   836c4:	f47f af7d 	bne.w	835c2 <__aeabi_fmul+0x15e>
   836c8:	ea93 0f0c 	teq	r3, ip
   836cc:	f47f af70 	bne.w	835b0 <__aeabi_fmul+0x14c>
   836d0:	4608      	mov	r0, r1
   836d2:	e776      	b.n	835c2 <__aeabi_fmul+0x15e>
   836d4:	ea93 0f0c 	teq	r3, ip
   836d8:	d104      	bne.n	836e4 <__aeabi_fdiv+0x118>
   836da:	024b      	lsls	r3, r1, #9
   836dc:	f43f af4c 	beq.w	83578 <__aeabi_fmul+0x114>
   836e0:	4608      	mov	r0, r1
   836e2:	e76e      	b.n	835c2 <__aeabi_fmul+0x15e>
   836e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   836e8:	bf18      	it	ne
   836ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   836ee:	d1ca      	bne.n	83686 <__aeabi_fdiv+0xba>
   836f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   836f4:	f47f af5c 	bne.w	835b0 <__aeabi_fmul+0x14c>
   836f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   836fc:	f47f af3c 	bne.w	83578 <__aeabi_fmul+0x114>
   83700:	e75f      	b.n	835c2 <__aeabi_fmul+0x15e>
   83702:	bf00      	nop

00083704 <__gesf2>:
   83704:	f04f 3cff 	mov.w	ip, #4294967295
   83708:	e006      	b.n	83718 <__cmpsf2+0x4>
   8370a:	bf00      	nop

0008370c <__lesf2>:
   8370c:	f04f 0c01 	mov.w	ip, #1
   83710:	e002      	b.n	83718 <__cmpsf2+0x4>
   83712:	bf00      	nop

00083714 <__cmpsf2>:
   83714:	f04f 0c01 	mov.w	ip, #1
   83718:	f84d cd04 	str.w	ip, [sp, #-4]!
   8371c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   83720:	ea4f 0341 	mov.w	r3, r1, lsl #1
   83724:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83728:	bf18      	it	ne
   8372a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   8372e:	d011      	beq.n	83754 <__cmpsf2+0x40>
   83730:	b001      	add	sp, #4
   83732:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   83736:	bf18      	it	ne
   83738:	ea90 0f01 	teqne	r0, r1
   8373c:	bf58      	it	pl
   8373e:	ebb2 0003 	subspl.w	r0, r2, r3
   83742:	bf88      	it	hi
   83744:	17c8      	asrhi	r0, r1, #31
   83746:	bf38      	it	cc
   83748:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   8374c:	bf18      	it	ne
   8374e:	f040 0001 	orrne.w	r0, r0, #1
   83752:	4770      	bx	lr
   83754:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   83758:	d102      	bne.n	83760 <__cmpsf2+0x4c>
   8375a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   8375e:	d105      	bne.n	8376c <__cmpsf2+0x58>
   83760:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   83764:	d1e4      	bne.n	83730 <__cmpsf2+0x1c>
   83766:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   8376a:	d0e1      	beq.n	83730 <__cmpsf2+0x1c>
   8376c:	f85d 0b04 	ldr.w	r0, [sp], #4
   83770:	4770      	bx	lr
   83772:	bf00      	nop

00083774 <__aeabi_cfrcmple>:
   83774:	4684      	mov	ip, r0
   83776:	4608      	mov	r0, r1
   83778:	4661      	mov	r1, ip
   8377a:	e7ff      	b.n	8377c <__aeabi_cfcmpeq>

0008377c <__aeabi_cfcmpeq>:
   8377c:	b50f      	push	{r0, r1, r2, r3, lr}
   8377e:	f7ff ffc9 	bl	83714 <__cmpsf2>
   83782:	2800      	cmp	r0, #0
   83784:	bf48      	it	mi
   83786:	f110 0f00 	cmnmi.w	r0, #0
   8378a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0008378c <__aeabi_fcmpeq>:
   8378c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83790:	f7ff fff4 	bl	8377c <__aeabi_cfcmpeq>
   83794:	bf0c      	ite	eq
   83796:	2001      	moveq	r0, #1
   83798:	2000      	movne	r0, #0
   8379a:	f85d fb08 	ldr.w	pc, [sp], #8
   8379e:	bf00      	nop

000837a0 <__aeabi_fcmplt>:
   837a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   837a4:	f7ff ffea 	bl	8377c <__aeabi_cfcmpeq>
   837a8:	bf34      	ite	cc
   837aa:	2001      	movcc	r0, #1
   837ac:	2000      	movcs	r0, #0
   837ae:	f85d fb08 	ldr.w	pc, [sp], #8
   837b2:	bf00      	nop

000837b4 <__aeabi_fcmple>:
   837b4:	f84d ed08 	str.w	lr, [sp, #-8]!
   837b8:	f7ff ffe0 	bl	8377c <__aeabi_cfcmpeq>
   837bc:	bf94      	ite	ls
   837be:	2001      	movls	r0, #1
   837c0:	2000      	movhi	r0, #0
   837c2:	f85d fb08 	ldr.w	pc, [sp], #8
   837c6:	bf00      	nop

000837c8 <__aeabi_fcmpge>:
   837c8:	f84d ed08 	str.w	lr, [sp, #-8]!
   837cc:	f7ff ffd2 	bl	83774 <__aeabi_cfrcmple>
   837d0:	bf94      	ite	ls
   837d2:	2001      	movls	r0, #1
   837d4:	2000      	movhi	r0, #0
   837d6:	f85d fb08 	ldr.w	pc, [sp], #8
   837da:	bf00      	nop

000837dc <__aeabi_fcmpgt>:
   837dc:	f84d ed08 	str.w	lr, [sp, #-8]!
   837e0:	f7ff ffc8 	bl	83774 <__aeabi_cfrcmple>
   837e4:	bf34      	ite	cc
   837e6:	2001      	movcc	r0, #1
   837e8:	2000      	movcs	r0, #0
   837ea:	f85d fb08 	ldr.w	pc, [sp], #8
   837ee:	bf00      	nop

000837f0 <__aeabi_f2iz>:
   837f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
   837f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   837f8:	d30f      	bcc.n	8381a <__aeabi_f2iz+0x2a>
   837fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
   837fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   83802:	d90d      	bls.n	83820 <__aeabi_f2iz+0x30>
   83804:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83808:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8380c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   83810:	fa23 f002 	lsr.w	r0, r3, r2
   83814:	bf18      	it	ne
   83816:	4240      	negne	r0, r0
   83818:	4770      	bx	lr
   8381a:	f04f 0000 	mov.w	r0, #0
   8381e:	4770      	bx	lr
   83820:	f112 0f61 	cmn.w	r2, #97	; 0x61
   83824:	d101      	bne.n	8382a <__aeabi_f2iz+0x3a>
   83826:	0242      	lsls	r2, r0, #9
   83828:	d105      	bne.n	83836 <__aeabi_f2iz+0x46>
   8382a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8382e:	bf08      	it	eq
   83830:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83834:	4770      	bx	lr
   83836:	f04f 0000 	mov.w	r0, #0
   8383a:	4770      	bx	lr

0008383c <__aeabi_f2uiz>:
   8383c:	0042      	lsls	r2, r0, #1
   8383e:	d20e      	bcs.n	8385e <__aeabi_f2uiz+0x22>
   83840:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   83844:	d30b      	bcc.n	8385e <__aeabi_f2uiz+0x22>
   83846:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8384a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8384e:	d409      	bmi.n	83864 <__aeabi_f2uiz+0x28>
   83850:	ea4f 2300 	mov.w	r3, r0, lsl #8
   83854:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83858:	fa23 f002 	lsr.w	r0, r3, r2
   8385c:	4770      	bx	lr
   8385e:	f04f 0000 	mov.w	r0, #0
   83862:	4770      	bx	lr
   83864:	f112 0f61 	cmn.w	r2, #97	; 0x61
   83868:	d101      	bne.n	8386e <__aeabi_f2uiz+0x32>
   8386a:	0242      	lsls	r2, r0, #9
   8386c:	d102      	bne.n	83874 <__aeabi_f2uiz+0x38>
   8386e:	f04f 30ff 	mov.w	r0, #4294967295
   83872:	4770      	bx	lr
   83874:	f04f 0000 	mov.w	r0, #0
   83878:	4770      	bx	lr
   8387a:	bf00      	nop

0008387c <atof>:
   8387c:	2100      	movs	r1, #0
   8387e:	f001 ba17 	b.w	84cb0 <strtod>
   83882:	bf00      	nop

00083884 <__libc_init_array>:
   83884:	b570      	push	{r4, r5, r6, lr}
   83886:	4e0f      	ldr	r6, [pc, #60]	; (838c4 <__libc_init_array+0x40>)
   83888:	4d0f      	ldr	r5, [pc, #60]	; (838c8 <__libc_init_array+0x44>)
   8388a:	1b76      	subs	r6, r6, r5
   8388c:	10b6      	asrs	r6, r6, #2
   8388e:	d007      	beq.n	838a0 <__libc_init_array+0x1c>
   83890:	3d04      	subs	r5, #4
   83892:	2400      	movs	r4, #0
   83894:	3401      	adds	r4, #1
   83896:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8389a:	4798      	blx	r3
   8389c:	42a6      	cmp	r6, r4
   8389e:	d1f9      	bne.n	83894 <__libc_init_array+0x10>
   838a0:	4e0a      	ldr	r6, [pc, #40]	; (838cc <__libc_init_array+0x48>)
   838a2:	4d0b      	ldr	r5, [pc, #44]	; (838d0 <__libc_init_array+0x4c>)
   838a4:	f006 fdea 	bl	8a47c <_init>
   838a8:	1b76      	subs	r6, r6, r5
   838aa:	10b6      	asrs	r6, r6, #2
   838ac:	d008      	beq.n	838c0 <__libc_init_array+0x3c>
   838ae:	3d04      	subs	r5, #4
   838b0:	2400      	movs	r4, #0
   838b2:	3401      	adds	r4, #1
   838b4:	f855 3f04 	ldr.w	r3, [r5, #4]!
   838b8:	4798      	blx	r3
   838ba:	42a6      	cmp	r6, r4
   838bc:	d1f9      	bne.n	838b2 <__libc_init_array+0x2e>
   838be:	bd70      	pop	{r4, r5, r6, pc}
   838c0:	bd70      	pop	{r4, r5, r6, pc}
   838c2:	bf00      	nop
   838c4:	0008a488 	.word	0x0008a488
   838c8:	0008a488 	.word	0x0008a488
   838cc:	0008a490 	.word	0x0008a490
   838d0:	0008a488 	.word	0x0008a488

000838d4 <iprintf>:
   838d4:	b40f      	push	{r0, r1, r2, r3}
   838d6:	b510      	push	{r4, lr}
   838d8:	4b07      	ldr	r3, [pc, #28]	; (838f8 <iprintf+0x24>)
   838da:	b082      	sub	sp, #8
   838dc:	ac04      	add	r4, sp, #16
   838de:	f854 2b04 	ldr.w	r2, [r4], #4
   838e2:	6818      	ldr	r0, [r3, #0]
   838e4:	4623      	mov	r3, r4
   838e6:	6881      	ldr	r1, [r0, #8]
   838e8:	9401      	str	r4, [sp, #4]
   838ea:	f001 fa25 	bl	84d38 <_vfiprintf_r>
   838ee:	b002      	add	sp, #8
   838f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   838f4:	b004      	add	sp, #16
   838f6:	4770      	bx	lr
   838f8:	20070458 	.word	0x20070458

000838fc <iscanf>:
   838fc:	b40f      	push	{r0, r1, r2, r3}
   838fe:	b510      	push	{r4, lr}
   83900:	4b07      	ldr	r3, [pc, #28]	; (83920 <iscanf+0x24>)
   83902:	b082      	sub	sp, #8
   83904:	ac04      	add	r4, sp, #16
   83906:	f854 2b04 	ldr.w	r2, [r4], #4
   8390a:	6818      	ldr	r0, [r3, #0]
   8390c:	4623      	mov	r3, r4
   8390e:	6841      	ldr	r1, [r0, #4]
   83910:	9401      	str	r4, [sp, #4]
   83912:	f002 f879 	bl	85a08 <__svfiscanf_r>
   83916:	b002      	add	sp, #8
   83918:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8391c:	b004      	add	sp, #16
   8391e:	4770      	bx	lr
   83920:	20070458 	.word	0x20070458

00083924 <memcpy>:
   83924:	4684      	mov	ip, r0
   83926:	ea41 0300 	orr.w	r3, r1, r0
   8392a:	f013 0303 	ands.w	r3, r3, #3
   8392e:	d149      	bne.n	839c4 <memcpy+0xa0>
   83930:	3a40      	subs	r2, #64	; 0x40
   83932:	d323      	bcc.n	8397c <memcpy+0x58>
   83934:	680b      	ldr	r3, [r1, #0]
   83936:	6003      	str	r3, [r0, #0]
   83938:	684b      	ldr	r3, [r1, #4]
   8393a:	6043      	str	r3, [r0, #4]
   8393c:	688b      	ldr	r3, [r1, #8]
   8393e:	6083      	str	r3, [r0, #8]
   83940:	68cb      	ldr	r3, [r1, #12]
   83942:	60c3      	str	r3, [r0, #12]
   83944:	690b      	ldr	r3, [r1, #16]
   83946:	6103      	str	r3, [r0, #16]
   83948:	694b      	ldr	r3, [r1, #20]
   8394a:	6143      	str	r3, [r0, #20]
   8394c:	698b      	ldr	r3, [r1, #24]
   8394e:	6183      	str	r3, [r0, #24]
   83950:	69cb      	ldr	r3, [r1, #28]
   83952:	61c3      	str	r3, [r0, #28]
   83954:	6a0b      	ldr	r3, [r1, #32]
   83956:	6203      	str	r3, [r0, #32]
   83958:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8395a:	6243      	str	r3, [r0, #36]	; 0x24
   8395c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8395e:	6283      	str	r3, [r0, #40]	; 0x28
   83960:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83962:	62c3      	str	r3, [r0, #44]	; 0x2c
   83964:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83966:	6303      	str	r3, [r0, #48]	; 0x30
   83968:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8396a:	6343      	str	r3, [r0, #52]	; 0x34
   8396c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8396e:	6383      	str	r3, [r0, #56]	; 0x38
   83970:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83972:	63c3      	str	r3, [r0, #60]	; 0x3c
   83974:	3040      	adds	r0, #64	; 0x40
   83976:	3140      	adds	r1, #64	; 0x40
   83978:	3a40      	subs	r2, #64	; 0x40
   8397a:	d2db      	bcs.n	83934 <memcpy+0x10>
   8397c:	3230      	adds	r2, #48	; 0x30
   8397e:	d30b      	bcc.n	83998 <memcpy+0x74>
   83980:	680b      	ldr	r3, [r1, #0]
   83982:	6003      	str	r3, [r0, #0]
   83984:	684b      	ldr	r3, [r1, #4]
   83986:	6043      	str	r3, [r0, #4]
   83988:	688b      	ldr	r3, [r1, #8]
   8398a:	6083      	str	r3, [r0, #8]
   8398c:	68cb      	ldr	r3, [r1, #12]
   8398e:	60c3      	str	r3, [r0, #12]
   83990:	3010      	adds	r0, #16
   83992:	3110      	adds	r1, #16
   83994:	3a10      	subs	r2, #16
   83996:	d2f3      	bcs.n	83980 <memcpy+0x5c>
   83998:	320c      	adds	r2, #12
   8399a:	d305      	bcc.n	839a8 <memcpy+0x84>
   8399c:	f851 3b04 	ldr.w	r3, [r1], #4
   839a0:	f840 3b04 	str.w	r3, [r0], #4
   839a4:	3a04      	subs	r2, #4
   839a6:	d2f9      	bcs.n	8399c <memcpy+0x78>
   839a8:	3204      	adds	r2, #4
   839aa:	d008      	beq.n	839be <memcpy+0x9a>
   839ac:	07d2      	lsls	r2, r2, #31
   839ae:	bf1c      	itt	ne
   839b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   839b4:	f800 3b01 	strbne.w	r3, [r0], #1
   839b8:	d301      	bcc.n	839be <memcpy+0x9a>
   839ba:	880b      	ldrh	r3, [r1, #0]
   839bc:	8003      	strh	r3, [r0, #0]
   839be:	4660      	mov	r0, ip
   839c0:	4770      	bx	lr
   839c2:	bf00      	nop
   839c4:	2a08      	cmp	r2, #8
   839c6:	d313      	bcc.n	839f0 <memcpy+0xcc>
   839c8:	078b      	lsls	r3, r1, #30
   839ca:	d0b1      	beq.n	83930 <memcpy+0xc>
   839cc:	f010 0303 	ands.w	r3, r0, #3
   839d0:	d0ae      	beq.n	83930 <memcpy+0xc>
   839d2:	f1c3 0304 	rsb	r3, r3, #4
   839d6:	1ad2      	subs	r2, r2, r3
   839d8:	07db      	lsls	r3, r3, #31
   839da:	bf1c      	itt	ne
   839dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
   839e0:	f800 3b01 	strbne.w	r3, [r0], #1
   839e4:	d3a4      	bcc.n	83930 <memcpy+0xc>
   839e6:	f831 3b02 	ldrh.w	r3, [r1], #2
   839ea:	f820 3b02 	strh.w	r3, [r0], #2
   839ee:	e79f      	b.n	83930 <memcpy+0xc>
   839f0:	3a04      	subs	r2, #4
   839f2:	d3d9      	bcc.n	839a8 <memcpy+0x84>
   839f4:	3a01      	subs	r2, #1
   839f6:	f811 3b01 	ldrb.w	r3, [r1], #1
   839fa:	f800 3b01 	strb.w	r3, [r0], #1
   839fe:	d2f9      	bcs.n	839f4 <memcpy+0xd0>
   83a00:	780b      	ldrb	r3, [r1, #0]
   83a02:	7003      	strb	r3, [r0, #0]
   83a04:	784b      	ldrb	r3, [r1, #1]
   83a06:	7043      	strb	r3, [r0, #1]
   83a08:	788b      	ldrb	r3, [r1, #2]
   83a0a:	7083      	strb	r3, [r0, #2]
   83a0c:	4660      	mov	r0, ip
   83a0e:	4770      	bx	lr

00083a10 <memset>:
   83a10:	b4f0      	push	{r4, r5, r6, r7}
   83a12:	0784      	lsls	r4, r0, #30
   83a14:	d043      	beq.n	83a9e <memset+0x8e>
   83a16:	1e54      	subs	r4, r2, #1
   83a18:	2a00      	cmp	r2, #0
   83a1a:	d03e      	beq.n	83a9a <memset+0x8a>
   83a1c:	b2cd      	uxtb	r5, r1
   83a1e:	4603      	mov	r3, r0
   83a20:	e003      	b.n	83a2a <memset+0x1a>
   83a22:	1e62      	subs	r2, r4, #1
   83a24:	2c00      	cmp	r4, #0
   83a26:	d038      	beq.n	83a9a <memset+0x8a>
   83a28:	4614      	mov	r4, r2
   83a2a:	f803 5b01 	strb.w	r5, [r3], #1
   83a2e:	079a      	lsls	r2, r3, #30
   83a30:	d1f7      	bne.n	83a22 <memset+0x12>
   83a32:	2c03      	cmp	r4, #3
   83a34:	d92a      	bls.n	83a8c <memset+0x7c>
   83a36:	b2cd      	uxtb	r5, r1
   83a38:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83a3c:	2c0f      	cmp	r4, #15
   83a3e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83a42:	d915      	bls.n	83a70 <memset+0x60>
   83a44:	f1a4 0710 	sub.w	r7, r4, #16
   83a48:	093f      	lsrs	r7, r7, #4
   83a4a:	f103 0610 	add.w	r6, r3, #16
   83a4e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83a52:	461a      	mov	r2, r3
   83a54:	6015      	str	r5, [r2, #0]
   83a56:	6055      	str	r5, [r2, #4]
   83a58:	6095      	str	r5, [r2, #8]
   83a5a:	60d5      	str	r5, [r2, #12]
   83a5c:	3210      	adds	r2, #16
   83a5e:	42b2      	cmp	r2, r6
   83a60:	d1f8      	bne.n	83a54 <memset+0x44>
   83a62:	f004 040f 	and.w	r4, r4, #15
   83a66:	3701      	adds	r7, #1
   83a68:	2c03      	cmp	r4, #3
   83a6a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   83a6e:	d90d      	bls.n	83a8c <memset+0x7c>
   83a70:	461e      	mov	r6, r3
   83a72:	4622      	mov	r2, r4
   83a74:	3a04      	subs	r2, #4
   83a76:	2a03      	cmp	r2, #3
   83a78:	f846 5b04 	str.w	r5, [r6], #4
   83a7c:	d8fa      	bhi.n	83a74 <memset+0x64>
   83a7e:	1f22      	subs	r2, r4, #4
   83a80:	f022 0203 	bic.w	r2, r2, #3
   83a84:	3204      	adds	r2, #4
   83a86:	4413      	add	r3, r2
   83a88:	f004 0403 	and.w	r4, r4, #3
   83a8c:	b12c      	cbz	r4, 83a9a <memset+0x8a>
   83a8e:	b2c9      	uxtb	r1, r1
   83a90:	441c      	add	r4, r3
   83a92:	f803 1b01 	strb.w	r1, [r3], #1
   83a96:	42a3      	cmp	r3, r4
   83a98:	d1fb      	bne.n	83a92 <memset+0x82>
   83a9a:	bcf0      	pop	{r4, r5, r6, r7}
   83a9c:	4770      	bx	lr
   83a9e:	4614      	mov	r4, r2
   83aa0:	4603      	mov	r3, r0
   83aa2:	e7c6      	b.n	83a32 <memset+0x22>

00083aa4 <setbuf>:
   83aa4:	2900      	cmp	r1, #0
   83aa6:	bf0c      	ite	eq
   83aa8:	2202      	moveq	r2, #2
   83aaa:	2200      	movne	r2, #0
   83aac:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83ab0:	f000 b800 	b.w	83ab4 <setvbuf>

00083ab4 <setvbuf>:
   83ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83ab8:	4d3c      	ldr	r5, [pc, #240]	; (83bac <setvbuf+0xf8>)
   83aba:	4604      	mov	r4, r0
   83abc:	682d      	ldr	r5, [r5, #0]
   83abe:	4688      	mov	r8, r1
   83ac0:	4616      	mov	r6, r2
   83ac2:	461f      	mov	r7, r3
   83ac4:	b115      	cbz	r5, 83acc <setvbuf+0x18>
   83ac6:	6bab      	ldr	r3, [r5, #56]	; 0x38
   83ac8:	2b00      	cmp	r3, #0
   83aca:	d04f      	beq.n	83b6c <setvbuf+0xb8>
   83acc:	2e02      	cmp	r6, #2
   83ace:	d830      	bhi.n	83b32 <setvbuf+0x7e>
   83ad0:	2f00      	cmp	r7, #0
   83ad2:	db2e      	blt.n	83b32 <setvbuf+0x7e>
   83ad4:	4628      	mov	r0, r5
   83ad6:	4621      	mov	r1, r4
   83ad8:	f002 fd78 	bl	865cc <_fflush_r>
   83adc:	89a3      	ldrh	r3, [r4, #12]
   83ade:	2200      	movs	r2, #0
   83ae0:	6062      	str	r2, [r4, #4]
   83ae2:	61a2      	str	r2, [r4, #24]
   83ae4:	061a      	lsls	r2, r3, #24
   83ae6:	d428      	bmi.n	83b3a <setvbuf+0x86>
   83ae8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83aec:	b29b      	uxth	r3, r3
   83aee:	2e02      	cmp	r6, #2
   83af0:	81a3      	strh	r3, [r4, #12]
   83af2:	d02d      	beq.n	83b50 <setvbuf+0x9c>
   83af4:	f1b8 0f00 	cmp.w	r8, #0
   83af8:	d03c      	beq.n	83b74 <setvbuf+0xc0>
   83afa:	2e01      	cmp	r6, #1
   83afc:	d013      	beq.n	83b26 <setvbuf+0x72>
   83afe:	b29b      	uxth	r3, r3
   83b00:	f003 0008 	and.w	r0, r3, #8
   83b04:	4a2a      	ldr	r2, [pc, #168]	; (83bb0 <setvbuf+0xfc>)
   83b06:	b280      	uxth	r0, r0
   83b08:	63ea      	str	r2, [r5, #60]	; 0x3c
   83b0a:	f8c4 8000 	str.w	r8, [r4]
   83b0e:	f8c4 8010 	str.w	r8, [r4, #16]
   83b12:	6167      	str	r7, [r4, #20]
   83b14:	b178      	cbz	r0, 83b36 <setvbuf+0x82>
   83b16:	f013 0f03 	tst.w	r3, #3
   83b1a:	bf18      	it	ne
   83b1c:	2700      	movne	r7, #0
   83b1e:	60a7      	str	r7, [r4, #8]
   83b20:	2000      	movs	r0, #0
   83b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b26:	f043 0301 	orr.w	r3, r3, #1
   83b2a:	427a      	negs	r2, r7
   83b2c:	81a3      	strh	r3, [r4, #12]
   83b2e:	61a2      	str	r2, [r4, #24]
   83b30:	e7e5      	b.n	83afe <setvbuf+0x4a>
   83b32:	f04f 30ff 	mov.w	r0, #4294967295
   83b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b3a:	4628      	mov	r0, r5
   83b3c:	6921      	ldr	r1, [r4, #16]
   83b3e:	f002 ff7f 	bl	86a40 <_free_r>
   83b42:	89a3      	ldrh	r3, [r4, #12]
   83b44:	2e02      	cmp	r6, #2
   83b46:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83b4a:	b29b      	uxth	r3, r3
   83b4c:	81a3      	strh	r3, [r4, #12]
   83b4e:	d1d1      	bne.n	83af4 <setvbuf+0x40>
   83b50:	2000      	movs	r0, #0
   83b52:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83b56:	f043 0302 	orr.w	r3, r3, #2
   83b5a:	2500      	movs	r5, #0
   83b5c:	2101      	movs	r1, #1
   83b5e:	81a3      	strh	r3, [r4, #12]
   83b60:	60a5      	str	r5, [r4, #8]
   83b62:	6022      	str	r2, [r4, #0]
   83b64:	6122      	str	r2, [r4, #16]
   83b66:	6161      	str	r1, [r4, #20]
   83b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b6c:	4628      	mov	r0, r5
   83b6e:	f002 fd5b 	bl	86628 <__sinit>
   83b72:	e7ab      	b.n	83acc <setvbuf+0x18>
   83b74:	2f00      	cmp	r7, #0
   83b76:	bf08      	it	eq
   83b78:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   83b7c:	4638      	mov	r0, r7
   83b7e:	f003 fe3d 	bl	877fc <malloc>
   83b82:	4680      	mov	r8, r0
   83b84:	b128      	cbz	r0, 83b92 <setvbuf+0xde>
   83b86:	89a3      	ldrh	r3, [r4, #12]
   83b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83b8c:	b29b      	uxth	r3, r3
   83b8e:	81a3      	strh	r3, [r4, #12]
   83b90:	e7b3      	b.n	83afa <setvbuf+0x46>
   83b92:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83b96:	f003 fe31 	bl	877fc <malloc>
   83b9a:	4680      	mov	r8, r0
   83b9c:	b918      	cbnz	r0, 83ba6 <setvbuf+0xf2>
   83b9e:	89a3      	ldrh	r3, [r4, #12]
   83ba0:	f04f 30ff 	mov.w	r0, #4294967295
   83ba4:	e7d5      	b.n	83b52 <setvbuf+0x9e>
   83ba6:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83baa:	e7ec      	b.n	83b86 <setvbuf+0xd2>
   83bac:	20070458 	.word	0x20070458
   83bb0:	0008661d 	.word	0x0008661d

00083bb4 <strlen>:
   83bb4:	f020 0103 	bic.w	r1, r0, #3
   83bb8:	f010 0003 	ands.w	r0, r0, #3
   83bbc:	f1c0 0000 	rsb	r0, r0, #0
   83bc0:	f851 3b04 	ldr.w	r3, [r1], #4
   83bc4:	f100 0c04 	add.w	ip, r0, #4
   83bc8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83bcc:	f06f 0200 	mvn.w	r2, #0
   83bd0:	bf1c      	itt	ne
   83bd2:	fa22 f20c 	lsrne.w	r2, r2, ip
   83bd6:	4313      	orrne	r3, r2
   83bd8:	f04f 0c01 	mov.w	ip, #1
   83bdc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83be0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83be4:	eba3 020c 	sub.w	r2, r3, ip
   83be8:	ea22 0203 	bic.w	r2, r2, r3
   83bec:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83bf0:	bf04      	itt	eq
   83bf2:	f851 3b04 	ldreq.w	r3, [r1], #4
   83bf6:	3004      	addeq	r0, #4
   83bf8:	d0f4      	beq.n	83be4 <strlen+0x30>
   83bfa:	f013 0fff 	tst.w	r3, #255	; 0xff
   83bfe:	bf1f      	itttt	ne
   83c00:	3001      	addne	r0, #1
   83c02:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   83c06:	3001      	addne	r0, #1
   83c08:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   83c0c:	bf18      	it	ne
   83c0e:	3001      	addne	r0, #1
   83c10:	4770      	bx	lr
   83c12:	bf00      	nop

00083c14 <strncmp>:
   83c14:	b430      	push	{r4, r5}
   83c16:	2a00      	cmp	r2, #0
   83c18:	d04a      	beq.n	83cb0 <strncmp+0x9c>
   83c1a:	ea40 0301 	orr.w	r3, r0, r1
   83c1e:	f013 0303 	ands.w	r3, r3, #3
   83c22:	d12d      	bne.n	83c80 <strncmp+0x6c>
   83c24:	2a03      	cmp	r2, #3
   83c26:	d92b      	bls.n	83c80 <strncmp+0x6c>
   83c28:	6804      	ldr	r4, [r0, #0]
   83c2a:	680d      	ldr	r5, [r1, #0]
   83c2c:	42ac      	cmp	r4, r5
   83c2e:	d127      	bne.n	83c80 <strncmp+0x6c>
   83c30:	3a04      	subs	r2, #4
   83c32:	d03d      	beq.n	83cb0 <strncmp+0x9c>
   83c34:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
   83c38:	ea25 0404 	bic.w	r4, r5, r4
   83c3c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
   83c40:	d13c      	bne.n	83cbc <strncmp+0xa8>
   83c42:	460c      	mov	r4, r1
   83c44:	4603      	mov	r3, r0
   83c46:	e00e      	b.n	83c66 <strncmp+0x52>
   83c48:	685b      	ldr	r3, [r3, #4]
   83c4a:	6864      	ldr	r4, [r4, #4]
   83c4c:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
   83c50:	42a3      	cmp	r3, r4
   83c52:	ea25 0503 	bic.w	r5, r5, r3
   83c56:	d113      	bne.n	83c80 <strncmp+0x6c>
   83c58:	3a04      	subs	r2, #4
   83c5a:	d029      	beq.n	83cb0 <strncmp+0x9c>
   83c5c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   83c60:	d129      	bne.n	83cb6 <strncmp+0xa2>
   83c62:	4603      	mov	r3, r0
   83c64:	460c      	mov	r4, r1
   83c66:	2a03      	cmp	r2, #3
   83c68:	f100 0004 	add.w	r0, r0, #4
   83c6c:	f101 0104 	add.w	r1, r1, #4
   83c70:	d8ea      	bhi.n	83c48 <strncmp+0x34>
   83c72:	1e55      	subs	r5, r2, #1
   83c74:	b92a      	cbnz	r2, 83c82 <strncmp+0x6e>
   83c76:	7918      	ldrb	r0, [r3, #4]
   83c78:	7922      	ldrb	r2, [r4, #4]
   83c7a:	1a80      	subs	r0, r0, r2
   83c7c:	bc30      	pop	{r4, r5}
   83c7e:	4770      	bx	lr
   83c80:	1e55      	subs	r5, r2, #1
   83c82:	7803      	ldrb	r3, [r0, #0]
   83c84:	780a      	ldrb	r2, [r1, #0]
   83c86:	4293      	cmp	r3, r2
   83c88:	d11a      	bne.n	83cc0 <strncmp+0xac>
   83c8a:	b1dd      	cbz	r5, 83cc4 <strncmp+0xb0>
   83c8c:	b1b3      	cbz	r3, 83cbc <strncmp+0xa8>
   83c8e:	1c6c      	adds	r4, r5, #1
   83c90:	440c      	add	r4, r1
   83c92:	1c8b      	adds	r3, r1, #2
   83c94:	4601      	mov	r1, r0
   83c96:	e004      	b.n	83ca2 <strncmp+0x8e>
   83c98:	42a3      	cmp	r3, r4
   83c9a:	d00c      	beq.n	83cb6 <strncmp+0xa2>
   83c9c:	3301      	adds	r3, #1
   83c9e:	2800      	cmp	r0, #0
   83ca0:	d0ec      	beq.n	83c7c <strncmp+0x68>
   83ca2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   83ca6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
   83caa:	4290      	cmp	r0, r2
   83cac:	d0f4      	beq.n	83c98 <strncmp+0x84>
   83cae:	e7e4      	b.n	83c7a <strncmp+0x66>
   83cb0:	4610      	mov	r0, r2
   83cb2:	bc30      	pop	{r4, r5}
   83cb4:	4770      	bx	lr
   83cb6:	2000      	movs	r0, #0
   83cb8:	bc30      	pop	{r4, r5}
   83cba:	4770      	bx	lr
   83cbc:	4618      	mov	r0, r3
   83cbe:	e7dd      	b.n	83c7c <strncmp+0x68>
   83cc0:	4618      	mov	r0, r3
   83cc2:	e7da      	b.n	83c7a <strncmp+0x66>
   83cc4:	4628      	mov	r0, r5
   83cc6:	e7d9      	b.n	83c7c <strncmp+0x68>

00083cc8 <strncpy>:
   83cc8:	ea40 0301 	orr.w	r3, r0, r1
   83ccc:	079b      	lsls	r3, r3, #30
   83cce:	b470      	push	{r4, r5, r6}
   83cd0:	d12a      	bne.n	83d28 <strncpy+0x60>
   83cd2:	2a03      	cmp	r2, #3
   83cd4:	d928      	bls.n	83d28 <strncpy+0x60>
   83cd6:	460c      	mov	r4, r1
   83cd8:	4603      	mov	r3, r0
   83cda:	4621      	mov	r1, r4
   83cdc:	f854 5b04 	ldr.w	r5, [r4], #4
   83ce0:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   83ce4:	ea26 0605 	bic.w	r6, r6, r5
   83ce8:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   83cec:	d105      	bne.n	83cfa <strncpy+0x32>
   83cee:	3a04      	subs	r2, #4
   83cf0:	2a03      	cmp	r2, #3
   83cf2:	f843 5b04 	str.w	r5, [r3], #4
   83cf6:	4621      	mov	r1, r4
   83cf8:	d8ef      	bhi.n	83cda <strncpy+0x12>
   83cfa:	b19a      	cbz	r2, 83d24 <strncpy+0x5c>
   83cfc:	780c      	ldrb	r4, [r1, #0]
   83cfe:	3a01      	subs	r2, #1
   83d00:	701c      	strb	r4, [r3, #0]
   83d02:	3301      	adds	r3, #1
   83d04:	b13c      	cbz	r4, 83d16 <strncpy+0x4e>
   83d06:	b16a      	cbz	r2, 83d24 <strncpy+0x5c>
   83d08:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83d0c:	3a01      	subs	r2, #1
   83d0e:	f803 4b01 	strb.w	r4, [r3], #1
   83d12:	2c00      	cmp	r4, #0
   83d14:	d1f7      	bne.n	83d06 <strncpy+0x3e>
   83d16:	b12a      	cbz	r2, 83d24 <strncpy+0x5c>
   83d18:	441a      	add	r2, r3
   83d1a:	2100      	movs	r1, #0
   83d1c:	f803 1b01 	strb.w	r1, [r3], #1
   83d20:	4293      	cmp	r3, r2
   83d22:	d1fb      	bne.n	83d1c <strncpy+0x54>
   83d24:	bc70      	pop	{r4, r5, r6}
   83d26:	4770      	bx	lr
   83d28:	4603      	mov	r3, r0
   83d2a:	e7e6      	b.n	83cfa <strncpy+0x32>

00083d2c <sulp>:
   83d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83d30:	460d      	mov	r5, r1
   83d32:	4690      	mov	r8, r2
   83d34:	f004 fbf6 	bl	88524 <__ulp>
   83d38:	4606      	mov	r6, r0
   83d3a:	460f      	mov	r7, r1
   83d3c:	f1b8 0f00 	cmp.w	r8, #0
   83d40:	d00f      	beq.n	83d62 <sulp+0x36>
   83d42:	f3c5 530a 	ubfx	r3, r5, #20, #11
   83d46:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   83d4a:	2b00      	cmp	r3, #0
   83d4c:	dd09      	ble.n	83d62 <sulp+0x36>
   83d4e:	051c      	lsls	r4, r3, #20
   83d50:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
   83d54:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
   83d58:	2200      	movs	r2, #0
   83d5a:	f7ff f813 	bl	82d84 <__aeabi_dmul>
   83d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d62:	4630      	mov	r0, r6
   83d64:	4639      	mov	r1, r7
   83d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d6a:	bf00      	nop
   83d6c:	0000      	movs	r0, r0
	...

00083d70 <_strtod_r>:
   83d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d74:	b09f      	sub	sp, #124	; 0x7c
   83d76:	460d      	mov	r5, r1
   83d78:	9119      	str	r1, [sp, #100]	; 0x64
   83d7a:	4683      	mov	fp, r0
   83d7c:	9205      	str	r2, [sp, #20]
   83d7e:	2000      	movs	r0, #0
   83d80:	460a      	mov	r2, r1
   83d82:	2100      	movs	r1, #0
   83d84:	e9cd 0102 	strd	r0, r1, [sp, #8]
   83d88:	2300      	movs	r3, #0
   83d8a:	931a      	str	r3, [sp, #104]	; 0x68
   83d8c:	4616      	mov	r6, r2
   83d8e:	f812 4b01 	ldrb.w	r4, [r2], #1
   83d92:	2c2d      	cmp	r4, #45	; 0x2d
   83d94:	f200 8158 	bhi.w	84048 <_strtod_r+0x2d8>
   83d98:	e8df f014 	tbh	[pc, r4, lsl #1]
   83d9c:	01560039 	.word	0x01560039
   83da0:	01560156 	.word	0x01560156
   83da4:	01560156 	.word	0x01560156
   83da8:	01560156 	.word	0x01560156
   83dac:	007c0156 	.word	0x007c0156
   83db0:	007c007c 	.word	0x007c007c
   83db4:	007c007c 	.word	0x007c007c
   83db8:	01560156 	.word	0x01560156
   83dbc:	01560156 	.word	0x01560156
   83dc0:	01560156 	.word	0x01560156
   83dc4:	01560156 	.word	0x01560156
   83dc8:	01560156 	.word	0x01560156
   83dcc:	01560156 	.word	0x01560156
   83dd0:	01560156 	.word	0x01560156
   83dd4:	01560156 	.word	0x01560156
   83dd8:	01560156 	.word	0x01560156
   83ddc:	0156007c 	.word	0x0156007c
   83de0:	01560156 	.word	0x01560156
   83de4:	01560156 	.word	0x01560156
   83de8:	01560156 	.word	0x01560156
   83dec:	01560156 	.word	0x01560156
   83df0:	004d0156 	.word	0x004d0156
   83df4:	007e0156 	.word	0x007e0156
   83df8:	2300      	movs	r3, #0
   83dfa:	2101      	movs	r1, #1
   83dfc:	469a      	mov	sl, r3
   83dfe:	910b      	str	r1, [sp, #44]	; 0x2c
   83e00:	2800      	cmp	r0, #0
   83e02:	f040 8151 	bne.w	840a8 <_strtod_r+0x338>
   83e06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   83e08:	2a00      	cmp	r2, #0
   83e0a:	f040 814d 	bne.w	840a8 <_strtod_r+0x338>
   83e0e:	2000      	movs	r0, #0
   83e10:	f04f 0800 	mov.w	r8, #0
   83e14:	f04f 0900 	mov.w	r9, #0
   83e18:	9519      	str	r5, [sp, #100]	; 0x64
   83e1a:	9007      	str	r0, [sp, #28]
   83e1c:	9905      	ldr	r1, [sp, #20]
   83e1e:	b109      	cbz	r1, 83e24 <_strtod_r+0xb4>
   83e20:	9b19      	ldr	r3, [sp, #100]	; 0x64
   83e22:	600b      	str	r3, [r1, #0]
   83e24:	9a07      	ldr	r2, [sp, #28]
   83e26:	2a00      	cmp	r2, #0
   83e28:	f040 809e 	bne.w	83f68 <_strtod_r+0x1f8>
   83e2c:	4640      	mov	r0, r8
   83e2e:	4649      	mov	r1, r9
   83e30:	b01f      	add	sp, #124	; 0x7c
   83e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e36:	2300      	movs	r3, #0
   83e38:	9307      	str	r3, [sp, #28]
   83e3a:	1c73      	adds	r3, r6, #1
   83e3c:	9319      	str	r3, [sp, #100]	; 0x64
   83e3e:	7874      	ldrb	r4, [r6, #1]
   83e40:	2c00      	cmp	r4, #0
   83e42:	d0e4      	beq.n	83e0e <_strtod_r+0x9e>
   83e44:	2c30      	cmp	r4, #48	; 0x30
   83e46:	461e      	mov	r6, r3
   83e48:	f000 8103 	beq.w	84052 <_strtod_r+0x2e2>
   83e4c:	2300      	movs	r3, #0
   83e4e:	9606      	str	r6, [sp, #24]
   83e50:	930a      	str	r3, [sp, #40]	; 0x28
   83e52:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
   83e56:	2700      	movs	r7, #0
   83e58:	2b09      	cmp	r3, #9
   83e5a:	46b9      	mov	r9, r7
   83e5c:	463e      	mov	r6, r7
   83e5e:	d81e      	bhi.n	83e9e <_strtod_r+0x12e>
   83e60:	9806      	ldr	r0, [sp, #24]
   83e62:	1c43      	adds	r3, r0, #1
   83e64:	e00e      	b.n	83e84 <_strtod_r+0x114>
   83e66:	eb09 0989 	add.w	r9, r9, r9, lsl #2
   83e6a:	eb04 0949 	add.w	r9, r4, r9, lsl #1
   83e6e:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
   83e72:	9319      	str	r3, [sp, #100]	; 0x64
   83e74:	4698      	mov	r8, r3
   83e76:	f813 4b01 	ldrb.w	r4, [r3], #1
   83e7a:	3601      	adds	r6, #1
   83e7c:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
   83e80:	2a09      	cmp	r2, #9
   83e82:	d80e      	bhi.n	83ea2 <_strtod_r+0x132>
   83e84:	2e08      	cmp	r6, #8
   83e86:	ddee      	ble.n	83e66 <_strtod_r+0xf6>
   83e88:	eb07 0787 	add.w	r7, r7, r7, lsl #2
   83e8c:	eb04 0747 	add.w	r7, r4, r7, lsl #1
   83e90:	3f30      	subs	r7, #48	; 0x30
   83e92:	e7ee      	b.n	83e72 <_strtod_r+0x102>
   83e94:	9219      	str	r2, [sp, #100]	; 0x64
   83e96:	e779      	b.n	83d8c <_strtod_r+0x1c>
   83e98:	2201      	movs	r2, #1
   83e9a:	9207      	str	r2, [sp, #28]
   83e9c:	e7cd      	b.n	83e3a <_strtod_r+0xca>
   83e9e:	f8dd 8018 	ldr.w	r8, [sp, #24]
   83ea2:	4658      	mov	r0, fp
   83ea4:	f003 fc36 	bl	87714 <_localeconv_r>
   83ea8:	f8d0 a000 	ldr.w	sl, [r0]
   83eac:	4658      	mov	r0, fp
   83eae:	f003 fc31 	bl	87714 <_localeconv_r>
   83eb2:	6800      	ldr	r0, [r0, #0]
   83eb4:	f7ff fe7e 	bl	83bb4 <strlen>
   83eb8:	4651      	mov	r1, sl
   83eba:	4602      	mov	r2, r0
   83ebc:	4640      	mov	r0, r8
   83ebe:	f7ff fea9 	bl	83c14 <strncmp>
   83ec2:	4680      	mov	r8, r0
   83ec4:	2800      	cmp	r0, #0
   83ec6:	f000 8146 	beq.w	84156 <_strtod_r+0x3e6>
   83eca:	2000      	movs	r0, #0
   83ecc:	4603      	mov	r3, r0
   83ece:	900b      	str	r0, [sp, #44]	; 0x2c
   83ed0:	46b2      	mov	sl, r6
   83ed2:	f024 0220 	bic.w	r2, r4, #32
   83ed6:	2a45      	cmp	r2, #69	; 0x45
   83ed8:	f000 80e2 	beq.w	840a0 <_strtod_r+0x330>
   83edc:	2100      	movs	r1, #0
   83ede:	f1ba 0f00 	cmp.w	sl, #0
   83ee2:	d055      	beq.n	83f90 <_strtod_r+0x220>
   83ee4:	1acb      	subs	r3, r1, r3
   83ee6:	4648      	mov	r0, r9
   83ee8:	9308      	str	r3, [sp, #32]
   83eea:	f7fe fed5 	bl	82c98 <__aeabi_ui2d>
   83eee:	f1ba 0f10 	cmp.w	sl, #16
   83ef2:	bfb4      	ite	lt
   83ef4:	46d0      	movlt	r8, sl
   83ef6:	f04f 0810 	movge.w	r8, #16
   83efa:	2e00      	cmp	r6, #0
   83efc:	bf08      	it	eq
   83efe:	4656      	moveq	r6, sl
   83f00:	f1b8 0f09 	cmp.w	r8, #9
   83f04:	e9cd 0102 	strd	r0, r1, [sp, #8]
   83f08:	dd13      	ble.n	83f32 <_strtod_r+0x1c2>
   83f0a:	4ba0      	ldr	r3, [pc, #640]	; (8418c <_strtod_r+0x41c>)
   83f0c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
   83f10:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
   83f14:	f7fe ff36 	bl	82d84 <__aeabi_dmul>
   83f18:	4604      	mov	r4, r0
   83f1a:	4638      	mov	r0, r7
   83f1c:	460d      	mov	r5, r1
   83f1e:	f7fe febb 	bl	82c98 <__aeabi_ui2d>
   83f22:	4602      	mov	r2, r0
   83f24:	460b      	mov	r3, r1
   83f26:	4620      	mov	r0, r4
   83f28:	4629      	mov	r1, r5
   83f2a:	f7fe fd79 	bl	82a20 <__adddf3>
   83f2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
   83f32:	f1ba 0f0f 	cmp.w	sl, #15
   83f36:	f300 812b 	bgt.w	84190 <_strtod_r+0x420>
   83f3a:	9908      	ldr	r1, [sp, #32]
   83f3c:	2900      	cmp	r1, #0
   83f3e:	f000 80ac 	beq.w	8409a <_strtod_r+0x32a>
   83f42:	f340 8581 	ble.w	84a48 <_strtod_r+0xcd8>
   83f46:	9a08      	ldr	r2, [sp, #32]
   83f48:	2a16      	cmp	r2, #22
   83f4a:	f300 84f1 	bgt.w	84930 <_strtod_r+0xbc0>
   83f4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   83f52:	498e      	ldr	r1, [pc, #568]	; (8418c <_strtod_r+0x41c>)
   83f54:	9808      	ldr	r0, [sp, #32]
   83f56:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
   83f5a:	e9da 0100 	ldrd	r0, r1, [sl]
   83f5e:	f7fe ff11 	bl	82d84 <__aeabi_dmul>
   83f62:	4680      	mov	r8, r0
   83f64:	4689      	mov	r9, r1
   83f66:	e759      	b.n	83e1c <_strtod_r+0xac>
   83f68:	4640      	mov	r0, r8
   83f6a:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
   83f6e:	b01f      	add	sp, #124	; 0x7c
   83f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f74:	4633      	mov	r3, r6
   83f76:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
   83f7a:	2a08      	cmp	r2, #8
   83f7c:	f240 833d 	bls.w	845fa <_strtod_r+0x88a>
   83f80:	f024 0220 	bic.w	r2, r4, #32
   83f84:	2a45      	cmp	r2, #69	; 0x45
   83f86:	4618      	mov	r0, r3
   83f88:	f43f af36 	beq.w	83df8 <_strtod_r+0x88>
   83f8c:	2101      	movs	r1, #1
   83f8e:	910b      	str	r1, [sp, #44]	; 0x2c
   83f90:	2800      	cmp	r0, #0
   83f92:	d171      	bne.n	84078 <_strtod_r+0x308>
   83f94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   83f96:	2b00      	cmp	r3, #0
   83f98:	d16e      	bne.n	84078 <_strtod_r+0x308>
   83f9a:	980b      	ldr	r0, [sp, #44]	; 0x2c
   83f9c:	2800      	cmp	r0, #0
   83f9e:	f47f af36 	bne.w	83e0e <_strtod_r+0x9e>
   83fa2:	3c49      	subs	r4, #73	; 0x49
   83fa4:	2c25      	cmp	r4, #37	; 0x25
   83fa6:	f63f af32 	bhi.w	83e0e <_strtod_r+0x9e>
   83faa:	a101      	add	r1, pc, #4	; (adr r1, 83fb0 <_strtod_r+0x240>)
   83fac:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
   83fb0:	00084675 	.word	0x00084675
   83fb4:	00083e0f 	.word	0x00083e0f
   83fb8:	00083e0f 	.word	0x00083e0f
   83fbc:	00083e0f 	.word	0x00083e0f
   83fc0:	00083e0f 	.word	0x00083e0f
   83fc4:	0008463d 	.word	0x0008463d
   83fc8:	00083e0f 	.word	0x00083e0f
   83fcc:	00083e0f 	.word	0x00083e0f
   83fd0:	00083e0f 	.word	0x00083e0f
   83fd4:	00083e0f 	.word	0x00083e0f
   83fd8:	00083e0f 	.word	0x00083e0f
   83fdc:	00083e0f 	.word	0x00083e0f
   83fe0:	00083e0f 	.word	0x00083e0f
   83fe4:	00083e0f 	.word	0x00083e0f
   83fe8:	00083e0f 	.word	0x00083e0f
   83fec:	00083e0f 	.word	0x00083e0f
   83ff0:	00083e0f 	.word	0x00083e0f
   83ff4:	00083e0f 	.word	0x00083e0f
   83ff8:	00083e0f 	.word	0x00083e0f
   83ffc:	00083e0f 	.word	0x00083e0f
   84000:	00083e0f 	.word	0x00083e0f
   84004:	00083e0f 	.word	0x00083e0f
   84008:	00083e0f 	.word	0x00083e0f
   8400c:	00083e0f 	.word	0x00083e0f
   84010:	00083e0f 	.word	0x00083e0f
   84014:	00083e0f 	.word	0x00083e0f
   84018:	00083e0f 	.word	0x00083e0f
   8401c:	00083e0f 	.word	0x00083e0f
   84020:	00083e0f 	.word	0x00083e0f
   84024:	00083e0f 	.word	0x00083e0f
   84028:	00083e0f 	.word	0x00083e0f
   8402c:	00083e0f 	.word	0x00083e0f
   84030:	00084675 	.word	0x00084675
   84034:	00083e0f 	.word	0x00083e0f
   84038:	00083e0f 	.word	0x00083e0f
   8403c:	00083e0f 	.word	0x00083e0f
   84040:	00083e0f 	.word	0x00083e0f
   84044:	0008463d 	.word	0x0008463d
   84048:	2000      	movs	r0, #0
   8404a:	2c30      	cmp	r4, #48	; 0x30
   8404c:	9007      	str	r0, [sp, #28]
   8404e:	f47f aefd 	bne.w	83e4c <_strtod_r+0xdc>
   84052:	7873      	ldrb	r3, [r6, #1]
   84054:	2b58      	cmp	r3, #88	; 0x58
   84056:	f000 8337 	beq.w	846c8 <_strtod_r+0x958>
   8405a:	2b78      	cmp	r3, #120	; 0x78
   8405c:	f000 8334 	beq.w	846c8 <_strtod_r+0x958>
   84060:	3601      	adds	r6, #1
   84062:	9619      	str	r6, [sp, #100]	; 0x64
   84064:	4633      	mov	r3, r6
   84066:	f816 4b01 	ldrb.w	r4, [r6], #1
   8406a:	2c30      	cmp	r4, #48	; 0x30
   8406c:	d0f9      	beq.n	84062 <_strtod_r+0x2f2>
   8406e:	b11c      	cbz	r4, 84078 <_strtod_r+0x308>
   84070:	9306      	str	r3, [sp, #24]
   84072:	2301      	movs	r3, #1
   84074:	930a      	str	r3, [sp, #40]	; 0x28
   84076:	e6ec      	b.n	83e52 <_strtod_r+0xe2>
   84078:	f04f 0800 	mov.w	r8, #0
   8407c:	f04f 0900 	mov.w	r9, #0
   84080:	e6cc      	b.n	83e1c <_strtod_r+0xac>
   84082:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   84086:	f04f 30ff 	mov.w	r0, #4294967295
   8408a:	9303      	str	r3, [sp, #12]
   8408c:	9002      	str	r0, [sp, #8]
   8408e:	0722      	lsls	r2, r4, #28
   84090:	bf42      	ittt	mi
   84092:	9903      	ldrmi	r1, [sp, #12]
   84094:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
   84098:	9103      	strmi	r1, [sp, #12]
   8409a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   8409e:	e6bd      	b.n	83e1c <_strtod_r+0xac>
   840a0:	f1ba 0f00 	cmp.w	sl, #0
   840a4:	f43f aeac 	beq.w	83e00 <_strtod_r+0x90>
   840a8:	9d19      	ldr	r5, [sp, #100]	; 0x64
   840aa:	1c6a      	adds	r2, r5, #1
   840ac:	9219      	str	r2, [sp, #100]	; 0x64
   840ae:	786c      	ldrb	r4, [r5, #1]
   840b0:	2c2b      	cmp	r4, #43	; 0x2b
   840b2:	f000 824b 	beq.w	8454c <_strtod_r+0x7dc>
   840b6:	2c2d      	cmp	r4, #45	; 0x2d
   840b8:	f040 8245 	bne.w	84546 <_strtod_r+0x7d6>
   840bc:	2101      	movs	r1, #1
   840be:	9108      	str	r1, [sp, #32]
   840c0:	1caa      	adds	r2, r5, #2
   840c2:	9219      	str	r2, [sp, #100]	; 0x64
   840c4:	78ac      	ldrb	r4, [r5, #2]
   840c6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
   840ca:	2a09      	cmp	r2, #9
   840cc:	f200 81e5 	bhi.w	8449a <_strtod_r+0x72a>
   840d0:	2c30      	cmp	r4, #48	; 0x30
   840d2:	d106      	bne.n	840e2 <_strtod_r+0x372>
   840d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
   840d6:	3201      	adds	r2, #1
   840d8:	9219      	str	r2, [sp, #100]	; 0x64
   840da:	f812 4b01 	ldrb.w	r4, [r2], #1
   840de:	2c30      	cmp	r4, #48	; 0x30
   840e0:	d0fa      	beq.n	840d8 <_strtod_r+0x368>
   840e2:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
   840e6:	2a08      	cmp	r2, #8
   840e8:	f63f aef8 	bhi.w	83edc <_strtod_r+0x16c>
   840ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
   840ee:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
   840f2:	f102 0801 	add.w	r8, r2, #1
   840f6:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
   840fa:	7854      	ldrb	r4, [r2, #1]
   840fc:	920e      	str	r2, [sp, #56]	; 0x38
   840fe:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
   84102:	2a09      	cmp	r2, #9
   84104:	d811      	bhi.n	8412a <_strtod_r+0x3ba>
   84106:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   84108:	f102 0c02 	add.w	ip, r2, #2
   8410c:	4662      	mov	r2, ip
   8410e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   84112:	9219      	str	r2, [sp, #100]	; 0x64
   84114:	eb04 0141 	add.w	r1, r4, r1, lsl #1
   84118:	4690      	mov	r8, r2
   8411a:	f812 4b01 	ldrb.w	r4, [r2], #1
   8411e:	3930      	subs	r1, #48	; 0x30
   84120:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
   84124:	f1bc 0f09 	cmp.w	ip, #9
   84128:	d9f1      	bls.n	8410e <_strtod_r+0x39e>
   8412a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   8412c:	ebc2 0808 	rsb	r8, r2, r8
   84130:	f1b8 0f08 	cmp.w	r8, #8
   84134:	f300 83f4 	bgt.w	84920 <_strtod_r+0xbb0>
   84138:	f644 621f 	movw	r2, #19999	; 0x4e1f
   8413c:	4291      	cmp	r1, r2
   8413e:	bfa8      	it	ge
   84140:	4611      	movge	r1, r2
   84142:	9a08      	ldr	r2, [sp, #32]
   84144:	2a00      	cmp	r2, #0
   84146:	f43f aeca 	beq.w	83ede <_strtod_r+0x16e>
   8414a:	4249      	negs	r1, r1
   8414c:	f1ba 0f00 	cmp.w	sl, #0
   84150:	f47f aec8 	bne.w	83ee4 <_strtod_r+0x174>
   84154:	e71c      	b.n	83f90 <_strtod_r+0x220>
   84156:	4658      	mov	r0, fp
   84158:	9c19      	ldr	r4, [sp, #100]	; 0x64
   8415a:	f003 fadb 	bl	87714 <_localeconv_r>
   8415e:	6800      	ldr	r0, [r0, #0]
   84160:	f7ff fd28 	bl	83bb4 <strlen>
   84164:	1823      	adds	r3, r4, r0
   84166:	9319      	str	r3, [sp, #100]	; 0x64
   84168:	5c24      	ldrb	r4, [r4, r0]
   8416a:	2e00      	cmp	r6, #0
   8416c:	f040 81c4 	bne.w	844f8 <_strtod_r+0x788>
   84170:	2c30      	cmp	r4, #48	; 0x30
   84172:	f47f aeff 	bne.w	83f74 <_strtod_r+0x204>
   84176:	461a      	mov	r2, r3
   84178:	4633      	mov	r3, r6
   8417a:	e000      	b.n	8417e <_strtod_r+0x40e>
   8417c:	460a      	mov	r2, r1
   8417e:	1c51      	adds	r1, r2, #1
   84180:	9119      	str	r1, [sp, #100]	; 0x64
   84182:	7854      	ldrb	r4, [r2, #1]
   84184:	3301      	adds	r3, #1
   84186:	2c30      	cmp	r4, #48	; 0x30
   84188:	d0f8      	beq.n	8417c <_strtod_r+0x40c>
   8418a:	e6f4      	b.n	83f76 <_strtod_r+0x206>
   8418c:	0008a380 	.word	0x0008a380
   84190:	9b08      	ldr	r3, [sp, #32]
   84192:	ebc8 080a 	rsb	r8, r8, sl
   84196:	4498      	add	r8, r3
   84198:	f1b8 0f00 	cmp.w	r8, #0
   8419c:	f340 836b 	ble.w	84876 <_strtod_r+0xb06>
   841a0:	f018 010f 	ands.w	r1, r8, #15
   841a4:	d00a      	beq.n	841bc <_strtod_r+0x44c>
   841a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   841aa:	48a7      	ldr	r0, [pc, #668]	; (84448 <_strtod_r+0x6d8>)
   841ac:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   841b0:	e9d1 0100 	ldrd	r0, r1, [r1]
   841b4:	f7fe fde6 	bl	82d84 <__aeabi_dmul>
   841b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
   841bc:	f038 040f 	bics.w	r4, r8, #15
   841c0:	f040 81ca 	bne.w	84558 <_strtod_r+0x7e8>
   841c4:	2000      	movs	r0, #0
   841c6:	900a      	str	r0, [sp, #40]	; 0x28
   841c8:	f8cd 9000 	str.w	r9, [sp]
   841cc:	9906      	ldr	r1, [sp, #24]
   841ce:	4632      	mov	r2, r6
   841d0:	4653      	mov	r3, sl
   841d2:	4658      	mov	r0, fp
   841d4:	f003 ff28 	bl	88028 <__s2b>
   841d8:	900b      	str	r0, [sp, #44]	; 0x2c
   841da:	2800      	cmp	r0, #0
   841dc:	f000 82d7 	beq.w	8478e <_strtod_r+0xa1e>
   841e0:	9b08      	ldr	r3, [sp, #32]
   841e2:	9908      	ldr	r1, [sp, #32]
   841e4:	2000      	movs	r0, #0
   841e6:	2b00      	cmp	r3, #0
   841e8:	f1c3 0300 	rsb	r3, r3, #0
   841ec:	bfa8      	it	ge
   841ee:	4603      	movge	r3, r0
   841f0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
   841f4:	9006      	str	r0, [sp, #24]
   841f6:	930e      	str	r3, [sp, #56]	; 0x38
   841f8:	910f      	str	r1, [sp, #60]	; 0x3c
   841fa:	4607      	mov	r7, r0
   841fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   841fe:	4658      	mov	r0, fp
   84200:	6851      	ldr	r1, [r2, #4]
   84202:	f003 fe97 	bl	87f34 <_Balloc>
   84206:	4606      	mov	r6, r0
   84208:	2800      	cmp	r0, #0
   8420a:	f000 82ce 	beq.w	847aa <_strtod_r+0xa3a>
   8420e:	980b      	ldr	r0, [sp, #44]	; 0x2c
   84210:	6903      	ldr	r3, [r0, #16]
   84212:	f106 000c 	add.w	r0, r6, #12
   84216:	1c9a      	adds	r2, r3, #2
   84218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8421a:	0092      	lsls	r2, r2, #2
   8421c:	f103 010c 	add.w	r1, r3, #12
   84220:	f7ff fb80 	bl	83924 <memcpy>
   84224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84228:	e9cd 0108 	strd	r0, r1, [sp, #32]
   8422c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   84230:	a81b      	add	r0, sp, #108	; 0x6c
   84232:	a91c      	add	r1, sp, #112	; 0x70
   84234:	e88d 0003 	stmia.w	sp, {r0, r1}
   84238:	4658      	mov	r0, fp
   8423a:	f004 f9ef 	bl	8861c <__d2b>
   8423e:	901a      	str	r0, [sp, #104]	; 0x68
   84240:	2800      	cmp	r0, #0
   84242:	f000 8413 	beq.w	84a6c <_strtod_r+0xcfc>
   84246:	4658      	mov	r0, fp
   84248:	2101      	movs	r1, #1
   8424a:	f003 ff87 	bl	8815c <__i2b>
   8424e:	4607      	mov	r7, r0
   84250:	2800      	cmp	r0, #0
   84252:	f000 82aa 	beq.w	847aa <_strtod_r+0xa3a>
   84256:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   84258:	2b00      	cmp	r3, #0
   8425a:	f2c0 8111 	blt.w	84480 <_strtod_r+0x710>
   8425e:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
   84262:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   84264:	4499      	add	r9, r3
   84266:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84268:	991c      	ldr	r1, [sp, #112]	; 0x70
   8426a:	1a9b      	subs	r3, r3, r2
   8426c:	440b      	add	r3, r1
   8426e:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
   84272:	4293      	cmp	r3, r2
   84274:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
   84278:	f280 80da 	bge.w	84430 <_strtod_r+0x6c0>
   8427c:	1ad2      	subs	r2, r2, r3
   8427e:	2a1f      	cmp	r2, #31
   84280:	ebc2 0a0a 	rsb	sl, r2, sl
   84284:	f300 8101 	bgt.w	8448a <_strtod_r+0x71a>
   84288:	f04f 0801 	mov.w	r8, #1
   8428c:	fa08 f802 	lsl.w	r8, r8, r2
   84290:	2300      	movs	r3, #0
   84292:	930c      	str	r3, [sp, #48]	; 0x30
   84294:	980a      	ldr	r0, [sp, #40]	; 0x28
   84296:	4455      	add	r5, sl
   84298:	44ca      	add	sl, r9
   8429a:	45ca      	cmp	sl, r9
   8429c:	bfb4      	ite	lt
   8429e:	4653      	movlt	r3, sl
   842a0:	464b      	movge	r3, r9
   842a2:	4405      	add	r5, r0
   842a4:	42ab      	cmp	r3, r5
   842a6:	bfa8      	it	ge
   842a8:	462b      	movge	r3, r5
   842aa:	2b00      	cmp	r3, #0
   842ac:	dd04      	ble.n	842b8 <_strtod_r+0x548>
   842ae:	ebc3 0a0a 	rsb	sl, r3, sl
   842b2:	1aed      	subs	r5, r5, r3
   842b4:	ebc3 0909 	rsb	r9, r3, r9
   842b8:	990e      	ldr	r1, [sp, #56]	; 0x38
   842ba:	b1b1      	cbz	r1, 842ea <_strtod_r+0x57a>
   842bc:	4639      	mov	r1, r7
   842be:	4658      	mov	r0, fp
   842c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   842c2:	f003 fff3 	bl	882ac <__pow5mult>
   842c6:	4607      	mov	r7, r0
   842c8:	2800      	cmp	r0, #0
   842ca:	f000 826e 	beq.w	847aa <_strtod_r+0xa3a>
   842ce:	4658      	mov	r0, fp
   842d0:	4639      	mov	r1, r7
   842d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   842d4:	f003 ff4c 	bl	88170 <__multiply>
   842d8:	4604      	mov	r4, r0
   842da:	2800      	cmp	r0, #0
   842dc:	f000 8265 	beq.w	847aa <_strtod_r+0xa3a>
   842e0:	4658      	mov	r0, fp
   842e2:	991a      	ldr	r1, [sp, #104]	; 0x68
   842e4:	f003 fe4c 	bl	87f80 <_Bfree>
   842e8:	941a      	str	r4, [sp, #104]	; 0x68
   842ea:	f1ba 0f00 	cmp.w	sl, #0
   842ee:	dd08      	ble.n	84302 <_strtod_r+0x592>
   842f0:	4652      	mov	r2, sl
   842f2:	4658      	mov	r0, fp
   842f4:	991a      	ldr	r1, [sp, #104]	; 0x68
   842f6:	f004 f827 	bl	88348 <__lshift>
   842fa:	901a      	str	r0, [sp, #104]	; 0x68
   842fc:	2800      	cmp	r0, #0
   842fe:	f000 83b5 	beq.w	84a6c <_strtod_r+0xcfc>
   84302:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84304:	b142      	cbz	r2, 84318 <_strtod_r+0x5a8>
   84306:	4631      	mov	r1, r6
   84308:	4658      	mov	r0, fp
   8430a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8430c:	f003 ffce 	bl	882ac <__pow5mult>
   84310:	4606      	mov	r6, r0
   84312:	2800      	cmp	r0, #0
   84314:	f000 8249 	beq.w	847aa <_strtod_r+0xa3a>
   84318:	2d00      	cmp	r5, #0
   8431a:	dd08      	ble.n	8432e <_strtod_r+0x5be>
   8431c:	4631      	mov	r1, r6
   8431e:	462a      	mov	r2, r5
   84320:	4658      	mov	r0, fp
   84322:	f004 f811 	bl	88348 <__lshift>
   84326:	4606      	mov	r6, r0
   84328:	2800      	cmp	r0, #0
   8432a:	f000 823e 	beq.w	847aa <_strtod_r+0xa3a>
   8432e:	f1b9 0f00 	cmp.w	r9, #0
   84332:	dd08      	ble.n	84346 <_strtod_r+0x5d6>
   84334:	4639      	mov	r1, r7
   84336:	464a      	mov	r2, r9
   84338:	4658      	mov	r0, fp
   8433a:	f004 f805 	bl	88348 <__lshift>
   8433e:	4607      	mov	r7, r0
   84340:	2800      	cmp	r0, #0
   84342:	f000 8232 	beq.w	847aa <_strtod_r+0xa3a>
   84346:	4658      	mov	r0, fp
   84348:	991a      	ldr	r1, [sp, #104]	; 0x68
   8434a:	4632      	mov	r2, r6
   8434c:	f004 f87e 	bl	8844c <__mdiff>
   84350:	9006      	str	r0, [sp, #24]
   84352:	2800      	cmp	r0, #0
   84354:	f000 8229 	beq.w	847aa <_strtod_r+0xa3a>
   84358:	9906      	ldr	r1, [sp, #24]
   8435a:	2300      	movs	r3, #0
   8435c:	f8d1 a00c 	ldr.w	sl, [r1, #12]
   84360:	60cb      	str	r3, [r1, #12]
   84362:	4639      	mov	r1, r7
   84364:	f004 f84e 	bl	88404 <__mcmp>
   84368:	2800      	cmp	r0, #0
   8436a:	f2c0 83cc 	blt.w	84b06 <_strtod_r+0xd96>
   8436e:	f000 8389 	beq.w	84a84 <_strtod_r+0xd14>
   84372:	9806      	ldr	r0, [sp, #24]
   84374:	4639      	mov	r1, r7
   84376:	f004 f9af 	bl	886d8 <__ratio>
   8437a:	2200      	movs	r2, #0
   8437c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   84380:	4604      	mov	r4, r0
   84382:	460d      	mov	r5, r1
   84384:	f005 fab8 	bl	898f8 <__aeabi_dcmple>
   84388:	2800      	cmp	r0, #0
   8438a:	d065      	beq.n	84458 <_strtod_r+0x6e8>
   8438c:	f1ba 0f00 	cmp.w	sl, #0
   84390:	f000 808f 	beq.w	844b2 <_strtod_r+0x742>
   84394:	4d2d      	ldr	r5, [pc, #180]	; (8444c <_strtod_r+0x6dc>)
   84396:	2400      	movs	r4, #0
   84398:	4622      	mov	r2, r4
   8439a:	462b      	mov	r3, r5
   8439c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   843a0:	f8dd 900c 	ldr.w	r9, [sp, #12]
   843a4:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 84454 <_strtod_r+0x6e4>
   843a8:	4b29      	ldr	r3, [pc, #164]	; (84450 <_strtod_r+0x6e0>)
   843aa:	ea09 0808 	and.w	r8, r9, r8
   843ae:	4598      	cmp	r8, r3
   843b0:	f000 81c0 	beq.w	84734 <_strtod_r+0x9c4>
   843b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   843b6:	b182      	cbz	r2, 843da <_strtod_r+0x66a>
   843b8:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
   843bc:	d80d      	bhi.n	843da <_strtod_r+0x66a>
   843be:	a320      	add	r3, pc, #128	; (adr r3, 84440 <_strtod_r+0x6d0>)
   843c0:	e9d3 2300 	ldrd	r2, r3, [r3]
   843c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   843c8:	f005 fa96 	bl	898f8 <__aeabi_dcmple>
   843cc:	2800      	cmp	r0, #0
   843ce:	f040 811d 	bne.w	8460c <_strtod_r+0x89c>
   843d2:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
   843d6:	ebc8 0503 	rsb	r5, r8, r3
   843da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   843de:	f004 f8a1 	bl	88524 <__ulp>
   843e2:	4602      	mov	r2, r0
   843e4:	460b      	mov	r3, r1
   843e6:	4620      	mov	r0, r4
   843e8:	4629      	mov	r1, r5
   843ea:	f7fe fccb 	bl	82d84 <__aeabi_dmul>
   843ee:	4602      	mov	r2, r0
   843f0:	460b      	mov	r3, r1
   843f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   843f6:	f7fe fb13 	bl	82a20 <__adddf3>
   843fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
   843fe:	9c03      	ldr	r4, [sp, #12]
   84400:	990a      	ldr	r1, [sp, #40]	; 0x28
   84402:	b921      	cbnz	r1, 8440e <_strtod_r+0x69e>
   84404:	4b13      	ldr	r3, [pc, #76]	; (84454 <_strtod_r+0x6e4>)
   84406:	4023      	ands	r3, r4
   84408:	4598      	cmp	r8, r3
   8440a:	f000 81ee 	beq.w	847ea <_strtod_r+0xa7a>
   8440e:	4658      	mov	r0, fp
   84410:	991a      	ldr	r1, [sp, #104]	; 0x68
   84412:	f003 fdb5 	bl	87f80 <_Bfree>
   84416:	4658      	mov	r0, fp
   84418:	4631      	mov	r1, r6
   8441a:	f003 fdb1 	bl	87f80 <_Bfree>
   8441e:	4658      	mov	r0, fp
   84420:	4639      	mov	r1, r7
   84422:	f003 fdad 	bl	87f80 <_Bfree>
   84426:	4658      	mov	r0, fp
   84428:	9906      	ldr	r1, [sp, #24]
   8442a:	f003 fda9 	bl	87f80 <_Bfree>
   8442e:	e6e5      	b.n	841fc <_strtod_r+0x48c>
   84430:	2300      	movs	r3, #0
   84432:	930c      	str	r3, [sp, #48]	; 0x30
   84434:	f04f 0801 	mov.w	r8, #1
   84438:	e72c      	b.n	84294 <_strtod_r+0x524>
   8443a:	bf00      	nop
   8443c:	f3af 8000 	nop.w
   84440:	ffc00000 	.word	0xffc00000
   84444:	41dfffff 	.word	0x41dfffff
   84448:	0008a380 	.word	0x0008a380
   8444c:	3ff00000 	.word	0x3ff00000
   84450:	7fe00000 	.word	0x7fe00000
   84454:	7ff00000 	.word	0x7ff00000
   84458:	4620      	mov	r0, r4
   8445a:	4629      	mov	r1, r5
   8445c:	2200      	movs	r2, #0
   8445e:	4ba8      	ldr	r3, [pc, #672]	; (84700 <_strtod_r+0x990>)
   84460:	f7fe fc90 	bl	82d84 <__aeabi_dmul>
   84464:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84468:	f1ba 0f00 	cmp.w	sl, #0
   8446c:	d11c      	bne.n	844a8 <_strtod_r+0x738>
   8446e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   84472:	9010      	str	r0, [sp, #64]	; 0x40
   84474:	9111      	str	r1, [sp, #68]	; 0x44
   84476:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
   8447a:	f8dd 900c 	ldr.w	r9, [sp, #12]
   8447e:	e791      	b.n	843a4 <_strtod_r+0x634>
   84480:	990f      	ldr	r1, [sp, #60]	; 0x3c
   84482:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
   84486:	1acd      	subs	r5, r1, r3
   84488:	e6ed      	b.n	84266 <_strtod_r+0x4f6>
   8448a:	4c9e      	ldr	r4, [pc, #632]	; (84704 <_strtod_r+0x994>)
   8448c:	f04f 0801 	mov.w	r8, #1
   84490:	1ae4      	subs	r4, r4, r3
   84492:	fa08 f404 	lsl.w	r4, r8, r4
   84496:	940c      	str	r4, [sp, #48]	; 0x30
   84498:	e6fc      	b.n	84294 <_strtod_r+0x524>
   8449a:	9519      	str	r5, [sp, #100]	; 0x64
   8449c:	2100      	movs	r1, #0
   8449e:	f1ba 0f00 	cmp.w	sl, #0
   844a2:	f47f ad1f 	bne.w	83ee4 <_strtod_r+0x174>
   844a6:	e573      	b.n	83f90 <_strtod_r+0x220>
   844a8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   844ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
   844b0:	e7e1      	b.n	84476 <_strtod_r+0x706>
   844b2:	9b02      	ldr	r3, [sp, #8]
   844b4:	2b00      	cmp	r3, #0
   844b6:	f040 8093 	bne.w	845e0 <_strtod_r+0x870>
   844ba:	9803      	ldr	r0, [sp, #12]
   844bc:	f3c0 0313 	ubfx	r3, r0, #0, #20
   844c0:	4681      	mov	r9, r0
   844c2:	2b00      	cmp	r3, #0
   844c4:	f040 8092 	bne.w	845ec <_strtod_r+0x87c>
   844c8:	4620      	mov	r0, r4
   844ca:	4629      	mov	r1, r5
   844cc:	2200      	movs	r2, #0
   844ce:	4b8e      	ldr	r3, [pc, #568]	; (84708 <_strtod_r+0x998>)
   844d0:	f005 fa08 	bl	898e4 <__aeabi_dcmplt>
   844d4:	2800      	cmp	r0, #0
   844d6:	f040 8356 	bne.w	84b86 <_strtod_r+0xe16>
   844da:	4620      	mov	r0, r4
   844dc:	4629      	mov	r1, r5
   844de:	2200      	movs	r2, #0
   844e0:	4b87      	ldr	r3, [pc, #540]	; (84700 <_strtod_r+0x990>)
   844e2:	f7fe fc4f 	bl	82d84 <__aeabi_dmul>
   844e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   844ea:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
   844ee:	9016      	str	r0, [sp, #88]	; 0x58
   844f0:	9117      	str	r1, [sp, #92]	; 0x5c
   844f2:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
   844f6:	e755      	b.n	843a4 <_strtod_r+0x634>
   844f8:	4640      	mov	r0, r8
   844fa:	4643      	mov	r3, r8
   844fc:	46b2      	mov	sl, r6
   844fe:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
   84502:	2a09      	cmp	r2, #9
   84504:	d825      	bhi.n	84552 <_strtod_r+0x7e2>
   84506:	9c19      	ldr	r4, [sp, #100]	; 0x64
   84508:	3001      	adds	r0, #1
   8450a:	2a00      	cmp	r2, #0
   8450c:	f000 81af 	beq.w	8486e <_strtod_r+0xafe>
   84510:	2801      	cmp	r0, #1
   84512:	4403      	add	r3, r0
   84514:	f000 81a0 	beq.w	84858 <_strtod_r+0xae8>
   84518:	4450      	add	r0, sl
   8451a:	3801      	subs	r0, #1
   8451c:	e006      	b.n	8452c <_strtod_r+0x7bc>
   8451e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
   84522:	ea4f 0949 	mov.w	r9, r9, lsl #1
   84526:	4582      	cmp	sl, r0
   84528:	f000 8197 	beq.w	8485a <_strtod_r+0xaea>
   8452c:	f10a 0a01 	add.w	sl, sl, #1
   84530:	f10a 31ff 	add.w	r1, sl, #4294967295
   84534:	2908      	cmp	r1, #8
   84536:	ddf2      	ble.n	8451e <_strtod_r+0x7ae>
   84538:	f1ba 0f10 	cmp.w	sl, #16
   8453c:	bfdc      	itt	le
   8453e:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
   84542:	007f      	lslle	r7, r7, #1
   84544:	e7ef      	b.n	84526 <_strtod_r+0x7b6>
   84546:	2200      	movs	r2, #0
   84548:	9208      	str	r2, [sp, #32]
   8454a:	e5bc      	b.n	840c6 <_strtod_r+0x356>
   8454c:	2100      	movs	r1, #0
   8454e:	9108      	str	r1, [sp, #32]
   84550:	e5b6      	b.n	840c0 <_strtod_r+0x350>
   84552:	2201      	movs	r2, #1
   84554:	920b      	str	r2, [sp, #44]	; 0x2c
   84556:	e4bc      	b.n	83ed2 <_strtod_r+0x162>
   84558:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
   8455c:	f300 8117 	bgt.w	8478e <_strtod_r+0xa1e>
   84560:	1124      	asrs	r4, r4, #4
   84562:	2c01      	cmp	r4, #1
   84564:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 84730 <_strtod_r+0x9c0>
   84568:	f340 832a 	ble.w	84bc0 <_strtod_r+0xe50>
   8456c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84570:	4645      	mov	r5, r8
   84572:	2700      	movs	r7, #0
   84574:	f014 0f01 	tst.w	r4, #1
   84578:	f107 0701 	add.w	r7, r7, #1
   8457c:	ea4f 0464 	mov.w	r4, r4, asr #1
   84580:	d003      	beq.n	8458a <_strtod_r+0x81a>
   84582:	e9d5 2300 	ldrd	r2, r3, [r5]
   84586:	f7fe fbfd 	bl	82d84 <__aeabi_dmul>
   8458a:	2c01      	cmp	r4, #1
   8458c:	f105 0508 	add.w	r5, r5, #8
   84590:	dcf0      	bgt.n	84574 <_strtod_r+0x804>
   84592:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84596:	9903      	ldr	r1, [sp, #12]
   84598:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
   8459c:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
   845a0:	9103      	str	r1, [sp, #12]
   845a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   845a6:	e9d7 0100 	ldrd	r0, r1, [r7]
   845aa:	f7fe fbeb 	bl	82d84 <__aeabi_dmul>
   845ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
   845b2:	9a03      	ldr	r2, [sp, #12]
   845b4:	9903      	ldr	r1, [sp, #12]
   845b6:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
   845ba:	0d1b      	lsrs	r3, r3, #20
   845bc:	4a53      	ldr	r2, [pc, #332]	; (8470c <_strtod_r+0x99c>)
   845be:	051b      	lsls	r3, r3, #20
   845c0:	4293      	cmp	r3, r2
   845c2:	f200 80e4 	bhi.w	8478e <_strtod_r+0xa1e>
   845c6:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
   845ca:	4293      	cmp	r3, r2
   845cc:	f240 82d4 	bls.w	84b78 <_strtod_r+0xe08>
   845d0:	4b4f      	ldr	r3, [pc, #316]	; (84710 <_strtod_r+0x9a0>)
   845d2:	2000      	movs	r0, #0
   845d4:	f04f 31ff 	mov.w	r1, #4294967295
   845d8:	9303      	str	r3, [sp, #12]
   845da:	900a      	str	r0, [sp, #40]	; 0x28
   845dc:	9102      	str	r1, [sp, #8]
   845de:	e5f3      	b.n	841c8 <_strtod_r+0x458>
   845e0:	9902      	ldr	r1, [sp, #8]
   845e2:	f8dd 900c 	ldr.w	r9, [sp, #12]
   845e6:	2901      	cmp	r1, #1
   845e8:	f000 81c9 	beq.w	8497e <_strtod_r+0xc0e>
   845ec:	4946      	ldr	r1, [pc, #280]	; (84708 <_strtod_r+0x998>)
   845ee:	2000      	movs	r0, #0
   845f0:	2400      	movs	r4, #0
   845f2:	4d48      	ldr	r5, [pc, #288]	; (84714 <_strtod_r+0x9a4>)
   845f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   845f8:	e6d4      	b.n	843a4 <_strtod_r+0x634>
   845fa:	9919      	ldr	r1, [sp, #100]	; 0x64
   845fc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
   84600:	9106      	str	r1, [sp, #24]
   84602:	460c      	mov	r4, r1
   84604:	f04f 0a00 	mov.w	sl, #0
   84608:	2001      	movs	r0, #1
   8460a:	e77e      	b.n	8450a <_strtod_r+0x79a>
   8460c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   84610:	f005 f9b8 	bl	89984 <__aeabi_d2uiz>
   84614:	2800      	cmp	r0, #0
   84616:	f000 81ad 	beq.w	84974 <_strtod_r+0xc04>
   8461a:	f7fe fb3d 	bl	82c98 <__aeabi_ui2d>
   8461e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84622:	f1ba 0f00 	cmp.w	sl, #0
   84626:	f040 81a0 	bne.w	8496a <_strtod_r+0xbfa>
   8462a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8462c:	990c      	ldr	r1, [sp, #48]	; 0x30
   8462e:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
   84632:	9114      	str	r1, [sp, #80]	; 0x50
   84634:	9215      	str	r2, [sp, #84]	; 0x54
   84636:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
   8463a:	e6ca      	b.n	843d2 <_strtod_r+0x662>
   8463c:	4836      	ldr	r0, [pc, #216]	; (84718 <_strtod_r+0x9a8>)
   8463e:	9919      	ldr	r1, [sp, #100]	; 0x64
   84640:	e009      	b.n	84656 <_strtod_r+0x8e6>
   84642:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   84646:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
   8464a:	2c19      	cmp	r4, #25
   8464c:	bf98      	it	ls
   8464e:	3320      	addls	r3, #32
   84650:	4293      	cmp	r3, r2
   84652:	f47f abdc 	bne.w	83e0e <_strtod_r+0x9e>
   84656:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   8465a:	2a00      	cmp	r2, #0
   8465c:	d1f1      	bne.n	84642 <_strtod_r+0x8d2>
   8465e:	1c4b      	adds	r3, r1, #1
   84660:	9319      	str	r3, [sp, #100]	; 0x64
   84662:	784b      	ldrb	r3, [r1, #1]
   84664:	2b28      	cmp	r3, #40	; 0x28
   84666:	f000 82e1 	beq.w	84c2c <_strtod_r+0xebc>
   8466a:	4a2c      	ldr	r2, [pc, #176]	; (8471c <_strtod_r+0x9ac>)
   8466c:	2300      	movs	r3, #0
   8466e:	9203      	str	r2, [sp, #12]
   84670:	9302      	str	r3, [sp, #8]
   84672:	e512      	b.n	8409a <_strtod_r+0x32a>
   84674:	482a      	ldr	r0, [pc, #168]	; (84720 <_strtod_r+0x9b0>)
   84676:	9919      	ldr	r1, [sp, #100]	; 0x64
   84678:	e009      	b.n	8468e <_strtod_r+0x91e>
   8467a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   8467e:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
   84682:	2c19      	cmp	r4, #25
   84684:	bf98      	it	ls
   84686:	3320      	addls	r3, #32
   84688:	4293      	cmp	r3, r2
   8468a:	f47f abc0 	bne.w	83e0e <_strtod_r+0x9e>
   8468e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   84692:	2a00      	cmp	r2, #0
   84694:	d1f1      	bne.n	8467a <_strtod_r+0x90a>
   84696:	9119      	str	r1, [sp, #100]	; 0x64
   84698:	4c22      	ldr	r4, [pc, #136]	; (84724 <_strtod_r+0x9b4>)
   8469a:	4608      	mov	r0, r1
   8469c:	e009      	b.n	846b2 <_strtod_r+0x942>
   8469e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   846a2:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
   846a6:	2d19      	cmp	r5, #25
   846a8:	bf98      	it	ls
   846aa:	3320      	addls	r3, #32
   846ac:	4293      	cmp	r3, r2
   846ae:	f040 8284 	bne.w	84bba <_strtod_r+0xe4a>
   846b2:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   846b6:	2a00      	cmp	r2, #0
   846b8:	d1f1      	bne.n	8469e <_strtod_r+0x92e>
   846ba:	3001      	adds	r0, #1
   846bc:	9019      	str	r0, [sp, #100]	; 0x64
   846be:	4a1a      	ldr	r2, [pc, #104]	; (84728 <_strtod_r+0x9b8>)
   846c0:	2300      	movs	r3, #0
   846c2:	9203      	str	r2, [sp, #12]
   846c4:	9302      	str	r3, [sp, #8]
   846c6:	e4e8      	b.n	8409a <_strtod_r+0x32a>
   846c8:	9907      	ldr	r1, [sp, #28]
   846ca:	ab1a      	add	r3, sp, #104	; 0x68
   846cc:	9101      	str	r1, [sp, #4]
   846ce:	9300      	str	r3, [sp, #0]
   846d0:	4658      	mov	r0, fp
   846d2:	a919      	add	r1, sp, #100	; 0x64
   846d4:	4a15      	ldr	r2, [pc, #84]	; (8472c <_strtod_r+0x9bc>)
   846d6:	ab1b      	add	r3, sp, #108	; 0x6c
   846d8:	f002 fca4 	bl	87024 <__gethex>
   846dc:	f010 0507 	ands.w	r5, r0, #7
   846e0:	4604      	mov	r4, r0
   846e2:	f43f acc9 	beq.w	84078 <_strtod_r+0x308>
   846e6:	2d06      	cmp	r5, #6
   846e8:	f040 8157 	bne.w	8499a <_strtod_r+0xc2a>
   846ec:	3601      	adds	r6, #1
   846ee:	2200      	movs	r2, #0
   846f0:	9619      	str	r6, [sp, #100]	; 0x64
   846f2:	f04f 0800 	mov.w	r8, #0
   846f6:	f04f 0900 	mov.w	r9, #0
   846fa:	9207      	str	r2, [sp, #28]
   846fc:	f7ff bb8e 	b.w	83e1c <_strtod_r+0xac>
   84700:	3fe00000 	.word	0x3fe00000
   84704:	fffffbe3 	.word	0xfffffbe3
   84708:	3ff00000 	.word	0x3ff00000
   8470c:	7ca00000 	.word	0x7ca00000
   84710:	7fefffff 	.word	0x7fefffff
   84714:	bff00000 	.word	0xbff00000
   84718:	0008a0b7 	.word	0x0008a0b7
   8471c:	fff80000 	.word	0xfff80000
   84720:	0008a0ab 	.word	0x0008a0ab
   84724:	0008a0af 	.word	0x0008a0af
   84728:	7ff00000 	.word	0x7ff00000
   8472c:	0008a098 	.word	0x0008a098
   84730:	0008a448 	.word	0x0008a448
   84734:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
   84738:	f8cd 900c 	str.w	r9, [sp, #12]
   8473c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84740:	f003 fef0 	bl	88524 <__ulp>
   84744:	4602      	mov	r2, r0
   84746:	460b      	mov	r3, r1
   84748:	4620      	mov	r0, r4
   8474a:	4629      	mov	r1, r5
   8474c:	f7fe fb1a 	bl	82d84 <__aeabi_dmul>
   84750:	4602      	mov	r2, r0
   84752:	460b      	mov	r3, r1
   84754:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84758:	f7fe f962 	bl	82a20 <__adddf3>
   8475c:	e9cd 0102 	strd	r0, r1, [sp, #8]
   84760:	9903      	ldr	r1, [sp, #12]
   84762:	4aad      	ldr	r2, [pc, #692]	; (84a18 <_strtod_r+0xca8>)
   84764:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   84768:	0d1b      	lsrs	r3, r3, #20
   8476a:	051b      	lsls	r3, r3, #20
   8476c:	4293      	cmp	r3, r2
   8476e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   84772:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   84776:	f240 80d6 	bls.w	84926 <_strtod_r+0xbb6>
   8477a:	4ba8      	ldr	r3, [pc, #672]	; (84a1c <_strtod_r+0xcac>)
   8477c:	9913      	ldr	r1, [sp, #76]	; 0x4c
   8477e:	4299      	cmp	r1, r3
   84780:	d010      	beq.n	847a4 <_strtod_r+0xa34>
   84782:	4ba6      	ldr	r3, [pc, #664]	; (84a1c <_strtod_r+0xcac>)
   84784:	f04f 30ff 	mov.w	r0, #4294967295
   84788:	9303      	str	r3, [sp, #12]
   8478a:	9002      	str	r0, [sp, #8]
   8478c:	e63f      	b.n	8440e <_strtod_r+0x69e>
   8478e:	4ba4      	ldr	r3, [pc, #656]	; (84a20 <_strtod_r+0xcb0>)
   84790:	2000      	movs	r0, #0
   84792:	9303      	str	r3, [sp, #12]
   84794:	9002      	str	r0, [sp, #8]
   84796:	2322      	movs	r3, #34	; 0x22
   84798:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   8479c:	f8cb 3000 	str.w	r3, [fp]
   847a0:	f7ff bb3c 	b.w	83e1c <_strtod_r+0xac>
   847a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
   847a6:	3201      	adds	r2, #1
   847a8:	d1eb      	bne.n	84782 <_strtod_r+0xa12>
   847aa:	46b2      	mov	sl, r6
   847ac:	991a      	ldr	r1, [sp, #104]	; 0x68
   847ae:	4a9c      	ldr	r2, [pc, #624]	; (84a20 <_strtod_r+0xcb0>)
   847b0:	2322      	movs	r3, #34	; 0x22
   847b2:	2000      	movs	r0, #0
   847b4:	9203      	str	r2, [sp, #12]
   847b6:	9002      	str	r0, [sp, #8]
   847b8:	f8cb 3000 	str.w	r3, [fp]
   847bc:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   847c0:	4658      	mov	r0, fp
   847c2:	f003 fbdd 	bl	87f80 <_Bfree>
   847c6:	4658      	mov	r0, fp
   847c8:	4651      	mov	r1, sl
   847ca:	f003 fbd9 	bl	87f80 <_Bfree>
   847ce:	4658      	mov	r0, fp
   847d0:	4639      	mov	r1, r7
   847d2:	f003 fbd5 	bl	87f80 <_Bfree>
   847d6:	4658      	mov	r0, fp
   847d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
   847da:	f003 fbd1 	bl	87f80 <_Bfree>
   847de:	4658      	mov	r0, fp
   847e0:	9906      	ldr	r1, [sp, #24]
   847e2:	f003 fbcd 	bl	87f80 <_Bfree>
   847e6:	f7ff bb19 	b.w	83e1c <_strtod_r+0xac>
   847ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   847ee:	f005 f8a1 	bl	89934 <__aeabi_d2iz>
   847f2:	f7fe fa61 	bl	82cb8 <__aeabi_i2d>
   847f6:	4602      	mov	r2, r0
   847f8:	460b      	mov	r3, r1
   847fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   847fe:	f7fe f90d 	bl	82a1c <__aeabi_dsub>
   84802:	4680      	mov	r8, r0
   84804:	4689      	mov	r9, r1
   84806:	f1ba 0f00 	cmp.w	sl, #0
   8480a:	d111      	bne.n	84830 <_strtod_r+0xac0>
   8480c:	9a02      	ldr	r2, [sp, #8]
   8480e:	b97a      	cbnz	r2, 84830 <_strtod_r+0xac0>
   84810:	f3c4 0413 	ubfx	r4, r4, #0, #20
   84814:	b964      	cbnz	r4, 84830 <_strtod_r+0xac0>
   84816:	a37a      	add	r3, pc, #488	; (adr r3, 84a00 <_strtod_r+0xc90>)
   84818:	e9d3 2300 	ldrd	r2, r3, [r3]
   8481c:	f005 f862 	bl	898e4 <__aeabi_dcmplt>
   84820:	2800      	cmp	r0, #0
   84822:	f43f adf4 	beq.w	8440e <_strtod_r+0x69e>
   84826:	46b2      	mov	sl, r6
   84828:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   8482c:	991a      	ldr	r1, [sp, #104]	; 0x68
   8482e:	e7c7      	b.n	847c0 <_strtod_r+0xa50>
   84830:	4640      	mov	r0, r8
   84832:	4649      	mov	r1, r9
   84834:	a374      	add	r3, pc, #464	; (adr r3, 84a08 <_strtod_r+0xc98>)
   84836:	e9d3 2300 	ldrd	r2, r3, [r3]
   8483a:	f005 f853 	bl	898e4 <__aeabi_dcmplt>
   8483e:	2800      	cmp	r0, #0
   84840:	d1f1      	bne.n	84826 <_strtod_r+0xab6>
   84842:	4640      	mov	r0, r8
   84844:	4649      	mov	r1, r9
   84846:	a372      	add	r3, pc, #456	; (adr r3, 84a10 <_strtod_r+0xca0>)
   84848:	e9d3 2300 	ldrd	r2, r3, [r3]
   8484c:	f005 f868 	bl	89920 <__aeabi_dcmpgt>
   84850:	2800      	cmp	r0, #0
   84852:	f43f addc 	beq.w	8440e <_strtod_r+0x69e>
   84856:	e7e6      	b.n	84826 <_strtod_r+0xab6>
   84858:	4650      	mov	r0, sl
   8485a:	2808      	cmp	r0, #8
   8485c:	f100 0a01 	add.w	sl, r0, #1
   84860:	f300 8107 	bgt.w	84a72 <_strtod_r+0xd02>
   84864:	eb09 0989 	add.w	r9, r9, r9, lsl #2
   84868:	eb02 0949 	add.w	r9, r2, r9, lsl #1
   8486c:	2000      	movs	r0, #0
   8486e:	1c62      	adds	r2, r4, #1
   84870:	9219      	str	r2, [sp, #100]	; 0x64
   84872:	7864      	ldrb	r4, [r4, #1]
   84874:	e643      	b.n	844fe <_strtod_r+0x78e>
   84876:	f43f aca5 	beq.w	841c4 <_strtod_r+0x454>
   8487a:	f1c8 0400 	rsb	r4, r8, #0
   8487e:	f014 030f 	ands.w	r3, r4, #15
   84882:	d00a      	beq.n	8489a <_strtod_r+0xb2a>
   84884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84888:	4a66      	ldr	r2, [pc, #408]	; (84a24 <_strtod_r+0xcb4>)
   8488a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   8488e:	e9d3 2300 	ldrd	r2, r3, [r3]
   84892:	f7fe fba1 	bl	82fd8 <__aeabi_ddiv>
   84896:	e9cd 0102 	strd	r0, r1, [sp, #8]
   8489a:	1124      	asrs	r4, r4, #4
   8489c:	f43f ac92 	beq.w	841c4 <_strtod_r+0x454>
   848a0:	2c1f      	cmp	r4, #31
   848a2:	dc34      	bgt.n	8490e <_strtod_r+0xb9e>
   848a4:	f014 0f10 	tst.w	r4, #16
   848a8:	bf14      	ite	ne
   848aa:	236a      	movne	r3, #106	; 0x6a
   848ac:	2300      	moveq	r3, #0
   848ae:	2c00      	cmp	r4, #0
   848b0:	930a      	str	r3, [sp, #40]	; 0x28
   848b2:	dd0e      	ble.n	848d2 <_strtod_r+0xb62>
   848b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   848b8:	4d5b      	ldr	r5, [pc, #364]	; (84a28 <_strtod_r+0xcb8>)
   848ba:	07e3      	lsls	r3, r4, #31
   848bc:	d503      	bpl.n	848c6 <_strtod_r+0xb56>
   848be:	e9d5 2300 	ldrd	r2, r3, [r5]
   848c2:	f7fe fa5f 	bl	82d84 <__aeabi_dmul>
   848c6:	1064      	asrs	r4, r4, #1
   848c8:	f105 0508 	add.w	r5, r5, #8
   848cc:	d1f5      	bne.n	848ba <_strtod_r+0xb4a>
   848ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
   848d2:	980a      	ldr	r0, [sp, #40]	; 0x28
   848d4:	b190      	cbz	r0, 848fc <_strtod_r+0xb8c>
   848d6:	9903      	ldr	r1, [sp, #12]
   848d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   848dc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   848e0:	2b00      	cmp	r3, #0
   848e2:	460a      	mov	r2, r1
   848e4:	dd0a      	ble.n	848fc <_strtod_r+0xb8c>
   848e6:	2b1f      	cmp	r3, #31
   848e8:	f340 81bc 	ble.w	84c64 <_strtod_r+0xef4>
   848ec:	2000      	movs	r0, #0
   848ee:	2b34      	cmp	r3, #52	; 0x34
   848f0:	9002      	str	r0, [sp, #8]
   848f2:	f340 81bf 	ble.w	84c74 <_strtod_r+0xf04>
   848f6:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
   848fa:	9103      	str	r1, [sp, #12]
   848fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84900:	2200      	movs	r2, #0
   84902:	2300      	movs	r3, #0
   84904:	f004 ffe4 	bl	898d0 <__aeabi_dcmpeq>
   84908:	2800      	cmp	r0, #0
   8490a:	f43f ac5d 	beq.w	841c8 <_strtod_r+0x458>
   8490e:	2322      	movs	r3, #34	; 0x22
   84910:	f8cb 3000 	str.w	r3, [fp]
   84914:	f04f 0800 	mov.w	r8, #0
   84918:	f04f 0900 	mov.w	r9, #0
   8491c:	f7ff ba7e 	b.w	83e1c <_strtod_r+0xac>
   84920:	f644 611f 	movw	r1, #19999	; 0x4e1f
   84924:	e40d      	b.n	84142 <_strtod_r+0x3d2>
   84926:	9903      	ldr	r1, [sp, #12]
   84928:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
   8492c:	9403      	str	r4, [sp, #12]
   8492e:	e567      	b.n	84400 <_strtod_r+0x690>
   84930:	9908      	ldr	r1, [sp, #32]
   84932:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
   84936:	4299      	cmp	r1, r3
   84938:	f73f ac2a 	bgt.w	84190 <_strtod_r+0x420>
   8493c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   84940:	4c38      	ldr	r4, [pc, #224]	; (84a24 <_strtod_r+0xcb4>)
   84942:	f1ca 050f 	rsb	r5, sl, #15
   84946:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
   8494a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8494e:	f7fe fa19 	bl	82d84 <__aeabi_dmul>
   84952:	9a08      	ldr	r2, [sp, #32]
   84954:	1b55      	subs	r5, r2, r5
   84956:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   8495a:	e9d4 2300 	ldrd	r2, r3, [r4]
   8495e:	f7fe fa11 	bl	82d84 <__aeabi_dmul>
   84962:	4680      	mov	r8, r0
   84964:	4689      	mov	r9, r1
   84966:	f7ff ba59 	b.w	83e1c <_strtod_r+0xac>
   8496a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   8496e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
   84972:	e660      	b.n	84636 <_strtod_r+0x8c6>
   84974:	492d      	ldr	r1, [pc, #180]	; (84a2c <_strtod_r+0xcbc>)
   84976:	2000      	movs	r0, #0
   84978:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8497c:	e651      	b.n	84622 <_strtod_r+0x8b2>
   8497e:	464a      	mov	r2, r9
   84980:	2a00      	cmp	r2, #0
   84982:	f47f ae33 	bne.w	845ec <_strtod_r+0x87c>
   84986:	46b2      	mov	sl, r6
   84988:	2322      	movs	r3, #34	; 0x22
   8498a:	f8cb 3000 	str.w	r3, [fp]
   8498e:	991a      	ldr	r1, [sp, #104]	; 0x68
   84990:	f04f 0800 	mov.w	r8, #0
   84994:	f04f 0900 	mov.w	r9, #0
   84998:	e712      	b.n	847c0 <_strtod_r+0xa50>
   8499a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   8499c:	b13a      	cbz	r2, 849ae <_strtod_r+0xc3e>
   8499e:	a81c      	add	r0, sp, #112	; 0x70
   849a0:	2135      	movs	r1, #53	; 0x35
   849a2:	f003 fec1 	bl	88728 <__copybits>
   849a6:	4658      	mov	r0, fp
   849a8:	991a      	ldr	r1, [sp, #104]	; 0x68
   849aa:	f003 fae9 	bl	87f80 <_Bfree>
   849ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   849b0:	2d06      	cmp	r5, #6
   849b2:	f63f ab6c 	bhi.w	8408e <_strtod_r+0x31e>
   849b6:	a001      	add	r0, pc, #4	; (adr r0, 849bc <_strtod_r+0xc4c>)
   849b8:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
   849bc:	000849f1 	.word	0x000849f1
   849c0:	00084a31 	.word	0x00084a31
   849c4:	000849e5 	.word	0x000849e5
   849c8:	000849d9 	.word	0x000849d9
   849cc:	00084083 	.word	0x00084083
   849d0:	00084a31 	.word	0x00084a31
   849d4:	000849f1 	.word	0x000849f1
   849d8:	4911      	ldr	r1, [pc, #68]	; (84a20 <_strtod_r+0xcb0>)
   849da:	2200      	movs	r2, #0
   849dc:	9103      	str	r1, [sp, #12]
   849de:	9202      	str	r2, [sp, #8]
   849e0:	f7ff bb55 	b.w	8408e <_strtod_r+0x31e>
   849e4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   849e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   849e8:	9202      	str	r2, [sp, #8]
   849ea:	9303      	str	r3, [sp, #12]
   849ec:	f7ff bb4f 	b.w	8408e <_strtod_r+0x31e>
   849f0:	2100      	movs	r1, #0
   849f2:	9103      	str	r1, [sp, #12]
   849f4:	9102      	str	r1, [sp, #8]
   849f6:	f7ff bb4a 	b.w	8408e <_strtod_r+0x31e>
   849fa:	bf00      	nop
   849fc:	f3af 8000 	nop.w
   84a00:	94a03595 	.word	0x94a03595
   84a04:	3fcfffff 	.word	0x3fcfffff
   84a08:	94a03595 	.word	0x94a03595
   84a0c:	3fdfffff 	.word	0x3fdfffff
   84a10:	35afe535 	.word	0x35afe535
   84a14:	3fe00000 	.word	0x3fe00000
   84a18:	7c9fffff 	.word	0x7c9fffff
   84a1c:	7fefffff 	.word	0x7fefffff
   84a20:	7ff00000 	.word	0x7ff00000
   84a24:	0008a380 	.word	0x0008a380
   84a28:	0008a0d0 	.word	0x0008a0d0
   84a2c:	3ff00000 	.word	0x3ff00000
   84a30:	9a1d      	ldr	r2, [sp, #116]	; 0x74
   84a32:	981c      	ldr	r0, [sp, #112]	; 0x70
   84a34:	f203 4333 	addw	r3, r3, #1075	; 0x433
   84a38:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
   84a3c:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
   84a40:	9002      	str	r0, [sp, #8]
   84a42:	9203      	str	r2, [sp, #12]
   84a44:	f7ff bb23 	b.w	8408e <_strtod_r+0x31e>
   84a48:	9b08      	ldr	r3, [sp, #32]
   84a4a:	3316      	adds	r3, #22
   84a4c:	f6ff aba0 	blt.w	84190 <_strtod_r+0x420>
   84a50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84a54:	4b8d      	ldr	r3, [pc, #564]	; (84c8c <_strtod_r+0xf1c>)
   84a56:	9a08      	ldr	r2, [sp, #32]
   84a58:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
   84a5c:	e9da 2300 	ldrd	r2, r3, [sl]
   84a60:	f7fe faba 	bl	82fd8 <__aeabi_ddiv>
   84a64:	4680      	mov	r8, r0
   84a66:	4689      	mov	r9, r1
   84a68:	f7ff b9d8 	b.w	83e1c <_strtod_r+0xac>
   84a6c:	46b2      	mov	sl, r6
   84a6e:	4601      	mov	r1, r0
   84a70:	e69d      	b.n	847ae <_strtod_r+0xa3e>
   84a72:	f1ba 0f10 	cmp.w	sl, #16
   84a76:	bfdc      	itt	le
   84a78:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
   84a7c:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
   84a80:	2000      	movs	r0, #0
   84a82:	e6f4      	b.n	8486e <_strtod_r+0xafe>
   84a84:	4655      	mov	r5, sl
   84a86:	46c4      	mov	ip, r8
   84a88:	46b2      	mov	sl, r6
   84a8a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   84a8e:	2d00      	cmp	r5, #0
   84a90:	f000 8082 	beq.w	84b98 <_strtod_r+0xe28>
   84a94:	9a03      	ldr	r2, [sp, #12]
   84a96:	4b7e      	ldr	r3, [pc, #504]	; (84c90 <_strtod_r+0xf20>)
   84a98:	f3c2 0113 	ubfx	r1, r2, #0, #20
   84a9c:	4299      	cmp	r1, r3
   84a9e:	f000 80a3 	beq.w	84be8 <_strtod_r+0xe78>
   84aa2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   84aa4:	2b00      	cmp	r3, #0
   84aa6:	f000 8083 	beq.w	84bb0 <_strtod_r+0xe40>
   84aaa:	9803      	ldr	r0, [sp, #12]
   84aac:	4203      	tst	r3, r0
   84aae:	d00f      	beq.n	84ad0 <_strtod_r+0xd60>
   84ab0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   84ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   84ab6:	2d00      	cmp	r5, #0
   84ab8:	f000 8084 	beq.w	84bc4 <_strtod_r+0xe54>
   84abc:	f7ff f936 	bl	83d2c <sulp>
   84ac0:	4602      	mov	r2, r0
   84ac2:	460b      	mov	r3, r1
   84ac4:	4640      	mov	r0, r8
   84ac6:	4649      	mov	r1, r9
   84ac8:	f7fd ffaa 	bl	82a20 <__adddf3>
   84acc:	4680      	mov	r8, r0
   84ace:	4689      	mov	r9, r1
   84ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84ad2:	b1b3      	cbz	r3, 84b02 <_strtod_r+0xd92>
   84ad4:	486f      	ldr	r0, [pc, #444]	; (84c94 <_strtod_r+0xf24>)
   84ad6:	2200      	movs	r2, #0
   84ad8:	9013      	str	r0, [sp, #76]	; 0x4c
   84ada:	9212      	str	r2, [sp, #72]	; 0x48
   84adc:	4640      	mov	r0, r8
   84ade:	4649      	mov	r1, r9
   84ae0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   84ae4:	f7fe f94e 	bl	82d84 <__aeabi_dmul>
   84ae8:	4680      	mov	r8, r0
   84aea:	4689      	mov	r9, r1
   84aec:	e9cd 8902 	strd	r8, r9, [sp, #8]
   84af0:	9b03      	ldr	r3, [sp, #12]
   84af2:	b933      	cbnz	r3, 84b02 <_strtod_r+0xd92>
   84af4:	9802      	ldr	r0, [sp, #8]
   84af6:	b920      	cbnz	r0, 84b02 <_strtod_r+0xd92>
   84af8:	2322      	movs	r3, #34	; 0x22
   84afa:	991a      	ldr	r1, [sp, #104]	; 0x68
   84afc:	f8cb 3000 	str.w	r3, [fp]
   84b00:	e65e      	b.n	847c0 <_strtod_r+0xa50>
   84b02:	991a      	ldr	r1, [sp, #104]	; 0x68
   84b04:	e65c      	b.n	847c0 <_strtod_r+0xa50>
   84b06:	4655      	mov	r5, sl
   84b08:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
   84b0c:	46b2      	mov	sl, r6
   84b0e:	2d00      	cmp	r5, #0
   84b10:	d1de      	bne.n	84ad0 <_strtod_r+0xd60>
   84b12:	9a02      	ldr	r2, [sp, #8]
   84b14:	2a00      	cmp	r2, #0
   84b16:	d1db      	bne.n	84ad0 <_strtod_r+0xd60>
   84b18:	9803      	ldr	r0, [sp, #12]
   84b1a:	f3c0 0313 	ubfx	r3, r0, #0, #20
   84b1e:	4604      	mov	r4, r0
   84b20:	2b00      	cmp	r3, #0
   84b22:	d1d5      	bne.n	84ad0 <_strtod_r+0xd60>
   84b24:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
   84b28:	0d1b      	lsrs	r3, r3, #20
   84b2a:	051b      	lsls	r3, r3, #20
   84b2c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
   84b30:	d9ce      	bls.n	84ad0 <_strtod_r+0xd60>
   84b32:	9906      	ldr	r1, [sp, #24]
   84b34:	694b      	ldr	r3, [r1, #20]
   84b36:	b913      	cbnz	r3, 84b3e <_strtod_r+0xdce>
   84b38:	690b      	ldr	r3, [r1, #16]
   84b3a:	2b01      	cmp	r3, #1
   84b3c:	ddc8      	ble.n	84ad0 <_strtod_r+0xd60>
   84b3e:	9906      	ldr	r1, [sp, #24]
   84b40:	2201      	movs	r2, #1
   84b42:	4658      	mov	r0, fp
   84b44:	f003 fc00 	bl	88348 <__lshift>
   84b48:	4639      	mov	r1, r7
   84b4a:	9006      	str	r0, [sp, #24]
   84b4c:	f003 fc5a 	bl	88404 <__mcmp>
   84b50:	2800      	cmp	r0, #0
   84b52:	ddbd      	ble.n	84ad0 <_strtod_r+0xd60>
   84b54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84b56:	2b00      	cmp	r3, #0
   84b58:	d17a      	bne.n	84c50 <_strtod_r+0xee0>
   84b5a:	4b4f      	ldr	r3, [pc, #316]	; (84c98 <_strtod_r+0xf28>)
   84b5c:	4023      	ands	r3, r4
   84b5e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
   84b62:	ea6f 5313 	mvn.w	r3, r3, lsr #20
   84b66:	ea6f 5003 	mvn.w	r0, r3, lsl #20
   84b6a:	f04f 31ff 	mov.w	r1, #4294967295
   84b6e:	9003      	str	r0, [sp, #12]
   84b70:	9102      	str	r1, [sp, #8]
   84b72:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   84b76:	e7ab      	b.n	84ad0 <_strtod_r+0xd60>
   84b78:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
   84b7c:	2200      	movs	r2, #0
   84b7e:	9103      	str	r1, [sp, #12]
   84b80:	920a      	str	r2, [sp, #40]	; 0x28
   84b82:	f7ff bb21 	b.w	841c8 <_strtod_r+0x458>
   84b86:	4b45      	ldr	r3, [pc, #276]	; (84c9c <_strtod_r+0xf2c>)
   84b88:	4945      	ldr	r1, [pc, #276]	; (84ca0 <_strtod_r+0xf30>)
   84b8a:	2200      	movs	r2, #0
   84b8c:	2000      	movs	r0, #0
   84b8e:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
   84b92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84b96:	e4ac      	b.n	844f2 <_strtod_r+0x782>
   84b98:	9903      	ldr	r1, [sp, #12]
   84b9a:	f3c1 0313 	ubfx	r3, r1, #0, #20
   84b9e:	460c      	mov	r4, r1
   84ba0:	2b00      	cmp	r3, #0
   84ba2:	f47f af7e 	bne.w	84aa2 <_strtod_r+0xd32>
   84ba6:	9a02      	ldr	r2, [sp, #8]
   84ba8:	2a00      	cmp	r2, #0
   84baa:	f47f af7a 	bne.w	84aa2 <_strtod_r+0xd32>
   84bae:	e7d1      	b.n	84b54 <_strtod_r+0xde4>
   84bb0:	9902      	ldr	r1, [sp, #8]
   84bb2:	ea1c 0f01 	tst.w	ip, r1
   84bb6:	d08b      	beq.n	84ad0 <_strtod_r+0xd60>
   84bb8:	e77a      	b.n	84ab0 <_strtod_r+0xd40>
   84bba:	3101      	adds	r1, #1
   84bbc:	9119      	str	r1, [sp, #100]	; 0x64
   84bbe:	e57e      	b.n	846be <_strtod_r+0x94e>
   84bc0:	2700      	movs	r7, #0
   84bc2:	e4e8      	b.n	84596 <_strtod_r+0x826>
   84bc4:	f7ff f8b2 	bl	83d2c <sulp>
   84bc8:	4602      	mov	r2, r0
   84bca:	460b      	mov	r3, r1
   84bcc:	4640      	mov	r0, r8
   84bce:	4649      	mov	r1, r9
   84bd0:	f7fd ff24 	bl	82a1c <__aeabi_dsub>
   84bd4:	2200      	movs	r2, #0
   84bd6:	2300      	movs	r3, #0
   84bd8:	4680      	mov	r8, r0
   84bda:	4689      	mov	r9, r1
   84bdc:	f004 fe78 	bl	898d0 <__aeabi_dcmpeq>
   84be0:	2800      	cmp	r0, #0
   84be2:	f47f aed1 	bne.w	84988 <_strtod_r+0xc18>
   84be6:	e773      	b.n	84ad0 <_strtod_r+0xd60>
   84be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   84bea:	9902      	ldr	r1, [sp, #8]
   84bec:	b1db      	cbz	r3, 84c26 <_strtod_r+0xeb6>
   84bee:	4b2a      	ldr	r3, [pc, #168]	; (84c98 <_strtod_r+0xf28>)
   84bf0:	4013      	ands	r3, r2
   84bf2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
   84bf6:	d816      	bhi.n	84c26 <_strtod_r+0xeb6>
   84bf8:	0d1b      	lsrs	r3, r3, #20
   84bfa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
   84bfe:	f04f 30ff 	mov.w	r0, #4294967295
   84c02:	fa00 f303 	lsl.w	r3, r0, r3
   84c06:	4299      	cmp	r1, r3
   84c08:	f47f af4b 	bne.w	84aa2 <_strtod_r+0xd32>
   84c0c:	4b25      	ldr	r3, [pc, #148]	; (84ca4 <_strtod_r+0xf34>)
   84c0e:	429a      	cmp	r2, r3
   84c10:	d038      	beq.n	84c84 <_strtod_r+0xf14>
   84c12:	4b21      	ldr	r3, [pc, #132]	; (84c98 <_strtod_r+0xf28>)
   84c14:	2000      	movs	r0, #0
   84c16:	4013      	ands	r3, r2
   84c18:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   84c1c:	9303      	str	r3, [sp, #12]
   84c1e:	9002      	str	r0, [sp, #8]
   84c20:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
   84c24:	e754      	b.n	84ad0 <_strtod_r+0xd60>
   84c26:	f04f 33ff 	mov.w	r3, #4294967295
   84c2a:	e7ec      	b.n	84c06 <_strtod_r+0xe96>
   84c2c:	a819      	add	r0, sp, #100	; 0x64
   84c2e:	491e      	ldr	r1, [pc, #120]	; (84ca8 <_strtod_r+0xf38>)
   84c30:	aa1c      	add	r2, sp, #112	; 0x70
   84c32:	f002 fc8d 	bl	87550 <__hexnan>
   84c36:	2805      	cmp	r0, #5
   84c38:	f47f ad17 	bne.w	8466a <_strtod_r+0x8fa>
   84c3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
   84c3e:	991c      	ldr	r1, [sp, #112]	; 0x70
   84c40:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
   84c44:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
   84c48:	9003      	str	r0, [sp, #12]
   84c4a:	9102      	str	r1, [sp, #8]
   84c4c:	f7ff ba25 	b.w	8409a <_strtod_r+0x32a>
   84c50:	4b11      	ldr	r3, [pc, #68]	; (84c98 <_strtod_r+0xf28>)
   84c52:	4023      	ands	r3, r4
   84c54:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
   84c58:	d881      	bhi.n	84b5e <_strtod_r+0xdee>
   84c5a:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
   84c5e:	f63f af39 	bhi.w	84ad4 <_strtod_r+0xd64>
   84c62:	e691      	b.n	84988 <_strtod_r+0xc18>
   84c64:	f04f 32ff 	mov.w	r2, #4294967295
   84c68:	fa02 f303 	lsl.w	r3, r2, r3
   84c6c:	9a02      	ldr	r2, [sp, #8]
   84c6e:	4013      	ands	r3, r2
   84c70:	9302      	str	r3, [sp, #8]
   84c72:	e643      	b.n	848fc <_strtod_r+0xb8c>
   84c74:	3b20      	subs	r3, #32
   84c76:	f04f 31ff 	mov.w	r1, #4294967295
   84c7a:	fa01 f303 	lsl.w	r3, r1, r3
   84c7e:	4013      	ands	r3, r2
   84c80:	9303      	str	r3, [sp, #12]
   84c82:	e63b      	b.n	848fc <_strtod_r+0xb8c>
   84c84:	3101      	adds	r1, #1
   84c86:	d1c4      	bne.n	84c12 <_strtod_r+0xea2>
   84c88:	e590      	b.n	847ac <_strtod_r+0xa3c>
   84c8a:	bf00      	nop
   84c8c:	0008a380 	.word	0x0008a380
   84c90:	000fffff 	.word	0x000fffff
   84c94:	39500000 	.word	0x39500000
   84c98:	7ff00000 	.word	0x7ff00000
   84c9c:	bfe00000 	.word	0xbfe00000
   84ca0:	3fe00000 	.word	0x3fe00000
   84ca4:	7fefffff 	.word	0x7fefffff
   84ca8:	0008a0bc 	.word	0x0008a0bc
   84cac:	f3af 8000 	nop.w

00084cb0 <strtod>:
   84cb0:	4b02      	ldr	r3, [pc, #8]	; (84cbc <strtod+0xc>)
   84cb2:	460a      	mov	r2, r1
   84cb4:	4601      	mov	r1, r0
   84cb6:	6818      	ldr	r0, [r3, #0]
   84cb8:	f7ff b85a 	b.w	83d70 <_strtod_r>
   84cbc:	20070458 	.word	0x20070458

00084cc0 <__sprint_r.part.0>:
   84cc0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84cc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84cc6:	049c      	lsls	r4, r3, #18
   84cc8:	460e      	mov	r6, r1
   84cca:	4680      	mov	r8, r0
   84ccc:	4691      	mov	r9, r2
   84cce:	d52a      	bpl.n	84d26 <__sprint_r.part.0+0x66>
   84cd0:	6893      	ldr	r3, [r2, #8]
   84cd2:	6812      	ldr	r2, [r2, #0]
   84cd4:	f102 0a08 	add.w	sl, r2, #8
   84cd8:	b31b      	cbz	r3, 84d22 <__sprint_r.part.0+0x62>
   84cda:	e91a 00a0 	ldmdb	sl, {r5, r7}
   84cde:	08bf      	lsrs	r7, r7, #2
   84ce0:	d017      	beq.n	84d12 <__sprint_r.part.0+0x52>
   84ce2:	3d04      	subs	r5, #4
   84ce4:	2400      	movs	r4, #0
   84ce6:	e001      	b.n	84cec <__sprint_r.part.0+0x2c>
   84ce8:	42a7      	cmp	r7, r4
   84cea:	d010      	beq.n	84d0e <__sprint_r.part.0+0x4e>
   84cec:	4640      	mov	r0, r8
   84cee:	f855 1f04 	ldr.w	r1, [r5, #4]!
   84cf2:	4632      	mov	r2, r6
   84cf4:	f001 fd2e 	bl	86754 <_fputwc_r>
   84cf8:	1c43      	adds	r3, r0, #1
   84cfa:	f104 0401 	add.w	r4, r4, #1
   84cfe:	d1f3      	bne.n	84ce8 <__sprint_r.part.0+0x28>
   84d00:	2300      	movs	r3, #0
   84d02:	f8c9 3008 	str.w	r3, [r9, #8]
   84d06:	f8c9 3004 	str.w	r3, [r9, #4]
   84d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84d0e:	f8d9 3008 	ldr.w	r3, [r9, #8]
   84d12:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   84d16:	f8c9 3008 	str.w	r3, [r9, #8]
   84d1a:	f10a 0a08 	add.w	sl, sl, #8
   84d1e:	2b00      	cmp	r3, #0
   84d20:	d1db      	bne.n	84cda <__sprint_r.part.0+0x1a>
   84d22:	2000      	movs	r0, #0
   84d24:	e7ec      	b.n	84d00 <__sprint_r.part.0+0x40>
   84d26:	f001 ff57 	bl	86bd8 <__sfvwrite_r>
   84d2a:	2300      	movs	r3, #0
   84d2c:	f8c9 3008 	str.w	r3, [r9, #8]
   84d30:	f8c9 3004 	str.w	r3, [r9, #4]
   84d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084d38 <_vfiprintf_r>:
   84d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84d3c:	b0b1      	sub	sp, #196	; 0xc4
   84d3e:	461c      	mov	r4, r3
   84d40:	9102      	str	r1, [sp, #8]
   84d42:	4690      	mov	r8, r2
   84d44:	9308      	str	r3, [sp, #32]
   84d46:	9006      	str	r0, [sp, #24]
   84d48:	b118      	cbz	r0, 84d52 <_vfiprintf_r+0x1a>
   84d4a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d4c:	2b00      	cmp	r3, #0
   84d4e:	f000 80e8 	beq.w	84f22 <_vfiprintf_r+0x1ea>
   84d52:	9d02      	ldr	r5, [sp, #8]
   84d54:	89ab      	ldrh	r3, [r5, #12]
   84d56:	b29a      	uxth	r2, r3
   84d58:	0490      	lsls	r0, r2, #18
   84d5a:	d407      	bmi.n	84d6c <_vfiprintf_r+0x34>
   84d5c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   84d5e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84d62:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   84d66:	81ab      	strh	r3, [r5, #12]
   84d68:	b29a      	uxth	r2, r3
   84d6a:	6669      	str	r1, [r5, #100]	; 0x64
   84d6c:	0711      	lsls	r1, r2, #28
   84d6e:	f140 80b7 	bpl.w	84ee0 <_vfiprintf_r+0x1a8>
   84d72:	f8dd b008 	ldr.w	fp, [sp, #8]
   84d76:	f8db 3010 	ldr.w	r3, [fp, #16]
   84d7a:	2b00      	cmp	r3, #0
   84d7c:	f000 80b0 	beq.w	84ee0 <_vfiprintf_r+0x1a8>
   84d80:	f002 021a 	and.w	r2, r2, #26
   84d84:	2a0a      	cmp	r2, #10
   84d86:	f000 80b7 	beq.w	84ef8 <_vfiprintf_r+0x1c0>
   84d8a:	2300      	movs	r3, #0
   84d8c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   84d90:	930a      	str	r3, [sp, #40]	; 0x28
   84d92:	9315      	str	r3, [sp, #84]	; 0x54
   84d94:	9314      	str	r3, [sp, #80]	; 0x50
   84d96:	9309      	str	r3, [sp, #36]	; 0x24
   84d98:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   84d9c:	464e      	mov	r6, r9
   84d9e:	f898 3000 	ldrb.w	r3, [r8]
   84da2:	2b00      	cmp	r3, #0
   84da4:	f000 84c8 	beq.w	85738 <_vfiprintf_r+0xa00>
   84da8:	2b25      	cmp	r3, #37	; 0x25
   84daa:	f000 84c5 	beq.w	85738 <_vfiprintf_r+0xa00>
   84dae:	f108 0201 	add.w	r2, r8, #1
   84db2:	e001      	b.n	84db8 <_vfiprintf_r+0x80>
   84db4:	2b25      	cmp	r3, #37	; 0x25
   84db6:	d004      	beq.n	84dc2 <_vfiprintf_r+0x8a>
   84db8:	7813      	ldrb	r3, [r2, #0]
   84dba:	4614      	mov	r4, r2
   84dbc:	3201      	adds	r2, #1
   84dbe:	2b00      	cmp	r3, #0
   84dc0:	d1f8      	bne.n	84db4 <_vfiprintf_r+0x7c>
   84dc2:	ebc8 0504 	rsb	r5, r8, r4
   84dc6:	b195      	cbz	r5, 84dee <_vfiprintf_r+0xb6>
   84dc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84dca:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84dcc:	3301      	adds	r3, #1
   84dce:	442a      	add	r2, r5
   84dd0:	2b07      	cmp	r3, #7
   84dd2:	f8c6 8000 	str.w	r8, [r6]
   84dd6:	6075      	str	r5, [r6, #4]
   84dd8:	9215      	str	r2, [sp, #84]	; 0x54
   84dda:	9314      	str	r3, [sp, #80]	; 0x50
   84ddc:	dd7b      	ble.n	84ed6 <_vfiprintf_r+0x19e>
   84dde:	2a00      	cmp	r2, #0
   84de0:	f040 84d5 	bne.w	8578e <_vfiprintf_r+0xa56>
   84de4:	9809      	ldr	r0, [sp, #36]	; 0x24
   84de6:	9214      	str	r2, [sp, #80]	; 0x50
   84de8:	4428      	add	r0, r5
   84dea:	464e      	mov	r6, r9
   84dec:	9009      	str	r0, [sp, #36]	; 0x24
   84dee:	7823      	ldrb	r3, [r4, #0]
   84df0:	2b00      	cmp	r3, #0
   84df2:	f000 83ed 	beq.w	855d0 <_vfiprintf_r+0x898>
   84df6:	2100      	movs	r1, #0
   84df8:	f04f 0200 	mov.w	r2, #0
   84dfc:	f04f 3cff 	mov.w	ip, #4294967295
   84e00:	7863      	ldrb	r3, [r4, #1]
   84e02:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   84e06:	9104      	str	r1, [sp, #16]
   84e08:	468a      	mov	sl, r1
   84e0a:	f104 0801 	add.w	r8, r4, #1
   84e0e:	4608      	mov	r0, r1
   84e10:	4665      	mov	r5, ip
   84e12:	f108 0801 	add.w	r8, r8, #1
   84e16:	f1a3 0220 	sub.w	r2, r3, #32
   84e1a:	2a58      	cmp	r2, #88	; 0x58
   84e1c:	f200 82d9 	bhi.w	853d2 <_vfiprintf_r+0x69a>
   84e20:	e8df f012 	tbh	[pc, r2, lsl #1]
   84e24:	02d702cb 	.word	0x02d702cb
   84e28:	02d202d7 	.word	0x02d202d7
   84e2c:	02d702d7 	.word	0x02d702d7
   84e30:	02d702d7 	.word	0x02d702d7
   84e34:	02d702d7 	.word	0x02d702d7
   84e38:	028f0282 	.word	0x028f0282
   84e3c:	008402d7 	.word	0x008402d7
   84e40:	02d70293 	.word	0x02d70293
   84e44:	0196012b 	.word	0x0196012b
   84e48:	01960196 	.word	0x01960196
   84e4c:	01960196 	.word	0x01960196
   84e50:	01960196 	.word	0x01960196
   84e54:	01960196 	.word	0x01960196
   84e58:	02d702d7 	.word	0x02d702d7
   84e5c:	02d702d7 	.word	0x02d702d7
   84e60:	02d702d7 	.word	0x02d702d7
   84e64:	02d702d7 	.word	0x02d702d7
   84e68:	02d702d7 	.word	0x02d702d7
   84e6c:	02d70130 	.word	0x02d70130
   84e70:	02d702d7 	.word	0x02d702d7
   84e74:	02d702d7 	.word	0x02d702d7
   84e78:	02d702d7 	.word	0x02d702d7
   84e7c:	02d702d7 	.word	0x02d702d7
   84e80:	017b02d7 	.word	0x017b02d7
   84e84:	02d702d7 	.word	0x02d702d7
   84e88:	02d702d7 	.word	0x02d702d7
   84e8c:	01a402d7 	.word	0x01a402d7
   84e90:	02d702d7 	.word	0x02d702d7
   84e94:	02d701bf 	.word	0x02d701bf
   84e98:	02d702d7 	.word	0x02d702d7
   84e9c:	02d702d7 	.word	0x02d702d7
   84ea0:	02d702d7 	.word	0x02d702d7
   84ea4:	02d702d7 	.word	0x02d702d7
   84ea8:	01e402d7 	.word	0x01e402d7
   84eac:	02d701fa 	.word	0x02d701fa
   84eb0:	02d702d7 	.word	0x02d702d7
   84eb4:	01fa0216 	.word	0x01fa0216
   84eb8:	02d702d7 	.word	0x02d702d7
   84ebc:	02d7021b 	.word	0x02d7021b
   84ec0:	00890228 	.word	0x00890228
   84ec4:	027d0266 	.word	0x027d0266
   84ec8:	023a02d7 	.word	0x023a02d7
   84ecc:	011902d7 	.word	0x011902d7
   84ed0:	02d702d7 	.word	0x02d702d7
   84ed4:	02af      	.short	0x02af
   84ed6:	3608      	adds	r6, #8
   84ed8:	9809      	ldr	r0, [sp, #36]	; 0x24
   84eda:	4428      	add	r0, r5
   84edc:	9009      	str	r0, [sp, #36]	; 0x24
   84ede:	e786      	b.n	84dee <_vfiprintf_r+0xb6>
   84ee0:	9806      	ldr	r0, [sp, #24]
   84ee2:	9902      	ldr	r1, [sp, #8]
   84ee4:	f001 fa5c 	bl	863a0 <__swsetup_r>
   84ee8:	b9b0      	cbnz	r0, 84f18 <_vfiprintf_r+0x1e0>
   84eea:	9d02      	ldr	r5, [sp, #8]
   84eec:	89aa      	ldrh	r2, [r5, #12]
   84eee:	f002 021a 	and.w	r2, r2, #26
   84ef2:	2a0a      	cmp	r2, #10
   84ef4:	f47f af49 	bne.w	84d8a <_vfiprintf_r+0x52>
   84ef8:	f8dd b008 	ldr.w	fp, [sp, #8]
   84efc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   84f00:	2b00      	cmp	r3, #0
   84f02:	f6ff af42 	blt.w	84d8a <_vfiprintf_r+0x52>
   84f06:	9806      	ldr	r0, [sp, #24]
   84f08:	4659      	mov	r1, fp
   84f0a:	4642      	mov	r2, r8
   84f0c:	4623      	mov	r3, r4
   84f0e:	f000 fd3d 	bl	8598c <__sbprintf>
   84f12:	b031      	add	sp, #196	; 0xc4
   84f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f18:	f04f 30ff 	mov.w	r0, #4294967295
   84f1c:	b031      	add	sp, #196	; 0xc4
   84f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84f22:	f001 fb81 	bl	86628 <__sinit>
   84f26:	e714      	b.n	84d52 <_vfiprintf_r+0x1a>
   84f28:	4240      	negs	r0, r0
   84f2a:	9308      	str	r3, [sp, #32]
   84f2c:	f04a 0a04 	orr.w	sl, sl, #4
   84f30:	f898 3000 	ldrb.w	r3, [r8]
   84f34:	e76d      	b.n	84e12 <_vfiprintf_r+0xda>
   84f36:	f01a 0320 	ands.w	r3, sl, #32
   84f3a:	9004      	str	r0, [sp, #16]
   84f3c:	46ac      	mov	ip, r5
   84f3e:	f000 80f4 	beq.w	8512a <_vfiprintf_r+0x3f2>
   84f42:	f8dd b020 	ldr.w	fp, [sp, #32]
   84f46:	f10b 0307 	add.w	r3, fp, #7
   84f4a:	f023 0307 	bic.w	r3, r3, #7
   84f4e:	f103 0408 	add.w	r4, r3, #8
   84f52:	9408      	str	r4, [sp, #32]
   84f54:	e9d3 4500 	ldrd	r4, r5, [r3]
   84f58:	2300      	movs	r3, #0
   84f5a:	f04f 0000 	mov.w	r0, #0
   84f5e:	2100      	movs	r1, #0
   84f60:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   84f64:	f8cd c014 	str.w	ip, [sp, #20]
   84f68:	9107      	str	r1, [sp, #28]
   84f6a:	f1bc 0f00 	cmp.w	ip, #0
   84f6e:	bfa8      	it	ge
   84f70:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   84f74:	ea54 0205 	orrs.w	r2, r4, r5
   84f78:	f040 80ad 	bne.w	850d6 <_vfiprintf_r+0x39e>
   84f7c:	f1bc 0f00 	cmp.w	ip, #0
   84f80:	f040 80a9 	bne.w	850d6 <_vfiprintf_r+0x39e>
   84f84:	2b00      	cmp	r3, #0
   84f86:	f040 83c0 	bne.w	8570a <_vfiprintf_r+0x9d2>
   84f8a:	f01a 0f01 	tst.w	sl, #1
   84f8e:	f000 83bc 	beq.w	8570a <_vfiprintf_r+0x9d2>
   84f92:	2330      	movs	r3, #48	; 0x30
   84f94:	af30      	add	r7, sp, #192	; 0xc0
   84f96:	f807 3d41 	strb.w	r3, [r7, #-65]!
   84f9a:	ebc7 0409 	rsb	r4, r7, r9
   84f9e:	9405      	str	r4, [sp, #20]
   84fa0:	f8dd b014 	ldr.w	fp, [sp, #20]
   84fa4:	9c07      	ldr	r4, [sp, #28]
   84fa6:	45e3      	cmp	fp, ip
   84fa8:	bfb8      	it	lt
   84faa:	46e3      	movlt	fp, ip
   84fac:	f8cd b00c 	str.w	fp, [sp, #12]
   84fb0:	b11c      	cbz	r4, 84fba <_vfiprintf_r+0x282>
   84fb2:	f10b 0b01 	add.w	fp, fp, #1
   84fb6:	f8cd b00c 	str.w	fp, [sp, #12]
   84fba:	f01a 0502 	ands.w	r5, sl, #2
   84fbe:	9507      	str	r5, [sp, #28]
   84fc0:	d005      	beq.n	84fce <_vfiprintf_r+0x296>
   84fc2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84fc6:	f10b 0b02 	add.w	fp, fp, #2
   84fca:	f8cd b00c 	str.w	fp, [sp, #12]
   84fce:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   84fd2:	930b      	str	r3, [sp, #44]	; 0x2c
   84fd4:	f040 821b 	bne.w	8540e <_vfiprintf_r+0x6d6>
   84fd8:	9d04      	ldr	r5, [sp, #16]
   84fda:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84fde:	ebcb 0405 	rsb	r4, fp, r5
   84fe2:	2c00      	cmp	r4, #0
   84fe4:	f340 8213 	ble.w	8540e <_vfiprintf_r+0x6d6>
   84fe8:	2c10      	cmp	r4, #16
   84fea:	f340 8489 	ble.w	85900 <_vfiprintf_r+0xbc8>
   84fee:	4dbe      	ldr	r5, [pc, #760]	; (852e8 <_vfiprintf_r+0x5b0>)
   84ff0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84ff2:	462b      	mov	r3, r5
   84ff4:	9814      	ldr	r0, [sp, #80]	; 0x50
   84ff6:	4625      	mov	r5, r4
   84ff8:	f04f 0b10 	mov.w	fp, #16
   84ffc:	4664      	mov	r4, ip
   84ffe:	46b4      	mov	ip, r6
   85000:	461e      	mov	r6, r3
   85002:	e006      	b.n	85012 <_vfiprintf_r+0x2da>
   85004:	1c83      	adds	r3, r0, #2
   85006:	f10c 0c08 	add.w	ip, ip, #8
   8500a:	4608      	mov	r0, r1
   8500c:	3d10      	subs	r5, #16
   8500e:	2d10      	cmp	r5, #16
   85010:	dd11      	ble.n	85036 <_vfiprintf_r+0x2fe>
   85012:	1c41      	adds	r1, r0, #1
   85014:	3210      	adds	r2, #16
   85016:	2907      	cmp	r1, #7
   85018:	9215      	str	r2, [sp, #84]	; 0x54
   8501a:	e88c 0840 	stmia.w	ip, {r6, fp}
   8501e:	9114      	str	r1, [sp, #80]	; 0x50
   85020:	ddf0      	ble.n	85004 <_vfiprintf_r+0x2cc>
   85022:	2a00      	cmp	r2, #0
   85024:	f040 81e6 	bne.w	853f4 <_vfiprintf_r+0x6bc>
   85028:	3d10      	subs	r5, #16
   8502a:	2d10      	cmp	r5, #16
   8502c:	f04f 0301 	mov.w	r3, #1
   85030:	4610      	mov	r0, r2
   85032:	46cc      	mov	ip, r9
   85034:	dced      	bgt.n	85012 <_vfiprintf_r+0x2da>
   85036:	4631      	mov	r1, r6
   85038:	4666      	mov	r6, ip
   8503a:	46a4      	mov	ip, r4
   8503c:	462c      	mov	r4, r5
   8503e:	460d      	mov	r5, r1
   85040:	4422      	add	r2, r4
   85042:	2b07      	cmp	r3, #7
   85044:	9215      	str	r2, [sp, #84]	; 0x54
   85046:	6035      	str	r5, [r6, #0]
   85048:	6074      	str	r4, [r6, #4]
   8504a:	9314      	str	r3, [sp, #80]	; 0x50
   8504c:	f300 836d 	bgt.w	8572a <_vfiprintf_r+0x9f2>
   85050:	3608      	adds	r6, #8
   85052:	1c59      	adds	r1, r3, #1
   85054:	e1de      	b.n	85414 <_vfiprintf_r+0x6dc>
   85056:	f01a 0f20 	tst.w	sl, #32
   8505a:	9004      	str	r0, [sp, #16]
   8505c:	46ac      	mov	ip, r5
   8505e:	f000 808d 	beq.w	8517c <_vfiprintf_r+0x444>
   85062:	9d08      	ldr	r5, [sp, #32]
   85064:	1deb      	adds	r3, r5, #7
   85066:	f023 0307 	bic.w	r3, r3, #7
   8506a:	f103 0b08 	add.w	fp, r3, #8
   8506e:	e9d3 4500 	ldrd	r4, r5, [r3]
   85072:	f8cd b020 	str.w	fp, [sp, #32]
   85076:	2301      	movs	r3, #1
   85078:	e76f      	b.n	84f5a <_vfiprintf_r+0x222>
   8507a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8507e:	f898 3000 	ldrb.w	r3, [r8]
   85082:	e6c6      	b.n	84e12 <_vfiprintf_r+0xda>
   85084:	f04a 0a10 	orr.w	sl, sl, #16
   85088:	f01a 0f20 	tst.w	sl, #32
   8508c:	9004      	str	r0, [sp, #16]
   8508e:	46ac      	mov	ip, r5
   85090:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85094:	f000 80c8 	beq.w	85228 <_vfiprintf_r+0x4f0>
   85098:	9c08      	ldr	r4, [sp, #32]
   8509a:	1de1      	adds	r1, r4, #7
   8509c:	f021 0107 	bic.w	r1, r1, #7
   850a0:	e9d1 2300 	ldrd	r2, r3, [r1]
   850a4:	3108      	adds	r1, #8
   850a6:	9108      	str	r1, [sp, #32]
   850a8:	4614      	mov	r4, r2
   850aa:	461d      	mov	r5, r3
   850ac:	2a00      	cmp	r2, #0
   850ae:	f173 0b00 	sbcs.w	fp, r3, #0
   850b2:	f2c0 83ce 	blt.w	85852 <_vfiprintf_r+0xb1a>
   850b6:	f1bc 0f00 	cmp.w	ip, #0
   850ba:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   850be:	bfa8      	it	ge
   850c0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   850c4:	ea54 0205 	orrs.w	r2, r4, r5
   850c8:	9007      	str	r0, [sp, #28]
   850ca:	f8cd c014 	str.w	ip, [sp, #20]
   850ce:	f04f 0301 	mov.w	r3, #1
   850d2:	f43f af53 	beq.w	84f7c <_vfiprintf_r+0x244>
   850d6:	2b01      	cmp	r3, #1
   850d8:	f000 8319 	beq.w	8570e <_vfiprintf_r+0x9d6>
   850dc:	2b02      	cmp	r3, #2
   850de:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   850e2:	f040 824c 	bne.w	8557e <_vfiprintf_r+0x846>
   850e6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   850ea:	4619      	mov	r1, r3
   850ec:	f004 000f 	and.w	r0, r4, #15
   850f0:	0922      	lsrs	r2, r4, #4
   850f2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   850f6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   850fa:	092b      	lsrs	r3, r5, #4
   850fc:	7008      	strb	r0, [r1, #0]
   850fe:	ea52 0003 	orrs.w	r0, r2, r3
   85102:	460f      	mov	r7, r1
   85104:	4614      	mov	r4, r2
   85106:	461d      	mov	r5, r3
   85108:	f101 31ff 	add.w	r1, r1, #4294967295
   8510c:	d1ee      	bne.n	850ec <_vfiprintf_r+0x3b4>
   8510e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   85112:	ebc7 0309 	rsb	r3, r7, r9
   85116:	9305      	str	r3, [sp, #20]
   85118:	e742      	b.n	84fa0 <_vfiprintf_r+0x268>
   8511a:	f04a 0a10 	orr.w	sl, sl, #16
   8511e:	f01a 0320 	ands.w	r3, sl, #32
   85122:	9004      	str	r0, [sp, #16]
   85124:	46ac      	mov	ip, r5
   85126:	f47f af0c 	bne.w	84f42 <_vfiprintf_r+0x20a>
   8512a:	f01a 0210 	ands.w	r2, sl, #16
   8512e:	f040 8311 	bne.w	85754 <_vfiprintf_r+0xa1c>
   85132:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   85136:	f000 830d 	beq.w	85754 <_vfiprintf_r+0xa1c>
   8513a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8513e:	4613      	mov	r3, r2
   85140:	f8bb 4000 	ldrh.w	r4, [fp]
   85144:	f10b 0b04 	add.w	fp, fp, #4
   85148:	2500      	movs	r5, #0
   8514a:	f8cd b020 	str.w	fp, [sp, #32]
   8514e:	e704      	b.n	84f5a <_vfiprintf_r+0x222>
   85150:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85154:	2000      	movs	r0, #0
   85156:	f818 3b01 	ldrb.w	r3, [r8], #1
   8515a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8515e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   85162:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85166:	2a09      	cmp	r2, #9
   85168:	d9f5      	bls.n	85156 <_vfiprintf_r+0x41e>
   8516a:	e654      	b.n	84e16 <_vfiprintf_r+0xde>
   8516c:	f04a 0a10 	orr.w	sl, sl, #16
   85170:	f01a 0f20 	tst.w	sl, #32
   85174:	9004      	str	r0, [sp, #16]
   85176:	46ac      	mov	ip, r5
   85178:	f47f af73 	bne.w	85062 <_vfiprintf_r+0x32a>
   8517c:	f01a 0f10 	tst.w	sl, #16
   85180:	f040 82ef 	bne.w	85762 <_vfiprintf_r+0xa2a>
   85184:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85188:	f000 82eb 	beq.w	85762 <_vfiprintf_r+0xa2a>
   8518c:	f8dd b020 	ldr.w	fp, [sp, #32]
   85190:	2500      	movs	r5, #0
   85192:	f8bb 4000 	ldrh.w	r4, [fp]
   85196:	f10b 0b04 	add.w	fp, fp, #4
   8519a:	2301      	movs	r3, #1
   8519c:	f8cd b020 	str.w	fp, [sp, #32]
   851a0:	e6db      	b.n	84f5a <_vfiprintf_r+0x222>
   851a2:	46ac      	mov	ip, r5
   851a4:	4d51      	ldr	r5, [pc, #324]	; (852ec <_vfiprintf_r+0x5b4>)
   851a6:	f01a 0f20 	tst.w	sl, #32
   851aa:	9004      	str	r0, [sp, #16]
   851ac:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   851b0:	950a      	str	r5, [sp, #40]	; 0x28
   851b2:	f000 80f0 	beq.w	85396 <_vfiprintf_r+0x65e>
   851b6:	9d08      	ldr	r5, [sp, #32]
   851b8:	1dea      	adds	r2, r5, #7
   851ba:	f022 0207 	bic.w	r2, r2, #7
   851be:	f102 0b08 	add.w	fp, r2, #8
   851c2:	f8cd b020 	str.w	fp, [sp, #32]
   851c6:	e9d2 4500 	ldrd	r4, r5, [r2]
   851ca:	f01a 0f01 	tst.w	sl, #1
   851ce:	f000 82aa 	beq.w	85726 <_vfiprintf_r+0x9ee>
   851d2:	ea54 0b05 	orrs.w	fp, r4, r5
   851d6:	f000 82a6 	beq.w	85726 <_vfiprintf_r+0x9ee>
   851da:	2230      	movs	r2, #48	; 0x30
   851dc:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   851e0:	f04a 0a02 	orr.w	sl, sl, #2
   851e4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   851e8:	2302      	movs	r3, #2
   851ea:	e6b6      	b.n	84f5a <_vfiprintf_r+0x222>
   851ec:	9b08      	ldr	r3, [sp, #32]
   851ee:	f8dd b020 	ldr.w	fp, [sp, #32]
   851f2:	681b      	ldr	r3, [r3, #0]
   851f4:	2401      	movs	r4, #1
   851f6:	f04f 0500 	mov.w	r5, #0
   851fa:	f10b 0b04 	add.w	fp, fp, #4
   851fe:	9004      	str	r0, [sp, #16]
   85200:	9403      	str	r4, [sp, #12]
   85202:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   85206:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8520a:	f8cd b020 	str.w	fp, [sp, #32]
   8520e:	9405      	str	r4, [sp, #20]
   85210:	af16      	add	r7, sp, #88	; 0x58
   85212:	f04f 0c00 	mov.w	ip, #0
   85216:	e6d0      	b.n	84fba <_vfiprintf_r+0x282>
   85218:	f01a 0f20 	tst.w	sl, #32
   8521c:	9004      	str	r0, [sp, #16]
   8521e:	46ac      	mov	ip, r5
   85220:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85224:	f47f af38 	bne.w	85098 <_vfiprintf_r+0x360>
   85228:	f01a 0f10 	tst.w	sl, #16
   8522c:	f040 82a7 	bne.w	8577e <_vfiprintf_r+0xa46>
   85230:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85234:	f000 82a3 	beq.w	8577e <_vfiprintf_r+0xa46>
   85238:	f8dd b020 	ldr.w	fp, [sp, #32]
   8523c:	f9bb 4000 	ldrsh.w	r4, [fp]
   85240:	f10b 0b04 	add.w	fp, fp, #4
   85244:	17e5      	asrs	r5, r4, #31
   85246:	4622      	mov	r2, r4
   85248:	462b      	mov	r3, r5
   8524a:	f8cd b020 	str.w	fp, [sp, #32]
   8524e:	e72d      	b.n	850ac <_vfiprintf_r+0x374>
   85250:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   85254:	f898 3000 	ldrb.w	r3, [r8]
   85258:	e5db      	b.n	84e12 <_vfiprintf_r+0xda>
   8525a:	f898 3000 	ldrb.w	r3, [r8]
   8525e:	4642      	mov	r2, r8
   85260:	2b6c      	cmp	r3, #108	; 0x6c
   85262:	bf03      	ittte	eq
   85264:	f108 0801 	addeq.w	r8, r8, #1
   85268:	f04a 0a20 	orreq.w	sl, sl, #32
   8526c:	7853      	ldrbeq	r3, [r2, #1]
   8526e:	f04a 0a10 	orrne.w	sl, sl, #16
   85272:	e5ce      	b.n	84e12 <_vfiprintf_r+0xda>
   85274:	f01a 0f20 	tst.w	sl, #32
   85278:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8527c:	f000 82f7 	beq.w	8586e <_vfiprintf_r+0xb36>
   85280:	9c08      	ldr	r4, [sp, #32]
   85282:	6821      	ldr	r1, [r4, #0]
   85284:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85286:	17e5      	asrs	r5, r4, #31
   85288:	462b      	mov	r3, r5
   8528a:	9d08      	ldr	r5, [sp, #32]
   8528c:	4622      	mov	r2, r4
   8528e:	3504      	adds	r5, #4
   85290:	9508      	str	r5, [sp, #32]
   85292:	e9c1 2300 	strd	r2, r3, [r1]
   85296:	e582      	b.n	84d9e <_vfiprintf_r+0x66>
   85298:	9c08      	ldr	r4, [sp, #32]
   8529a:	46ac      	mov	ip, r5
   8529c:	6827      	ldr	r7, [r4, #0]
   8529e:	f04f 0500 	mov.w	r5, #0
   852a2:	9004      	str	r0, [sp, #16]
   852a4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   852a8:	3404      	adds	r4, #4
   852aa:	2f00      	cmp	r7, #0
   852ac:	f000 8332 	beq.w	85914 <_vfiprintf_r+0xbdc>
   852b0:	f1bc 0f00 	cmp.w	ip, #0
   852b4:	4638      	mov	r0, r7
   852b6:	f2c0 8307 	blt.w	858c8 <_vfiprintf_r+0xb90>
   852ba:	4662      	mov	r2, ip
   852bc:	2100      	movs	r1, #0
   852be:	f8cd c004 	str.w	ip, [sp, #4]
   852c2:	f002 fd83 	bl	87dcc <memchr>
   852c6:	f8dd c004 	ldr.w	ip, [sp, #4]
   852ca:	2800      	cmp	r0, #0
   852cc:	f000 833a 	beq.w	85944 <_vfiprintf_r+0xc0c>
   852d0:	1bc0      	subs	r0, r0, r7
   852d2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   852d6:	4560      	cmp	r0, ip
   852d8:	bfa8      	it	ge
   852da:	4660      	movge	r0, ip
   852dc:	9005      	str	r0, [sp, #20]
   852de:	9408      	str	r4, [sp, #32]
   852e0:	9507      	str	r5, [sp, #28]
   852e2:	f04f 0c00 	mov.w	ip, #0
   852e6:	e65b      	b.n	84fa0 <_vfiprintf_r+0x268>
   852e8:	0008a138 	.word	0x0008a138
   852ec:	0008a0f8 	.word	0x0008a0f8
   852f0:	9b08      	ldr	r3, [sp, #32]
   852f2:	f8dd b020 	ldr.w	fp, [sp, #32]
   852f6:	9004      	str	r0, [sp, #16]
   852f8:	48b2      	ldr	r0, [pc, #712]	; (855c4 <_vfiprintf_r+0x88c>)
   852fa:	681c      	ldr	r4, [r3, #0]
   852fc:	2230      	movs	r2, #48	; 0x30
   852fe:	2378      	movs	r3, #120	; 0x78
   85300:	f10b 0b04 	add.w	fp, fp, #4
   85304:	46ac      	mov	ip, r5
   85306:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8530a:	f04a 0a02 	orr.w	sl, sl, #2
   8530e:	f8cd b020 	str.w	fp, [sp, #32]
   85312:	2500      	movs	r5, #0
   85314:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   85318:	900a      	str	r0, [sp, #40]	; 0x28
   8531a:	2302      	movs	r3, #2
   8531c:	e61d      	b.n	84f5a <_vfiprintf_r+0x222>
   8531e:	f04a 0a20 	orr.w	sl, sl, #32
   85322:	f898 3000 	ldrb.w	r3, [r8]
   85326:	e574      	b.n	84e12 <_vfiprintf_r+0xda>
   85328:	f8dd b020 	ldr.w	fp, [sp, #32]
   8532c:	f8db 0000 	ldr.w	r0, [fp]
   85330:	f10b 0304 	add.w	r3, fp, #4
   85334:	2800      	cmp	r0, #0
   85336:	f6ff adf7 	blt.w	84f28 <_vfiprintf_r+0x1f0>
   8533a:	9308      	str	r3, [sp, #32]
   8533c:	f898 3000 	ldrb.w	r3, [r8]
   85340:	e567      	b.n	84e12 <_vfiprintf_r+0xda>
   85342:	f898 3000 	ldrb.w	r3, [r8]
   85346:	212b      	movs	r1, #43	; 0x2b
   85348:	e563      	b.n	84e12 <_vfiprintf_r+0xda>
   8534a:	f898 3000 	ldrb.w	r3, [r8]
   8534e:	f108 0401 	add.w	r4, r8, #1
   85352:	2b2a      	cmp	r3, #42	; 0x2a
   85354:	f000 8305 	beq.w	85962 <_vfiprintf_r+0xc2a>
   85358:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8535c:	2a09      	cmp	r2, #9
   8535e:	bf98      	it	ls
   85360:	2500      	movls	r5, #0
   85362:	f200 82fa 	bhi.w	8595a <_vfiprintf_r+0xc22>
   85366:	f814 3b01 	ldrb.w	r3, [r4], #1
   8536a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8536e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   85372:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85376:	2a09      	cmp	r2, #9
   85378:	d9f5      	bls.n	85366 <_vfiprintf_r+0x62e>
   8537a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8537e:	46a0      	mov	r8, r4
   85380:	e549      	b.n	84e16 <_vfiprintf_r+0xde>
   85382:	4c90      	ldr	r4, [pc, #576]	; (855c4 <_vfiprintf_r+0x88c>)
   85384:	f01a 0f20 	tst.w	sl, #32
   85388:	9004      	str	r0, [sp, #16]
   8538a:	46ac      	mov	ip, r5
   8538c:	940a      	str	r4, [sp, #40]	; 0x28
   8538e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85392:	f47f af10 	bne.w	851b6 <_vfiprintf_r+0x47e>
   85396:	f01a 0f10 	tst.w	sl, #16
   8539a:	f040 81ea 	bne.w	85772 <_vfiprintf_r+0xa3a>
   8539e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   853a2:	f000 81e6 	beq.w	85772 <_vfiprintf_r+0xa3a>
   853a6:	f8dd b020 	ldr.w	fp, [sp, #32]
   853aa:	2500      	movs	r5, #0
   853ac:	f8bb 4000 	ldrh.w	r4, [fp]
   853b0:	f10b 0b04 	add.w	fp, fp, #4
   853b4:	f8cd b020 	str.w	fp, [sp, #32]
   853b8:	e707      	b.n	851ca <_vfiprintf_r+0x492>
   853ba:	f898 3000 	ldrb.w	r3, [r8]
   853be:	2900      	cmp	r1, #0
   853c0:	f47f ad27 	bne.w	84e12 <_vfiprintf_r+0xda>
   853c4:	2120      	movs	r1, #32
   853c6:	e524      	b.n	84e12 <_vfiprintf_r+0xda>
   853c8:	f04a 0a01 	orr.w	sl, sl, #1
   853cc:	f898 3000 	ldrb.w	r3, [r8]
   853d0:	e51f      	b.n	84e12 <_vfiprintf_r+0xda>
   853d2:	9004      	str	r0, [sp, #16]
   853d4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   853d8:	2b00      	cmp	r3, #0
   853da:	f000 80f9 	beq.w	855d0 <_vfiprintf_r+0x898>
   853de:	2501      	movs	r5, #1
   853e0:	f04f 0b00 	mov.w	fp, #0
   853e4:	9503      	str	r5, [sp, #12]
   853e6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   853ea:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   853ee:	9505      	str	r5, [sp, #20]
   853f0:	af16      	add	r7, sp, #88	; 0x58
   853f2:	e70e      	b.n	85212 <_vfiprintf_r+0x4da>
   853f4:	9806      	ldr	r0, [sp, #24]
   853f6:	9902      	ldr	r1, [sp, #8]
   853f8:	aa13      	add	r2, sp, #76	; 0x4c
   853fa:	f7ff fc61 	bl	84cc0 <__sprint_r.part.0>
   853fe:	2800      	cmp	r0, #0
   85400:	f040 80ed 	bne.w	855de <_vfiprintf_r+0x8a6>
   85404:	9814      	ldr	r0, [sp, #80]	; 0x50
   85406:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85408:	1c43      	adds	r3, r0, #1
   8540a:	46cc      	mov	ip, r9
   8540c:	e5fe      	b.n	8500c <_vfiprintf_r+0x2d4>
   8540e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85410:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85412:	1c59      	adds	r1, r3, #1
   85414:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   85418:	b168      	cbz	r0, 85436 <_vfiprintf_r+0x6fe>
   8541a:	3201      	adds	r2, #1
   8541c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   85420:	2301      	movs	r3, #1
   85422:	2907      	cmp	r1, #7
   85424:	9215      	str	r2, [sp, #84]	; 0x54
   85426:	9114      	str	r1, [sp, #80]	; 0x50
   85428:	e886 0009 	stmia.w	r6, {r0, r3}
   8542c:	f300 8160 	bgt.w	856f0 <_vfiprintf_r+0x9b8>
   85430:	460b      	mov	r3, r1
   85432:	3608      	adds	r6, #8
   85434:	3101      	adds	r1, #1
   85436:	9c07      	ldr	r4, [sp, #28]
   85438:	b164      	cbz	r4, 85454 <_vfiprintf_r+0x71c>
   8543a:	3202      	adds	r2, #2
   8543c:	a812      	add	r0, sp, #72	; 0x48
   8543e:	2302      	movs	r3, #2
   85440:	2907      	cmp	r1, #7
   85442:	9215      	str	r2, [sp, #84]	; 0x54
   85444:	9114      	str	r1, [sp, #80]	; 0x50
   85446:	e886 0009 	stmia.w	r6, {r0, r3}
   8544a:	f300 8157 	bgt.w	856fc <_vfiprintf_r+0x9c4>
   8544e:	460b      	mov	r3, r1
   85450:	3608      	adds	r6, #8
   85452:	3101      	adds	r1, #1
   85454:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   85456:	2d80      	cmp	r5, #128	; 0x80
   85458:	f000 8101 	beq.w	8565e <_vfiprintf_r+0x926>
   8545c:	9d05      	ldr	r5, [sp, #20]
   8545e:	ebc5 040c 	rsb	r4, r5, ip
   85462:	2c00      	cmp	r4, #0
   85464:	dd2f      	ble.n	854c6 <_vfiprintf_r+0x78e>
   85466:	2c10      	cmp	r4, #16
   85468:	4d57      	ldr	r5, [pc, #348]	; (855c8 <_vfiprintf_r+0x890>)
   8546a:	dd22      	ble.n	854b2 <_vfiprintf_r+0x77a>
   8546c:	4630      	mov	r0, r6
   8546e:	f04f 0b10 	mov.w	fp, #16
   85472:	462e      	mov	r6, r5
   85474:	4625      	mov	r5, r4
   85476:	9c06      	ldr	r4, [sp, #24]
   85478:	e006      	b.n	85488 <_vfiprintf_r+0x750>
   8547a:	f103 0c02 	add.w	ip, r3, #2
   8547e:	3008      	adds	r0, #8
   85480:	460b      	mov	r3, r1
   85482:	3d10      	subs	r5, #16
   85484:	2d10      	cmp	r5, #16
   85486:	dd10      	ble.n	854aa <_vfiprintf_r+0x772>
   85488:	1c59      	adds	r1, r3, #1
   8548a:	3210      	adds	r2, #16
   8548c:	2907      	cmp	r1, #7
   8548e:	9215      	str	r2, [sp, #84]	; 0x54
   85490:	e880 0840 	stmia.w	r0, {r6, fp}
   85494:	9114      	str	r1, [sp, #80]	; 0x50
   85496:	ddf0      	ble.n	8547a <_vfiprintf_r+0x742>
   85498:	2a00      	cmp	r2, #0
   8549a:	d163      	bne.n	85564 <_vfiprintf_r+0x82c>
   8549c:	3d10      	subs	r5, #16
   8549e:	2d10      	cmp	r5, #16
   854a0:	f04f 0c01 	mov.w	ip, #1
   854a4:	4613      	mov	r3, r2
   854a6:	4648      	mov	r0, r9
   854a8:	dcee      	bgt.n	85488 <_vfiprintf_r+0x750>
   854aa:	462c      	mov	r4, r5
   854ac:	4661      	mov	r1, ip
   854ae:	4635      	mov	r5, r6
   854b0:	4606      	mov	r6, r0
   854b2:	4422      	add	r2, r4
   854b4:	2907      	cmp	r1, #7
   854b6:	9215      	str	r2, [sp, #84]	; 0x54
   854b8:	6035      	str	r5, [r6, #0]
   854ba:	6074      	str	r4, [r6, #4]
   854bc:	9114      	str	r1, [sp, #80]	; 0x50
   854be:	f300 80c1 	bgt.w	85644 <_vfiprintf_r+0x90c>
   854c2:	3608      	adds	r6, #8
   854c4:	3101      	adds	r1, #1
   854c6:	9d05      	ldr	r5, [sp, #20]
   854c8:	2907      	cmp	r1, #7
   854ca:	442a      	add	r2, r5
   854cc:	9215      	str	r2, [sp, #84]	; 0x54
   854ce:	6037      	str	r7, [r6, #0]
   854d0:	6075      	str	r5, [r6, #4]
   854d2:	9114      	str	r1, [sp, #80]	; 0x50
   854d4:	f340 80c1 	ble.w	8565a <_vfiprintf_r+0x922>
   854d8:	2a00      	cmp	r2, #0
   854da:	f040 8130 	bne.w	8573e <_vfiprintf_r+0xa06>
   854de:	9214      	str	r2, [sp, #80]	; 0x50
   854e0:	464e      	mov	r6, r9
   854e2:	f01a 0f04 	tst.w	sl, #4
   854e6:	f000 808b 	beq.w	85600 <_vfiprintf_r+0x8c8>
   854ea:	9d04      	ldr	r5, [sp, #16]
   854ec:	f8dd b00c 	ldr.w	fp, [sp, #12]
   854f0:	ebcb 0405 	rsb	r4, fp, r5
   854f4:	2c00      	cmp	r4, #0
   854f6:	f340 8083 	ble.w	85600 <_vfiprintf_r+0x8c8>
   854fa:	2c10      	cmp	r4, #16
   854fc:	f340 821e 	ble.w	8593c <_vfiprintf_r+0xc04>
   85500:	9914      	ldr	r1, [sp, #80]	; 0x50
   85502:	4d32      	ldr	r5, [pc, #200]	; (855cc <_vfiprintf_r+0x894>)
   85504:	2710      	movs	r7, #16
   85506:	f8dd a018 	ldr.w	sl, [sp, #24]
   8550a:	f8dd b008 	ldr.w	fp, [sp, #8]
   8550e:	e005      	b.n	8551c <_vfiprintf_r+0x7e4>
   85510:	1c88      	adds	r0, r1, #2
   85512:	3608      	adds	r6, #8
   85514:	4619      	mov	r1, r3
   85516:	3c10      	subs	r4, #16
   85518:	2c10      	cmp	r4, #16
   8551a:	dd10      	ble.n	8553e <_vfiprintf_r+0x806>
   8551c:	1c4b      	adds	r3, r1, #1
   8551e:	3210      	adds	r2, #16
   85520:	2b07      	cmp	r3, #7
   85522:	9215      	str	r2, [sp, #84]	; 0x54
   85524:	e886 00a0 	stmia.w	r6, {r5, r7}
   85528:	9314      	str	r3, [sp, #80]	; 0x50
   8552a:	ddf1      	ble.n	85510 <_vfiprintf_r+0x7d8>
   8552c:	2a00      	cmp	r2, #0
   8552e:	d17d      	bne.n	8562c <_vfiprintf_r+0x8f4>
   85530:	3c10      	subs	r4, #16
   85532:	2c10      	cmp	r4, #16
   85534:	f04f 0001 	mov.w	r0, #1
   85538:	4611      	mov	r1, r2
   8553a:	464e      	mov	r6, r9
   8553c:	dcee      	bgt.n	8551c <_vfiprintf_r+0x7e4>
   8553e:	4422      	add	r2, r4
   85540:	2807      	cmp	r0, #7
   85542:	9215      	str	r2, [sp, #84]	; 0x54
   85544:	6035      	str	r5, [r6, #0]
   85546:	6074      	str	r4, [r6, #4]
   85548:	9014      	str	r0, [sp, #80]	; 0x50
   8554a:	dd59      	ble.n	85600 <_vfiprintf_r+0x8c8>
   8554c:	2a00      	cmp	r2, #0
   8554e:	d14f      	bne.n	855f0 <_vfiprintf_r+0x8b8>
   85550:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85552:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85556:	9d04      	ldr	r5, [sp, #16]
   85558:	45ab      	cmp	fp, r5
   8555a:	bfac      	ite	ge
   8555c:	445c      	addge	r4, fp
   8555e:	1964      	addlt	r4, r4, r5
   85560:	9409      	str	r4, [sp, #36]	; 0x24
   85562:	e05e      	b.n	85622 <_vfiprintf_r+0x8ea>
   85564:	4620      	mov	r0, r4
   85566:	9902      	ldr	r1, [sp, #8]
   85568:	aa13      	add	r2, sp, #76	; 0x4c
   8556a:	f7ff fba9 	bl	84cc0 <__sprint_r.part.0>
   8556e:	2800      	cmp	r0, #0
   85570:	d135      	bne.n	855de <_vfiprintf_r+0x8a6>
   85572:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85574:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85576:	f103 0c01 	add.w	ip, r3, #1
   8557a:	4648      	mov	r0, r9
   8557c:	e781      	b.n	85482 <_vfiprintf_r+0x74a>
   8557e:	08e0      	lsrs	r0, r4, #3
   85580:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   85584:	f004 0207 	and.w	r2, r4, #7
   85588:	08e9      	lsrs	r1, r5, #3
   8558a:	3230      	adds	r2, #48	; 0x30
   8558c:	ea50 0b01 	orrs.w	fp, r0, r1
   85590:	461f      	mov	r7, r3
   85592:	701a      	strb	r2, [r3, #0]
   85594:	4604      	mov	r4, r0
   85596:	460d      	mov	r5, r1
   85598:	f103 33ff 	add.w	r3, r3, #4294967295
   8559c:	d1ef      	bne.n	8557e <_vfiprintf_r+0x846>
   8559e:	f01a 0f01 	tst.w	sl, #1
   855a2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   855a6:	4639      	mov	r1, r7
   855a8:	f000 80b9 	beq.w	8571e <_vfiprintf_r+0x9e6>
   855ac:	2a30      	cmp	r2, #48	; 0x30
   855ae:	f43f acf4 	beq.w	84f9a <_vfiprintf_r+0x262>
   855b2:	461f      	mov	r7, r3
   855b4:	ebc7 0509 	rsb	r5, r7, r9
   855b8:	2330      	movs	r3, #48	; 0x30
   855ba:	9505      	str	r5, [sp, #20]
   855bc:	f801 3c01 	strb.w	r3, [r1, #-1]
   855c0:	e4ee      	b.n	84fa0 <_vfiprintf_r+0x268>
   855c2:	bf00      	nop
   855c4:	0008a10c 	.word	0x0008a10c
   855c8:	0008a128 	.word	0x0008a128
   855cc:	0008a138 	.word	0x0008a138
   855d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   855d2:	b123      	cbz	r3, 855de <_vfiprintf_r+0x8a6>
   855d4:	9806      	ldr	r0, [sp, #24]
   855d6:	9902      	ldr	r1, [sp, #8]
   855d8:	aa13      	add	r2, sp, #76	; 0x4c
   855da:	f7ff fb71 	bl	84cc0 <__sprint_r.part.0>
   855de:	9c02      	ldr	r4, [sp, #8]
   855e0:	89a3      	ldrh	r3, [r4, #12]
   855e2:	065b      	lsls	r3, r3, #25
   855e4:	f53f ac98 	bmi.w	84f18 <_vfiprintf_r+0x1e0>
   855e8:	9809      	ldr	r0, [sp, #36]	; 0x24
   855ea:	b031      	add	sp, #196	; 0xc4
   855ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   855f0:	9806      	ldr	r0, [sp, #24]
   855f2:	9902      	ldr	r1, [sp, #8]
   855f4:	aa13      	add	r2, sp, #76	; 0x4c
   855f6:	f7ff fb63 	bl	84cc0 <__sprint_r.part.0>
   855fa:	2800      	cmp	r0, #0
   855fc:	d1ef      	bne.n	855de <_vfiprintf_r+0x8a6>
   855fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85600:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85602:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85606:	9d04      	ldr	r5, [sp, #16]
   85608:	45ab      	cmp	fp, r5
   8560a:	bfac      	ite	ge
   8560c:	445c      	addge	r4, fp
   8560e:	1964      	addlt	r4, r4, r5
   85610:	9409      	str	r4, [sp, #36]	; 0x24
   85612:	b132      	cbz	r2, 85622 <_vfiprintf_r+0x8ea>
   85614:	9806      	ldr	r0, [sp, #24]
   85616:	9902      	ldr	r1, [sp, #8]
   85618:	aa13      	add	r2, sp, #76	; 0x4c
   8561a:	f7ff fb51 	bl	84cc0 <__sprint_r.part.0>
   8561e:	2800      	cmp	r0, #0
   85620:	d1dd      	bne.n	855de <_vfiprintf_r+0x8a6>
   85622:	2000      	movs	r0, #0
   85624:	9014      	str	r0, [sp, #80]	; 0x50
   85626:	464e      	mov	r6, r9
   85628:	f7ff bbb9 	b.w	84d9e <_vfiprintf_r+0x66>
   8562c:	4650      	mov	r0, sl
   8562e:	4659      	mov	r1, fp
   85630:	aa13      	add	r2, sp, #76	; 0x4c
   85632:	f7ff fb45 	bl	84cc0 <__sprint_r.part.0>
   85636:	2800      	cmp	r0, #0
   85638:	d1d1      	bne.n	855de <_vfiprintf_r+0x8a6>
   8563a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8563c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8563e:	1c48      	adds	r0, r1, #1
   85640:	464e      	mov	r6, r9
   85642:	e768      	b.n	85516 <_vfiprintf_r+0x7de>
   85644:	2a00      	cmp	r2, #0
   85646:	f040 80f7 	bne.w	85838 <_vfiprintf_r+0xb00>
   8564a:	9c05      	ldr	r4, [sp, #20]
   8564c:	2301      	movs	r3, #1
   8564e:	9720      	str	r7, [sp, #128]	; 0x80
   85650:	9421      	str	r4, [sp, #132]	; 0x84
   85652:	9415      	str	r4, [sp, #84]	; 0x54
   85654:	4622      	mov	r2, r4
   85656:	9314      	str	r3, [sp, #80]	; 0x50
   85658:	464e      	mov	r6, r9
   8565a:	3608      	adds	r6, #8
   8565c:	e741      	b.n	854e2 <_vfiprintf_r+0x7aa>
   8565e:	9d04      	ldr	r5, [sp, #16]
   85660:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85664:	ebcb 0405 	rsb	r4, fp, r5
   85668:	2c00      	cmp	r4, #0
   8566a:	f77f aef7 	ble.w	8545c <_vfiprintf_r+0x724>
   8566e:	2c10      	cmp	r4, #16
   85670:	4da6      	ldr	r5, [pc, #664]	; (8590c <_vfiprintf_r+0xbd4>)
   85672:	f340 8170 	ble.w	85956 <_vfiprintf_r+0xc1e>
   85676:	4629      	mov	r1, r5
   85678:	f04f 0b10 	mov.w	fp, #16
   8567c:	4625      	mov	r5, r4
   8567e:	4664      	mov	r4, ip
   85680:	46b4      	mov	ip, r6
   85682:	460e      	mov	r6, r1
   85684:	e006      	b.n	85694 <_vfiprintf_r+0x95c>
   85686:	1c98      	adds	r0, r3, #2
   85688:	f10c 0c08 	add.w	ip, ip, #8
   8568c:	460b      	mov	r3, r1
   8568e:	3d10      	subs	r5, #16
   85690:	2d10      	cmp	r5, #16
   85692:	dd0f      	ble.n	856b4 <_vfiprintf_r+0x97c>
   85694:	1c59      	adds	r1, r3, #1
   85696:	3210      	adds	r2, #16
   85698:	2907      	cmp	r1, #7
   8569a:	9215      	str	r2, [sp, #84]	; 0x54
   8569c:	e88c 0840 	stmia.w	ip, {r6, fp}
   856a0:	9114      	str	r1, [sp, #80]	; 0x50
   856a2:	ddf0      	ble.n	85686 <_vfiprintf_r+0x94e>
   856a4:	b9ba      	cbnz	r2, 856d6 <_vfiprintf_r+0x99e>
   856a6:	3d10      	subs	r5, #16
   856a8:	2d10      	cmp	r5, #16
   856aa:	f04f 0001 	mov.w	r0, #1
   856ae:	4613      	mov	r3, r2
   856b0:	46cc      	mov	ip, r9
   856b2:	dcef      	bgt.n	85694 <_vfiprintf_r+0x95c>
   856b4:	4633      	mov	r3, r6
   856b6:	4666      	mov	r6, ip
   856b8:	46a4      	mov	ip, r4
   856ba:	462c      	mov	r4, r5
   856bc:	461d      	mov	r5, r3
   856be:	4422      	add	r2, r4
   856c0:	2807      	cmp	r0, #7
   856c2:	9215      	str	r2, [sp, #84]	; 0x54
   856c4:	6035      	str	r5, [r6, #0]
   856c6:	6074      	str	r4, [r6, #4]
   856c8:	9014      	str	r0, [sp, #80]	; 0x50
   856ca:	f300 80af 	bgt.w	8582c <_vfiprintf_r+0xaf4>
   856ce:	3608      	adds	r6, #8
   856d0:	1c41      	adds	r1, r0, #1
   856d2:	4603      	mov	r3, r0
   856d4:	e6c2      	b.n	8545c <_vfiprintf_r+0x724>
   856d6:	9806      	ldr	r0, [sp, #24]
   856d8:	9902      	ldr	r1, [sp, #8]
   856da:	aa13      	add	r2, sp, #76	; 0x4c
   856dc:	f7ff faf0 	bl	84cc0 <__sprint_r.part.0>
   856e0:	2800      	cmp	r0, #0
   856e2:	f47f af7c 	bne.w	855de <_vfiprintf_r+0x8a6>
   856e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   856e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   856ea:	1c58      	adds	r0, r3, #1
   856ec:	46cc      	mov	ip, r9
   856ee:	e7ce      	b.n	8568e <_vfiprintf_r+0x956>
   856f0:	2a00      	cmp	r2, #0
   856f2:	d179      	bne.n	857e8 <_vfiprintf_r+0xab0>
   856f4:	4619      	mov	r1, r3
   856f6:	464e      	mov	r6, r9
   856f8:	4613      	mov	r3, r2
   856fa:	e69c      	b.n	85436 <_vfiprintf_r+0x6fe>
   856fc:	2a00      	cmp	r2, #0
   856fe:	f040 8084 	bne.w	8580a <_vfiprintf_r+0xad2>
   85702:	2101      	movs	r1, #1
   85704:	4613      	mov	r3, r2
   85706:	464e      	mov	r6, r9
   85708:	e6a4      	b.n	85454 <_vfiprintf_r+0x71c>
   8570a:	464f      	mov	r7, r9
   8570c:	e448      	b.n	84fa0 <_vfiprintf_r+0x268>
   8570e:	2d00      	cmp	r5, #0
   85710:	bf08      	it	eq
   85712:	2c0a      	cmpeq	r4, #10
   85714:	d246      	bcs.n	857a4 <_vfiprintf_r+0xa6c>
   85716:	3430      	adds	r4, #48	; 0x30
   85718:	af30      	add	r7, sp, #192	; 0xc0
   8571a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8571e:	ebc7 0309 	rsb	r3, r7, r9
   85722:	9305      	str	r3, [sp, #20]
   85724:	e43c      	b.n	84fa0 <_vfiprintf_r+0x268>
   85726:	2302      	movs	r3, #2
   85728:	e417      	b.n	84f5a <_vfiprintf_r+0x222>
   8572a:	2a00      	cmp	r2, #0
   8572c:	f040 80af 	bne.w	8588e <_vfiprintf_r+0xb56>
   85730:	4613      	mov	r3, r2
   85732:	2101      	movs	r1, #1
   85734:	464e      	mov	r6, r9
   85736:	e66d      	b.n	85414 <_vfiprintf_r+0x6dc>
   85738:	4644      	mov	r4, r8
   8573a:	f7ff bb58 	b.w	84dee <_vfiprintf_r+0xb6>
   8573e:	9806      	ldr	r0, [sp, #24]
   85740:	9902      	ldr	r1, [sp, #8]
   85742:	aa13      	add	r2, sp, #76	; 0x4c
   85744:	f7ff fabc 	bl	84cc0 <__sprint_r.part.0>
   85748:	2800      	cmp	r0, #0
   8574a:	f47f af48 	bne.w	855de <_vfiprintf_r+0x8a6>
   8574e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85750:	464e      	mov	r6, r9
   85752:	e6c6      	b.n	854e2 <_vfiprintf_r+0x7aa>
   85754:	9d08      	ldr	r5, [sp, #32]
   85756:	682c      	ldr	r4, [r5, #0]
   85758:	3504      	adds	r5, #4
   8575a:	9508      	str	r5, [sp, #32]
   8575c:	2500      	movs	r5, #0
   8575e:	f7ff bbfc 	b.w	84f5a <_vfiprintf_r+0x222>
   85762:	9d08      	ldr	r5, [sp, #32]
   85764:	2301      	movs	r3, #1
   85766:	682c      	ldr	r4, [r5, #0]
   85768:	3504      	adds	r5, #4
   8576a:	9508      	str	r5, [sp, #32]
   8576c:	2500      	movs	r5, #0
   8576e:	f7ff bbf4 	b.w	84f5a <_vfiprintf_r+0x222>
   85772:	9d08      	ldr	r5, [sp, #32]
   85774:	682c      	ldr	r4, [r5, #0]
   85776:	3504      	adds	r5, #4
   85778:	9508      	str	r5, [sp, #32]
   8577a:	2500      	movs	r5, #0
   8577c:	e525      	b.n	851ca <_vfiprintf_r+0x492>
   8577e:	9d08      	ldr	r5, [sp, #32]
   85780:	682c      	ldr	r4, [r5, #0]
   85782:	3504      	adds	r5, #4
   85784:	9508      	str	r5, [sp, #32]
   85786:	17e5      	asrs	r5, r4, #31
   85788:	4622      	mov	r2, r4
   8578a:	462b      	mov	r3, r5
   8578c:	e48e      	b.n	850ac <_vfiprintf_r+0x374>
   8578e:	9806      	ldr	r0, [sp, #24]
   85790:	9902      	ldr	r1, [sp, #8]
   85792:	aa13      	add	r2, sp, #76	; 0x4c
   85794:	f7ff fa94 	bl	84cc0 <__sprint_r.part.0>
   85798:	2800      	cmp	r0, #0
   8579a:	f47f af20 	bne.w	855de <_vfiprintf_r+0x8a6>
   8579e:	464e      	mov	r6, r9
   857a0:	f7ff bb9a 	b.w	84ed8 <_vfiprintf_r+0x1a0>
   857a4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   857a8:	9603      	str	r6, [sp, #12]
   857aa:	465e      	mov	r6, fp
   857ac:	46e3      	mov	fp, ip
   857ae:	4620      	mov	r0, r4
   857b0:	4629      	mov	r1, r5
   857b2:	220a      	movs	r2, #10
   857b4:	2300      	movs	r3, #0
   857b6:	f004 f905 	bl	899c4 <__aeabi_uldivmod>
   857ba:	3230      	adds	r2, #48	; 0x30
   857bc:	7032      	strb	r2, [r6, #0]
   857be:	4620      	mov	r0, r4
   857c0:	4629      	mov	r1, r5
   857c2:	220a      	movs	r2, #10
   857c4:	2300      	movs	r3, #0
   857c6:	f004 f8fd 	bl	899c4 <__aeabi_uldivmod>
   857ca:	4604      	mov	r4, r0
   857cc:	460d      	mov	r5, r1
   857ce:	ea54 0005 	orrs.w	r0, r4, r5
   857d2:	4637      	mov	r7, r6
   857d4:	f106 36ff 	add.w	r6, r6, #4294967295
   857d8:	d1e9      	bne.n	857ae <_vfiprintf_r+0xa76>
   857da:	ebc7 0309 	rsb	r3, r7, r9
   857de:	46dc      	mov	ip, fp
   857e0:	9e03      	ldr	r6, [sp, #12]
   857e2:	9305      	str	r3, [sp, #20]
   857e4:	f7ff bbdc 	b.w	84fa0 <_vfiprintf_r+0x268>
   857e8:	9806      	ldr	r0, [sp, #24]
   857ea:	9902      	ldr	r1, [sp, #8]
   857ec:	aa13      	add	r2, sp, #76	; 0x4c
   857ee:	f8cd c004 	str.w	ip, [sp, #4]
   857f2:	f7ff fa65 	bl	84cc0 <__sprint_r.part.0>
   857f6:	f8dd c004 	ldr.w	ip, [sp, #4]
   857fa:	2800      	cmp	r0, #0
   857fc:	f47f aeef 	bne.w	855de <_vfiprintf_r+0x8a6>
   85800:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85802:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85804:	1c59      	adds	r1, r3, #1
   85806:	464e      	mov	r6, r9
   85808:	e615      	b.n	85436 <_vfiprintf_r+0x6fe>
   8580a:	9806      	ldr	r0, [sp, #24]
   8580c:	9902      	ldr	r1, [sp, #8]
   8580e:	aa13      	add	r2, sp, #76	; 0x4c
   85810:	f8cd c004 	str.w	ip, [sp, #4]
   85814:	f7ff fa54 	bl	84cc0 <__sprint_r.part.0>
   85818:	f8dd c004 	ldr.w	ip, [sp, #4]
   8581c:	2800      	cmp	r0, #0
   8581e:	f47f aede 	bne.w	855de <_vfiprintf_r+0x8a6>
   85822:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85824:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85826:	1c59      	adds	r1, r3, #1
   85828:	464e      	mov	r6, r9
   8582a:	e613      	b.n	85454 <_vfiprintf_r+0x71c>
   8582c:	2a00      	cmp	r2, #0
   8582e:	d156      	bne.n	858de <_vfiprintf_r+0xba6>
   85830:	2101      	movs	r1, #1
   85832:	4613      	mov	r3, r2
   85834:	464e      	mov	r6, r9
   85836:	e611      	b.n	8545c <_vfiprintf_r+0x724>
   85838:	9806      	ldr	r0, [sp, #24]
   8583a:	9902      	ldr	r1, [sp, #8]
   8583c:	aa13      	add	r2, sp, #76	; 0x4c
   8583e:	f7ff fa3f 	bl	84cc0 <__sprint_r.part.0>
   85842:	2800      	cmp	r0, #0
   85844:	f47f aecb 	bne.w	855de <_vfiprintf_r+0x8a6>
   85848:	9914      	ldr	r1, [sp, #80]	; 0x50
   8584a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8584c:	3101      	adds	r1, #1
   8584e:	464e      	mov	r6, r9
   85850:	e639      	b.n	854c6 <_vfiprintf_r+0x78e>
   85852:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   85856:	4264      	negs	r4, r4
   85858:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8585c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   85860:	f8cd b01c 	str.w	fp, [sp, #28]
   85864:	f8cd c014 	str.w	ip, [sp, #20]
   85868:	2301      	movs	r3, #1
   8586a:	f7ff bb7e 	b.w	84f6a <_vfiprintf_r+0x232>
   8586e:	f01a 0f10 	tst.w	sl, #16
   85872:	d11d      	bne.n	858b0 <_vfiprintf_r+0xb78>
   85874:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85878:	d058      	beq.n	8592c <_vfiprintf_r+0xbf4>
   8587a:	9d08      	ldr	r5, [sp, #32]
   8587c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   85880:	682b      	ldr	r3, [r5, #0]
   85882:	3504      	adds	r5, #4
   85884:	9508      	str	r5, [sp, #32]
   85886:	f8a3 b000 	strh.w	fp, [r3]
   8588a:	f7ff ba88 	b.w	84d9e <_vfiprintf_r+0x66>
   8588e:	9806      	ldr	r0, [sp, #24]
   85890:	9902      	ldr	r1, [sp, #8]
   85892:	aa13      	add	r2, sp, #76	; 0x4c
   85894:	f8cd c004 	str.w	ip, [sp, #4]
   85898:	f7ff fa12 	bl	84cc0 <__sprint_r.part.0>
   8589c:	f8dd c004 	ldr.w	ip, [sp, #4]
   858a0:	2800      	cmp	r0, #0
   858a2:	f47f ae9c 	bne.w	855de <_vfiprintf_r+0x8a6>
   858a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   858a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858aa:	1c59      	adds	r1, r3, #1
   858ac:	464e      	mov	r6, r9
   858ae:	e5b1      	b.n	85414 <_vfiprintf_r+0x6dc>
   858b0:	f8dd b020 	ldr.w	fp, [sp, #32]
   858b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   858b6:	f8db 3000 	ldr.w	r3, [fp]
   858ba:	f10b 0b04 	add.w	fp, fp, #4
   858be:	f8cd b020 	str.w	fp, [sp, #32]
   858c2:	601c      	str	r4, [r3, #0]
   858c4:	f7ff ba6b 	b.w	84d9e <_vfiprintf_r+0x66>
   858c8:	9408      	str	r4, [sp, #32]
   858ca:	f7fe f973 	bl	83bb4 <strlen>
   858ce:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   858d2:	9005      	str	r0, [sp, #20]
   858d4:	9407      	str	r4, [sp, #28]
   858d6:	f04f 0c00 	mov.w	ip, #0
   858da:	f7ff bb61 	b.w	84fa0 <_vfiprintf_r+0x268>
   858de:	9806      	ldr	r0, [sp, #24]
   858e0:	9902      	ldr	r1, [sp, #8]
   858e2:	aa13      	add	r2, sp, #76	; 0x4c
   858e4:	f8cd c004 	str.w	ip, [sp, #4]
   858e8:	f7ff f9ea 	bl	84cc0 <__sprint_r.part.0>
   858ec:	f8dd c004 	ldr.w	ip, [sp, #4]
   858f0:	2800      	cmp	r0, #0
   858f2:	f47f ae74 	bne.w	855de <_vfiprintf_r+0x8a6>
   858f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   858f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858fa:	1c59      	adds	r1, r3, #1
   858fc:	464e      	mov	r6, r9
   858fe:	e5ad      	b.n	8545c <_vfiprintf_r+0x724>
   85900:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85902:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85904:	3301      	adds	r3, #1
   85906:	4d02      	ldr	r5, [pc, #8]	; (85910 <_vfiprintf_r+0xbd8>)
   85908:	f7ff bb9a 	b.w	85040 <_vfiprintf_r+0x308>
   8590c:	0008a128 	.word	0x0008a128
   85910:	0008a138 	.word	0x0008a138
   85914:	f1bc 0f06 	cmp.w	ip, #6
   85918:	bf34      	ite	cc
   8591a:	4663      	movcc	r3, ip
   8591c:	2306      	movcs	r3, #6
   8591e:	9408      	str	r4, [sp, #32]
   85920:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   85924:	9305      	str	r3, [sp, #20]
   85926:	9403      	str	r4, [sp, #12]
   85928:	4f16      	ldr	r7, [pc, #88]	; (85984 <_vfiprintf_r+0xc4c>)
   8592a:	e472      	b.n	85212 <_vfiprintf_r+0x4da>
   8592c:	9c08      	ldr	r4, [sp, #32]
   8592e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   85930:	6823      	ldr	r3, [r4, #0]
   85932:	3404      	adds	r4, #4
   85934:	9408      	str	r4, [sp, #32]
   85936:	601d      	str	r5, [r3, #0]
   85938:	f7ff ba31 	b.w	84d9e <_vfiprintf_r+0x66>
   8593c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8593e:	4d12      	ldr	r5, [pc, #72]	; (85988 <_vfiprintf_r+0xc50>)
   85940:	3001      	adds	r0, #1
   85942:	e5fc      	b.n	8553e <_vfiprintf_r+0x806>
   85944:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   85948:	f8cd c014 	str.w	ip, [sp, #20]
   8594c:	9507      	str	r5, [sp, #28]
   8594e:	9408      	str	r4, [sp, #32]
   85950:	4684      	mov	ip, r0
   85952:	f7ff bb25 	b.w	84fa0 <_vfiprintf_r+0x268>
   85956:	4608      	mov	r0, r1
   85958:	e6b1      	b.n	856be <_vfiprintf_r+0x986>
   8595a:	46a0      	mov	r8, r4
   8595c:	2500      	movs	r5, #0
   8595e:	f7ff ba5a 	b.w	84e16 <_vfiprintf_r+0xde>
   85962:	f8dd b020 	ldr.w	fp, [sp, #32]
   85966:	f898 3001 	ldrb.w	r3, [r8, #1]
   8596a:	f8db 5000 	ldr.w	r5, [fp]
   8596e:	f10b 0204 	add.w	r2, fp, #4
   85972:	2d00      	cmp	r5, #0
   85974:	9208      	str	r2, [sp, #32]
   85976:	46a0      	mov	r8, r4
   85978:	f6bf aa4b 	bge.w	84e12 <_vfiprintf_r+0xda>
   8597c:	f04f 35ff 	mov.w	r5, #4294967295
   85980:	f7ff ba47 	b.w	84e12 <_vfiprintf_r+0xda>
   85984:	0008a120 	.word	0x0008a120
   85988:	0008a138 	.word	0x0008a138

0008598c <__sbprintf>:
   8598c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85990:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   85992:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   85996:	4688      	mov	r8, r1
   85998:	9719      	str	r7, [sp, #100]	; 0x64
   8599a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   8599e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   859a2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   859a6:	9707      	str	r7, [sp, #28]
   859a8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   859ac:	ac1a      	add	r4, sp, #104	; 0x68
   859ae:	f44f 6580 	mov.w	r5, #1024	; 0x400
   859b2:	f02a 0a02 	bic.w	sl, sl, #2
   859b6:	2600      	movs	r6, #0
   859b8:	4669      	mov	r1, sp
   859ba:	9400      	str	r4, [sp, #0]
   859bc:	9404      	str	r4, [sp, #16]
   859be:	9502      	str	r5, [sp, #8]
   859c0:	9505      	str	r5, [sp, #20]
   859c2:	f8ad a00c 	strh.w	sl, [sp, #12]
   859c6:	f8ad 900e 	strh.w	r9, [sp, #14]
   859ca:	9709      	str	r7, [sp, #36]	; 0x24
   859cc:	9606      	str	r6, [sp, #24]
   859ce:	4605      	mov	r5, r0
   859d0:	f7ff f9b2 	bl	84d38 <_vfiprintf_r>
   859d4:	1e04      	subs	r4, r0, #0
   859d6:	db07      	blt.n	859e8 <__sbprintf+0x5c>
   859d8:	4628      	mov	r0, r5
   859da:	4669      	mov	r1, sp
   859dc:	f000 fdf6 	bl	865cc <_fflush_r>
   859e0:	42b0      	cmp	r0, r6
   859e2:	bf18      	it	ne
   859e4:	f04f 34ff 	movne.w	r4, #4294967295
   859e8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   859ec:	065b      	lsls	r3, r3, #25
   859ee:	d505      	bpl.n	859fc <__sbprintf+0x70>
   859f0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   859f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   859f8:	f8a8 300c 	strh.w	r3, [r8, #12]
   859fc:	4620      	mov	r0, r4
   859fe:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   85a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85a06:	bf00      	nop

00085a08 <__svfiscanf_r>:
   85a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85a0c:	460c      	mov	r4, r1
   85a0e:	8989      	ldrh	r1, [r1, #12]
   85a10:	b0dd      	sub	sp, #372	; 0x174
   85a12:	048f      	lsls	r7, r1, #18
   85a14:	4683      	mov	fp, r0
   85a16:	9307      	str	r3, [sp, #28]
   85a18:	d406      	bmi.n	85a28 <__svfiscanf_r+0x20>
   85a1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85a1c:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
   85a20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85a24:	81a1      	strh	r1, [r4, #12]
   85a26:	6663      	str	r3, [r4, #100]	; 0x64
   85a28:	4690      	mov	r8, r2
   85a2a:	f818 3b01 	ldrb.w	r3, [r8], #1
   85a2e:	2600      	movs	r6, #0
   85a30:	9606      	str	r6, [sp, #24]
   85a32:	9609      	str	r6, [sp, #36]	; 0x24
   85a34:	4635      	mov	r5, r6
   85a36:	960a      	str	r6, [sp, #40]	; 0x28
   85a38:	4f8f      	ldr	r7, [pc, #572]	; (85c78 <__svfiscanf_r+0x270>)
   85a3a:	930f      	str	r3, [sp, #60]	; 0x3c
   85a3c:	b32b      	cbz	r3, 85a8a <__svfiscanf_r+0x82>
   85a3e:	6839      	ldr	r1, [r7, #0]
   85a40:	18c8      	adds	r0, r1, r3
   85a42:	7840      	ldrb	r0, [r0, #1]
   85a44:	f000 0008 	and.w	r0, r0, #8
   85a48:	f000 09ff 	and.w	r9, r0, #255	; 0xff
   85a4c:	b308      	cbz	r0, 85a92 <__svfiscanf_r+0x8a>
   85a4e:	6862      	ldr	r2, [r4, #4]
   85a50:	e00c      	b.n	85a6c <__svfiscanf_r+0x64>
   85a52:	6823      	ldr	r3, [r4, #0]
   85a54:	683a      	ldr	r2, [r7, #0]
   85a56:	7819      	ldrb	r1, [r3, #0]
   85a58:	3301      	adds	r3, #1
   85a5a:	440a      	add	r2, r1
   85a5c:	7852      	ldrb	r2, [r2, #1]
   85a5e:	0716      	lsls	r6, r2, #28
   85a60:	d50c      	bpl.n	85a7c <__svfiscanf_r+0x74>
   85a62:	6862      	ldr	r2, [r4, #4]
   85a64:	3501      	adds	r5, #1
   85a66:	3a01      	subs	r2, #1
   85a68:	6023      	str	r3, [r4, #0]
   85a6a:	6062      	str	r2, [r4, #4]
   85a6c:	2a00      	cmp	r2, #0
   85a6e:	dcf0      	bgt.n	85a52 <__svfiscanf_r+0x4a>
   85a70:	4658      	mov	r0, fp
   85a72:	4621      	mov	r1, r4
   85a74:	f003 f896 	bl	88ba4 <__srefill_r>
   85a78:	2800      	cmp	r0, #0
   85a7a:	d0ea      	beq.n	85a52 <__svfiscanf_r+0x4a>
   85a7c:	4642      	mov	r2, r8
   85a7e:	4690      	mov	r8, r2
   85a80:	f818 3b01 	ldrb.w	r3, [r8], #1
   85a84:	930f      	str	r3, [sp, #60]	; 0x3c
   85a86:	2b00      	cmp	r3, #0
   85a88:	d1d9      	bne.n	85a3e <__svfiscanf_r+0x36>
   85a8a:	980a      	ldr	r0, [sp, #40]	; 0x28
   85a8c:	b05d      	add	sp, #372	; 0x174
   85a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85a92:	2b25      	cmp	r3, #37	; 0x25
   85a94:	f040 8089 	bne.w	85baa <__svfiscanf_r+0x1a2>
   85a98:	7853      	ldrb	r3, [r2, #1]
   85a9a:	464e      	mov	r6, r9
   85a9c:	f108 0201 	add.w	r2, r8, #1
   85aa0:	2b78      	cmp	r3, #120	; 0x78
   85aa2:	f200 81a5 	bhi.w	85df0 <__svfiscanf_r+0x3e8>
   85aa6:	e8df f013 	tbh	[pc, r3, lsl #1]
   85aaa:	0079      	.short	0x0079
   85aac:	01a301a3 	.word	0x01a301a3
   85ab0:	01a301a3 	.word	0x01a301a3
   85ab4:	01a301a3 	.word	0x01a301a3
   85ab8:	01a301a3 	.word	0x01a301a3
   85abc:	01a301a3 	.word	0x01a301a3
   85ac0:	01a301a3 	.word	0x01a301a3
   85ac4:	01a301a3 	.word	0x01a301a3
   85ac8:	01a301a3 	.word	0x01a301a3
   85acc:	01a301a3 	.word	0x01a301a3
   85ad0:	01a301a3 	.word	0x01a301a3
   85ad4:	01a301a3 	.word	0x01a301a3
   85ad8:	01a301a3 	.word	0x01a301a3
   85adc:	01a301a3 	.word	0x01a301a3
   85ae0:	01a301a3 	.word	0x01a301a3
   85ae4:	01a301a3 	.word	0x01a301a3
   85ae8:	01a301a3 	.word	0x01a301a3
   85aec:	01a301a3 	.word	0x01a301a3
   85af0:	01a301a3 	.word	0x01a301a3
   85af4:	01a3007e 	.word	0x01a3007e
   85af8:	01a301a3 	.word	0x01a301a3
   85afc:	017901a3 	.word	0x017901a3
   85b00:	01a301a3 	.word	0x01a301a3
   85b04:	01a301a3 	.word	0x01a301a3
   85b08:	016f01a3 	.word	0x016f01a3
   85b0c:	016f016f 	.word	0x016f016f
   85b10:	016f016f 	.word	0x016f016f
   85b14:	016f016f 	.word	0x016f016f
   85b18:	016f016f 	.word	0x016f016f
   85b1c:	01a3016f 	.word	0x01a3016f
   85b20:	01a301a3 	.word	0x01a301a3
   85b24:	01a301a3 	.word	0x01a301a3
   85b28:	01a301a3 	.word	0x01a301a3
   85b2c:	01a301a3 	.word	0x01a301a3
   85b30:	016b01a3 	.word	0x016b01a3
   85b34:	01a301a3 	.word	0x01a301a3
   85b38:	01a301a3 	.word	0x01a301a3
   85b3c:	01a301a3 	.word	0x01a301a3
   85b40:	016501a3 	.word	0x016501a3
   85b44:	01a301a3 	.word	0x01a301a3
   85b48:	01a30161 	.word	0x01a30161
   85b4c:	01a301a3 	.word	0x01a301a3
   85b50:	01a301a3 	.word	0x01a301a3
   85b54:	01a301a3 	.word	0x01a301a3
   85b58:	015701a3 	.word	0x015701a3
   85b5c:	01a301a3 	.word	0x01a301a3
   85b60:	01a3014c 	.word	0x01a3014c
   85b64:	01a301a3 	.word	0x01a301a3
   85b68:	01a301a3 	.word	0x01a301a3
   85b6c:	01a301a3 	.word	0x01a301a3
   85b70:	013e0146 	.word	0x013e0146
   85b74:	01a301a3 	.word	0x01a301a3
   85b78:	013801a3 	.word	0x013801a3
   85b7c:	01a30130 	.word	0x01a30130
   85b80:	012701a3 	.word	0x012701a3
   85b84:	010d01a3 	.word	0x010d01a3
   85b88:	011d0105 	.word	0x011d0105
   85b8c:	01a301a3 	.word	0x01a301a3
   85b90:	01a300eb 	.word	0x01a300eb
   85b94:	01a30093 	.word	0x01a30093
   85b98:	015701a3 	.word	0x015701a3
   85b9c:	f04f 30ff 	mov.w	r0, #4294967295
   85ba0:	b05d      	add	sp, #372	; 0x174
   85ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85ba6:	9205      	str	r2, [sp, #20]
   85ba8:	4690      	mov	r8, r2
   85baa:	6863      	ldr	r3, [r4, #4]
   85bac:	2b00      	cmp	r3, #0
   85bae:	f340 8343 	ble.w	86238 <__svfiscanf_r+0x830>
   85bb2:	6823      	ldr	r3, [r4, #0]
   85bb4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
   85bb8:	7819      	ldrb	r1, [r3, #0]
   85bba:	4291      	cmp	r1, r2
   85bbc:	f47f af65 	bne.w	85a8a <__svfiscanf_r+0x82>
   85bc0:	6862      	ldr	r2, [r4, #4]
   85bc2:	3301      	adds	r3, #1
   85bc4:	3a01      	subs	r2, #1
   85bc6:	6062      	str	r2, [r4, #4]
   85bc8:	6023      	str	r3, [r4, #0]
   85bca:	3501      	adds	r5, #1
   85bcc:	4642      	mov	r2, r8
   85bce:	e756      	b.n	85a7e <__svfiscanf_r+0x76>
   85bd0:	492a      	ldr	r1, [pc, #168]	; (85c7c <__svfiscanf_r+0x274>)
   85bd2:	9205      	str	r2, [sp, #20]
   85bd4:	220a      	movs	r2, #10
   85bd6:	9106      	str	r1, [sp, #24]
   85bd8:	9209      	str	r2, [sp, #36]	; 0x24
   85bda:	f04f 0803 	mov.w	r8, #3
   85bde:	6863      	ldr	r3, [r4, #4]
   85be0:	2b00      	cmp	r3, #0
   85be2:	dd53      	ble.n	85c8c <__svfiscanf_r+0x284>
   85be4:	f019 0f40 	tst.w	r9, #64	; 0x40
   85be8:	d034      	beq.n	85c54 <__svfiscanf_r+0x24c>
   85bea:	f1b8 0f02 	cmp.w	r8, #2
   85bee:	f000 81f0 	beq.w	85fd2 <__svfiscanf_r+0x5ca>
   85bf2:	f1b8 0f03 	cmp.w	r8, #3
   85bf6:	f000 813a 	beq.w	85e6e <__svfiscanf_r+0x466>
   85bfa:	f1b8 0f01 	cmp.w	r8, #1
   85bfe:	f000 8106 	beq.w	85e0e <__svfiscanf_r+0x406>
   85c02:	2e00      	cmp	r6, #0
   85c04:	bf08      	it	eq
   85c06:	2601      	moveq	r6, #1
   85c08:	f019 0801 	ands.w	r8, r9, #1
   85c0c:	f040 8265 	bne.w	860da <__svfiscanf_r+0x6d2>
   85c10:	f019 0f10 	tst.w	r9, #16
   85c14:	d109      	bne.n	85c2a <__svfiscanf_r+0x222>
   85c16:	e2f7      	b.n	86208 <__svfiscanf_r+0x800>
   85c18:	441a      	add	r2, r3
   85c1a:	6022      	str	r2, [r4, #0]
   85c1c:	4498      	add	r8, r3
   85c1e:	1af6      	subs	r6, r6, r3
   85c20:	f002 ffc0 	bl	88ba4 <__srefill_r>
   85c24:	2800      	cmp	r0, #0
   85c26:	f040 82e8 	bne.w	861fa <__svfiscanf_r+0x7f2>
   85c2a:	6863      	ldr	r3, [r4, #4]
   85c2c:	4658      	mov	r0, fp
   85c2e:	42b3      	cmp	r3, r6
   85c30:	4621      	mov	r1, r4
   85c32:	6822      	ldr	r2, [r4, #0]
   85c34:	dbf0      	blt.n	85c18 <__svfiscanf_r+0x210>
   85c36:	1b9b      	subs	r3, r3, r6
   85c38:	4432      	add	r2, r6
   85c3a:	6063      	str	r3, [r4, #4]
   85c3c:	44b0      	add	r8, r6
   85c3e:	6022      	str	r2, [r4, #0]
   85c40:	4445      	add	r5, r8
   85c42:	f8dd 8014 	ldr.w	r8, [sp, #20]
   85c46:	4642      	mov	r2, r8
   85c48:	e719      	b.n	85a7e <__svfiscanf_r+0x76>
   85c4a:	4658      	mov	r0, fp
   85c4c:	4621      	mov	r1, r4
   85c4e:	f002 ffa9 	bl	88ba4 <__srefill_r>
   85c52:	bb08      	cbnz	r0, 85c98 <__svfiscanf_r+0x290>
   85c54:	6839      	ldr	r1, [r7, #0]
   85c56:	6823      	ldr	r3, [r4, #0]
   85c58:	e000      	b.n	85c5c <__svfiscanf_r+0x254>
   85c5a:	6023      	str	r3, [r4, #0]
   85c5c:	781a      	ldrb	r2, [r3, #0]
   85c5e:	3301      	adds	r3, #1
   85c60:	440a      	add	r2, r1
   85c62:	7852      	ldrb	r2, [r2, #1]
   85c64:	0710      	lsls	r0, r2, #28
   85c66:	d5c0      	bpl.n	85bea <__svfiscanf_r+0x1e2>
   85c68:	6862      	ldr	r2, [r4, #4]
   85c6a:	3501      	adds	r5, #1
   85c6c:	3a01      	subs	r2, #1
   85c6e:	2a00      	cmp	r2, #0
   85c70:	6062      	str	r2, [r4, #4]
   85c72:	dcf2      	bgt.n	85c5a <__svfiscanf_r+0x252>
   85c74:	e7e9      	b.n	85c4a <__svfiscanf_r+0x242>
   85c76:	bf00      	nop
   85c78:	2007045c 	.word	0x2007045c
   85c7c:	00089081 	.word	0x00089081
   85c80:	6863      	ldr	r3, [r4, #4]
   85c82:	9205      	str	r2, [sp, #20]
   85c84:	2b00      	cmp	r3, #0
   85c86:	f04f 0802 	mov.w	r8, #2
   85c8a:	dcab      	bgt.n	85be4 <__svfiscanf_r+0x1dc>
   85c8c:	4658      	mov	r0, fp
   85c8e:	4621      	mov	r1, r4
   85c90:	f002 ff88 	bl	88ba4 <__srefill_r>
   85c94:	2800      	cmp	r0, #0
   85c96:	d0a5      	beq.n	85be4 <__svfiscanf_r+0x1dc>
   85c98:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85c9a:	2e00      	cmp	r6, #0
   85c9c:	f43f af7e 	beq.w	85b9c <__svfiscanf_r+0x194>
   85ca0:	89a3      	ldrh	r3, [r4, #12]
   85ca2:	4630      	mov	r0, r6
   85ca4:	f013 0f40 	tst.w	r3, #64	; 0x40
   85ca8:	bf18      	it	ne
   85caa:	f04f 30ff 	movne.w	r0, #4294967295
   85cae:	b05d      	add	sp, #372	; 0x174
   85cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cb4:	9205      	str	r2, [sp, #20]
   85cb6:	4b8f      	ldr	r3, [pc, #572]	; (85ef4 <__svfiscanf_r+0x4ec>)
   85cb8:	2008      	movs	r0, #8
   85cba:	9306      	str	r3, [sp, #24]
   85cbc:	9009      	str	r0, [sp, #36]	; 0x24
   85cbe:	f04f 0803 	mov.w	r8, #3
   85cc2:	e78c      	b.n	85bde <__svfiscanf_r+0x1d6>
   85cc4:	f019 0f10 	tst.w	r9, #16
   85cc8:	9205      	str	r2, [sp, #20]
   85cca:	f040 808d 	bne.w	85de8 <__svfiscanf_r+0x3e0>
   85cce:	f019 0f04 	tst.w	r9, #4
   85cd2:	f000 82cc 	beq.w	8626e <__svfiscanf_r+0x866>
   85cd6:	9e07      	ldr	r6, [sp, #28]
   85cd8:	4690      	mov	r8, r2
   85cda:	6833      	ldr	r3, [r6, #0]
   85cdc:	3604      	adds	r6, #4
   85cde:	801d      	strh	r5, [r3, #0]
   85ce0:	9607      	str	r6, [sp, #28]
   85ce2:	e6cb      	b.n	85a7c <__svfiscanf_r+0x74>
   85ce4:	4983      	ldr	r1, [pc, #524]	; (85ef4 <__svfiscanf_r+0x4ec>)
   85ce6:	9205      	str	r2, [sp, #20]
   85ce8:	2210      	movs	r2, #16
   85cea:	f449 7908 	orr.w	r9, r9, #544	; 0x220
   85cee:	9106      	str	r1, [sp, #24]
   85cf0:	9209      	str	r2, [sp, #36]	; 0x24
   85cf2:	f04f 0803 	mov.w	r8, #3
   85cf6:	e772      	b.n	85bde <__svfiscanf_r+0x1d6>
   85cf8:	f898 3001 	ldrb.w	r3, [r8, #1]
   85cfc:	2b6c      	cmp	r3, #108	; 0x6c
   85cfe:	f000 82af 	beq.w	86260 <__svfiscanf_r+0x858>
   85d02:	f049 0901 	orr.w	r9, r9, #1
   85d06:	4690      	mov	r8, r2
   85d08:	e6c8      	b.n	85a9c <__svfiscanf_r+0x94>
   85d0a:	9205      	str	r2, [sp, #20]
   85d0c:	4a7a      	ldr	r2, [pc, #488]	; (85ef8 <__svfiscanf_r+0x4f0>)
   85d0e:	2300      	movs	r3, #0
   85d10:	9206      	str	r2, [sp, #24]
   85d12:	9309      	str	r3, [sp, #36]	; 0x24
   85d14:	f04f 0803 	mov.w	r8, #3
   85d18:	e761      	b.n	85bde <__svfiscanf_r+0x1d6>
   85d1a:	f898 3001 	ldrb.w	r3, [r8, #1]
   85d1e:	f049 0904 	orr.w	r9, r9, #4
   85d22:	4690      	mov	r8, r2
   85d24:	e6ba      	b.n	85a9c <__svfiscanf_r+0x94>
   85d26:	9205      	str	r2, [sp, #20]
   85d28:	4973      	ldr	r1, [pc, #460]	; (85ef8 <__svfiscanf_r+0x4f0>)
   85d2a:	220a      	movs	r2, #10
   85d2c:	9106      	str	r1, [sp, #24]
   85d2e:	9209      	str	r2, [sp, #36]	; 0x24
   85d30:	f04f 0803 	mov.w	r8, #3
   85d34:	e753      	b.n	85bde <__svfiscanf_r+0x1d6>
   85d36:	9205      	str	r2, [sp, #20]
   85d38:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   85d3c:	f04f 0800 	mov.w	r8, #0
   85d40:	e74d      	b.n	85bde <__svfiscanf_r+0x1d6>
   85d42:	4611      	mov	r1, r2
   85d44:	a81c      	add	r0, sp, #112	; 0x70
   85d46:	9205      	str	r2, [sp, #20]
   85d48:	f002 ffc8 	bl	88cdc <__sccl>
   85d4c:	f049 0940 	orr.w	r9, r9, #64	; 0x40
   85d50:	9005      	str	r0, [sp, #20]
   85d52:	f04f 0801 	mov.w	r8, #1
   85d56:	e742      	b.n	85bde <__svfiscanf_r+0x1d6>
   85d58:	4b66      	ldr	r3, [pc, #408]	; (85ef4 <__svfiscanf_r+0x4ec>)
   85d5a:	2010      	movs	r0, #16
   85d5c:	9205      	str	r2, [sp, #20]
   85d5e:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   85d62:	9306      	str	r3, [sp, #24]
   85d64:	9009      	str	r0, [sp, #36]	; 0x24
   85d66:	f04f 0803 	mov.w	r8, #3
   85d6a:	e738      	b.n	85bde <__svfiscanf_r+0x1d6>
   85d6c:	9205      	str	r2, [sp, #20]
   85d6e:	f049 0901 	orr.w	r9, r9, #1
   85d72:	e7a0      	b.n	85cb6 <__svfiscanf_r+0x2ae>
   85d74:	f898 3001 	ldrb.w	r3, [r8, #1]
   85d78:	f049 0902 	orr.w	r9, r9, #2
   85d7c:	4690      	mov	r8, r2
   85d7e:	e68d      	b.n	85a9c <__svfiscanf_r+0x94>
   85d80:	9205      	str	r2, [sp, #20]
   85d82:	f049 0901 	orr.w	r9, r9, #1
   85d86:	e7cf      	b.n	85d28 <__svfiscanf_r+0x320>
   85d88:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   85d8c:	eb03 0346 	add.w	r3, r3, r6, lsl #1
   85d90:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
   85d94:	f898 3001 	ldrb.w	r3, [r8, #1]
   85d98:	4690      	mov	r8, r2
   85d9a:	e67f      	b.n	85a9c <__svfiscanf_r+0x94>
   85d9c:	f898 3001 	ldrb.w	r3, [r8, #1]
   85da0:	f049 0910 	orr.w	r9, r9, #16
   85da4:	4690      	mov	r8, r2
   85da6:	e679      	b.n	85a9c <__svfiscanf_r+0x94>
   85da8:	a810      	add	r0, sp, #64	; 0x40
   85daa:	2100      	movs	r1, #0
   85dac:	2208      	movs	r2, #8
   85dae:	900b      	str	r0, [sp, #44]	; 0x2c
   85db0:	f7fd fe2e 	bl	83a10 <memset>
   85db4:	f019 0a10 	ands.w	sl, r9, #16
   85db8:	f000 8209 	beq.w	861ce <__svfiscanf_r+0x7c6>
   85dbc:	f10d 093c 	add.w	r9, sp, #60	; 0x3c
   85dc0:	2200      	movs	r2, #0
   85dc2:	4690      	mov	r8, r2
   85dc4:	6822      	ldr	r2, [r4, #0]
   85dc6:	683b      	ldr	r3, [r7, #0]
   85dc8:	7812      	ldrb	r2, [r2, #0]
   85dca:	4413      	add	r3, r2
   85dcc:	785b      	ldrb	r3, [r3, #1]
   85dce:	071b      	lsls	r3, r3, #28
   85dd0:	d402      	bmi.n	85dd8 <__svfiscanf_r+0x3d0>
   85dd2:	2e00      	cmp	r6, #0
   85dd4:	f040 827e 	bne.w	862d4 <__svfiscanf_r+0x8cc>
   85dd8:	f1ba 0f00 	cmp.w	sl, #0
   85ddc:	d104      	bne.n	85de8 <__svfiscanf_r+0x3e0>
   85dde:	f8c9 a000 	str.w	sl, [r9]
   85de2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   85de4:	3601      	adds	r6, #1
   85de6:	960a      	str	r6, [sp, #40]	; 0x28
   85de8:	f8dd 8014 	ldr.w	r8, [sp, #20]
   85dec:	4642      	mov	r2, r8
   85dee:	e646      	b.n	85a7e <__svfiscanf_r+0x76>
   85df0:	440b      	add	r3, r1
   85df2:	785b      	ldrb	r3, [r3, #1]
   85df4:	9205      	str	r2, [sp, #20]
   85df6:	f003 0303 	and.w	r3, r3, #3
   85dfa:	2b01      	cmp	r3, #1
   85dfc:	f000 822d 	beq.w	8625a <__svfiscanf_r+0x852>
   85e00:	483d      	ldr	r0, [pc, #244]	; (85ef8 <__svfiscanf_r+0x4f0>)
   85e02:	210a      	movs	r1, #10
   85e04:	9006      	str	r0, [sp, #24]
   85e06:	9109      	str	r1, [sp, #36]	; 0x24
   85e08:	f04f 0803 	mov.w	r8, #3
   85e0c:	e6e7      	b.n	85bde <__svfiscanf_r+0x1d6>
   85e0e:	2e00      	cmp	r6, #0
   85e10:	bf08      	it	eq
   85e12:	f04f 36ff 	moveq.w	r6, #4294967295
   85e16:	f019 0f10 	tst.w	r9, #16
   85e1a:	f000 8130 	beq.w	8607e <__svfiscanf_r+0x676>
   85e1e:	6823      	ldr	r3, [r4, #0]
   85e20:	f04f 0800 	mov.w	r8, #0
   85e24:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   85e28:	781a      	ldrb	r2, [r3, #0]
   85e2a:	3301      	adds	r3, #1
   85e2c:	f819 2002 	ldrb.w	r2, [r9, r2]
   85e30:	b1c2      	cbz	r2, 85e64 <__svfiscanf_r+0x45c>
   85e32:	6862      	ldr	r2, [r4, #4]
   85e34:	f108 0801 	add.w	r8, r8, #1
   85e38:	3a01      	subs	r2, #1
   85e3a:	4546      	cmp	r6, r8
   85e3c:	6023      	str	r3, [r4, #0]
   85e3e:	6062      	str	r2, [r4, #4]
   85e40:	f43f aefe 	beq.w	85c40 <__svfiscanf_r+0x238>
   85e44:	2a00      	cmp	r2, #0
   85e46:	dcef      	bgt.n	85e28 <__svfiscanf_r+0x420>
   85e48:	4658      	mov	r0, fp
   85e4a:	4621      	mov	r1, r4
   85e4c:	f002 feaa 	bl	88ba4 <__srefill_r>
   85e50:	2800      	cmp	r0, #0
   85e52:	f47f aef5 	bne.w	85c40 <__svfiscanf_r+0x238>
   85e56:	6823      	ldr	r3, [r4, #0]
   85e58:	781a      	ldrb	r2, [r3, #0]
   85e5a:	3301      	adds	r3, #1
   85e5c:	f819 2002 	ldrb.w	r2, [r9, r2]
   85e60:	2a00      	cmp	r2, #0
   85e62:	d1e6      	bne.n	85e32 <__svfiscanf_r+0x42a>
   85e64:	f1b8 0f00 	cmp.w	r8, #0
   85e68:	f47f aeea 	bne.w	85c40 <__svfiscanf_r+0x238>
   85e6c:	e60d      	b.n	85a8a <__svfiscanf_r+0x82>
   85e6e:	1e73      	subs	r3, r6, #1
   85e70:	2b26      	cmp	r3, #38	; 0x26
   85e72:	bf8c      	ite	hi
   85e74:	f1a6 0327 	subhi.w	r3, r6, #39	; 0x27
   85e78:	2300      	movls	r3, #0
   85e7a:	f10d 0a48 	add.w	sl, sp, #72	; 0x48
   85e7e:	f04f 0000 	mov.w	r0, #0
   85e82:	46ac      	mov	ip, r5
   85e84:	bf88      	it	hi
   85e86:	2627      	movhi	r6, #39	; 0x27
   85e88:	9d09      	ldr	r5, [sp, #36]	; 0x24
   85e8a:	f449 6958 	orr.w	r9, r9, #3456	; 0xd80
   85e8e:	46d0      	mov	r8, sl
   85e90:	9008      	str	r0, [sp, #32]
   85e92:	9309      	str	r3, [sp, #36]	; 0x24
   85e94:	6820      	ldr	r0, [r4, #0]
   85e96:	7801      	ldrb	r1, [r0, #0]
   85e98:	f1a1 022b 	sub.w	r2, r1, #43	; 0x2b
   85e9c:	2a4d      	cmp	r2, #77	; 0x4d
   85e9e:	d844      	bhi.n	85f2a <__svfiscanf_r+0x522>
   85ea0:	e8df f002 	tbb	[pc, r2]
   85ea4:	43914391 	.word	0x43914391
   85ea8:	60606643 	.word	0x60606643
   85eac:	60606060 	.word	0x60606060
   85eb0:	438b8b60 	.word	0x438b8b60
   85eb4:	43434343 	.word	0x43434343
   85eb8:	5b5b4343 	.word	0x5b5b4343
   85ebc:	5b5b5b5b 	.word	0x5b5b5b5b
   85ec0:	43434343 	.word	0x43434343
   85ec4:	43434343 	.word	0x43434343
   85ec8:	43434343 	.word	0x43434343
   85ecc:	43434343 	.word	0x43434343
   85ed0:	43432c43 	.word	0x43432c43
   85ed4:	43434343 	.word	0x43434343
   85ed8:	5b5b4343 	.word	0x5b5b4343
   85edc:	5b5b5b5b 	.word	0x5b5b5b5b
   85ee0:	43434343 	.word	0x43434343
   85ee4:	43434343 	.word	0x43434343
   85ee8:	43434343 	.word	0x43434343
   85eec:	43434343 	.word	0x43434343
   85ef0:	2c43      	.short	0x2c43
   85ef2:	bf00      	nop
   85ef4:	00089081 	.word	0x00089081
   85ef8:	00088dd1 	.word	0x00088dd1
   85efc:	f409 62c0 	and.w	r2, r9, #1536	; 0x600
   85f00:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   85f04:	d111      	bne.n	85f2a <__svfiscanf_r+0x522>
   85f06:	f429 7900 	bic.w	r9, r9, #512	; 0x200
   85f0a:	f449 69a0 	orr.w	r9, r9, #1280	; 0x500
   85f0e:	2510      	movs	r5, #16
   85f10:	6862      	ldr	r2, [r4, #4]
   85f12:	f888 1000 	strb.w	r1, [r8]
   85f16:	3a01      	subs	r2, #1
   85f18:	2a00      	cmp	r2, #0
   85f1a:	f108 0801 	add.w	r8, r8, #1
   85f1e:	6062      	str	r2, [r4, #4]
   85f20:	dd40      	ble.n	85fa4 <__svfiscanf_r+0x59c>
   85f22:	3001      	adds	r0, #1
   85f24:	6020      	str	r0, [r4, #0]
   85f26:	3e01      	subs	r6, #1
   85f28:	d1b4      	bne.n	85e94 <__svfiscanf_r+0x48c>
   85f2a:	f419 7f80 	tst.w	r9, #256	; 0x100
   85f2e:	9509      	str	r5, [sp, #36]	; 0x24
   85f30:	4665      	mov	r5, ip
   85f32:	d005      	beq.n	85f40 <__svfiscanf_r+0x538>
   85f34:	45d0      	cmp	r8, sl
   85f36:	f200 8187 	bhi.w	86248 <__svfiscanf_r+0x840>
   85f3a:	45d0      	cmp	r8, sl
   85f3c:	f43f ada5 	beq.w	85a8a <__svfiscanf_r+0x82>
   85f40:	f019 0610 	ands.w	r6, r9, #16
   85f44:	f000 8115 	beq.w	86172 <__svfiscanf_r+0x76a>
   85f48:	9e08      	ldr	r6, [sp, #32]
   85f4a:	ebca 0308 	rsb	r3, sl, r8
   85f4e:	f8dd 8014 	ldr.w	r8, [sp, #20]
   85f52:	4433      	add	r3, r6
   85f54:	441d      	add	r5, r3
   85f56:	4642      	mov	r2, r8
   85f58:	e591      	b.n	85a7e <__svfiscanf_r+0x76>
   85f5a:	2d0a      	cmp	r5, #10
   85f5c:	dde5      	ble.n	85f2a <__svfiscanf_r+0x522>
   85f5e:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   85f62:	e7d5      	b.n	85f10 <__svfiscanf_r+0x508>
   85f64:	4aa7      	ldr	r2, [pc, #668]	; (86204 <__svfiscanf_r+0x7fc>)
   85f66:	f429 6938 	bic.w	r9, r9, #2944	; 0xb80
   85f6a:	f932 5015 	ldrsh.w	r5, [r2, r5, lsl #1]
   85f6e:	e7cf      	b.n	85f10 <__svfiscanf_r+0x508>
   85f70:	f419 6f00 	tst.w	r9, #2048	; 0x800
   85f74:	d0cc      	beq.n	85f10 <__svfiscanf_r+0x508>
   85f76:	b915      	cbnz	r5, 85f7e <__svfiscanf_r+0x576>
   85f78:	f449 7900 	orr.w	r9, r9, #512	; 0x200
   85f7c:	2508      	movs	r5, #8
   85f7e:	f419 6f80 	tst.w	r9, #1024	; 0x400
   85f82:	f040 810a 	bne.w	8619a <__svfiscanf_r+0x792>
   85f86:	9a09      	ldr	r2, [sp, #36]	; 0x24
   85f88:	f429 7960 	bic.w	r9, r9, #896	; 0x380
   85f8c:	b112      	cbz	r2, 85f94 <__svfiscanf_r+0x58c>
   85f8e:	3a01      	subs	r2, #1
   85f90:	9209      	str	r2, [sp, #36]	; 0x24
   85f92:	3601      	adds	r6, #1
   85f94:	6862      	ldr	r2, [r4, #4]
   85f96:	9b08      	ldr	r3, [sp, #32]
   85f98:	3a01      	subs	r2, #1
   85f9a:	3301      	adds	r3, #1
   85f9c:	2a00      	cmp	r2, #0
   85f9e:	9308      	str	r3, [sp, #32]
   85fa0:	6062      	str	r2, [r4, #4]
   85fa2:	dcbe      	bgt.n	85f22 <__svfiscanf_r+0x51a>
   85fa4:	4658      	mov	r0, fp
   85fa6:	4621      	mov	r1, r4
   85fa8:	f8cd c010 	str.w	ip, [sp, #16]
   85fac:	f002 fdfa 	bl	88ba4 <__srefill_r>
   85fb0:	f8dd c010 	ldr.w	ip, [sp, #16]
   85fb4:	2800      	cmp	r0, #0
   85fb6:	d0b6      	beq.n	85f26 <__svfiscanf_r+0x51e>
   85fb8:	e7b7      	b.n	85f2a <__svfiscanf_r+0x522>
   85fba:	4b92      	ldr	r3, [pc, #584]	; (86204 <__svfiscanf_r+0x7fc>)
   85fbc:	f933 5015 	ldrsh.w	r5, [r3, r5, lsl #1]
   85fc0:	2d08      	cmp	r5, #8
   85fc2:	dccc      	bgt.n	85f5e <__svfiscanf_r+0x556>
   85fc4:	e7b1      	b.n	85f2a <__svfiscanf_r+0x522>
   85fc6:	f019 0f80 	tst.w	r9, #128	; 0x80
   85fca:	d0ae      	beq.n	85f2a <__svfiscanf_r+0x522>
   85fcc:	f029 0980 	bic.w	r9, r9, #128	; 0x80
   85fd0:	e79e      	b.n	85f10 <__svfiscanf_r+0x508>
   85fd2:	2e00      	cmp	r6, #0
   85fd4:	bf08      	it	eq
   85fd6:	f04f 36ff 	moveq.w	r6, #4294967295
   85fda:	f019 0801 	ands.w	r8, r9, #1
   85fde:	f47f aee3 	bne.w	85da8 <__svfiscanf_r+0x3a0>
   85fe2:	f019 0f10 	tst.w	r9, #16
   85fe6:	d135      	bne.n	86054 <__svfiscanf_r+0x64c>
   85fe8:	9807      	ldr	r0, [sp, #28]
   85fea:	f8d0 8000 	ldr.w	r8, [r0]
   85fee:	f100 0904 	add.w	r9, r0, #4
   85ff2:	46c2      	mov	sl, r8
   85ff4:	6823      	ldr	r3, [r4, #0]
   85ff6:	683a      	ldr	r2, [r7, #0]
   85ff8:	7818      	ldrb	r0, [r3, #0]
   85ffa:	1c59      	adds	r1, r3, #1
   85ffc:	4402      	add	r2, r0
   85ffe:	7852      	ldrb	r2, [r2, #1]
   86000:	0712      	lsls	r2, r2, #28
   86002:	d411      	bmi.n	86028 <__svfiscanf_r+0x620>
   86004:	6862      	ldr	r2, [r4, #4]
   86006:	6021      	str	r1, [r4, #0]
   86008:	3a01      	subs	r2, #1
   8600a:	6062      	str	r2, [r4, #4]
   8600c:	781b      	ldrb	r3, [r3, #0]
   8600e:	3e01      	subs	r6, #1
   86010:	f80a 3b01 	strb.w	r3, [sl], #1
   86014:	d008      	beq.n	86028 <__svfiscanf_r+0x620>
   86016:	6863      	ldr	r3, [r4, #4]
   86018:	2b00      	cmp	r3, #0
   8601a:	dceb      	bgt.n	85ff4 <__svfiscanf_r+0x5ec>
   8601c:	4658      	mov	r0, fp
   8601e:	4621      	mov	r1, r4
   86020:	f002 fdc0 	bl	88ba4 <__srefill_r>
   86024:	2800      	cmp	r0, #0
   86026:	d0e5      	beq.n	85ff4 <__svfiscanf_r+0x5ec>
   86028:	ebc8 080a 	rsb	r8, r8, sl
   8602c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   8602e:	4445      	add	r5, r8
   86030:	f8dd 8014 	ldr.w	r8, [sp, #20]
   86034:	2300      	movs	r3, #0
   86036:	3601      	adds	r6, #1
   86038:	960a      	str	r6, [sp, #40]	; 0x28
   8603a:	f8cd 901c 	str.w	r9, [sp, #28]
   8603e:	f88a 3000 	strb.w	r3, [sl]
   86042:	4642      	mov	r2, r8
   86044:	e51b      	b.n	85a7e <__svfiscanf_r+0x76>
   86046:	4658      	mov	r0, fp
   86048:	4621      	mov	r1, r4
   8604a:	f002 fdab 	bl	88ba4 <__srefill_r>
   8604e:	2800      	cmp	r0, #0
   86050:	f47f adf6 	bne.w	85c40 <__svfiscanf_r+0x238>
   86054:	6839      	ldr	r1, [r7, #0]
   86056:	6823      	ldr	r3, [r4, #0]
   86058:	781a      	ldrb	r2, [r3, #0]
   8605a:	3301      	adds	r3, #1
   8605c:	440a      	add	r2, r1
   8605e:	7852      	ldrb	r2, [r2, #1]
   86060:	0710      	lsls	r0, r2, #28
   86062:	f53f aded 	bmi.w	85c40 <__svfiscanf_r+0x238>
   86066:	6862      	ldr	r2, [r4, #4]
   86068:	f108 0801 	add.w	r8, r8, #1
   8606c:	3a01      	subs	r2, #1
   8606e:	4546      	cmp	r6, r8
   86070:	6023      	str	r3, [r4, #0]
   86072:	6062      	str	r2, [r4, #4]
   86074:	f43f ade4 	beq.w	85c40 <__svfiscanf_r+0x238>
   86078:	2a00      	cmp	r2, #0
   8607a:	dced      	bgt.n	86058 <__svfiscanf_r+0x650>
   8607c:	e7e3      	b.n	86046 <__svfiscanf_r+0x63e>
   8607e:	9807      	ldr	r0, [sp, #28]
   86080:	f10d 0970 	add.w	r9, sp, #112	; 0x70
   86084:	f8d0 8000 	ldr.w	r8, [r0]
   86088:	1d02      	adds	r2, r0, #4
   8608a:	9207      	str	r2, [sp, #28]
   8608c:	46c2      	mov	sl, r8
   8608e:	6823      	ldr	r3, [r4, #0]
   86090:	781a      	ldrb	r2, [r3, #0]
   86092:	1c59      	adds	r1, r3, #1
   86094:	f819 2002 	ldrb.w	r2, [r9, r2]
   86098:	b1a2      	cbz	r2, 860c4 <__svfiscanf_r+0x6bc>
   8609a:	6862      	ldr	r2, [r4, #4]
   8609c:	6021      	str	r1, [r4, #0]
   8609e:	3a01      	subs	r2, #1
   860a0:	6062      	str	r2, [r4, #4]
   860a2:	781b      	ldrb	r3, [r3, #0]
   860a4:	3e01      	subs	r6, #1
   860a6:	f80a 3b01 	strb.w	r3, [sl], #1
   860aa:	d00b      	beq.n	860c4 <__svfiscanf_r+0x6bc>
   860ac:	6863      	ldr	r3, [r4, #4]
   860ae:	2b00      	cmp	r3, #0
   860b0:	dced      	bgt.n	8608e <__svfiscanf_r+0x686>
   860b2:	4658      	mov	r0, fp
   860b4:	4621      	mov	r1, r4
   860b6:	f002 fd75 	bl	88ba4 <__srefill_r>
   860ba:	2800      	cmp	r0, #0
   860bc:	d0e7      	beq.n	8608e <__svfiscanf_r+0x686>
   860be:	45d0      	cmp	r8, sl
   860c0:	f43f adea 	beq.w	85c98 <__svfiscanf_r+0x290>
   860c4:	ebba 0808 	subs.w	r8, sl, r8
   860c8:	f43f acdf 	beq.w	85a8a <__svfiscanf_r+0x82>
   860cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   860ce:	2300      	movs	r3, #0
   860d0:	3601      	adds	r6, #1
   860d2:	960a      	str	r6, [sp, #40]	; 0x28
   860d4:	f88a 3000 	strb.w	r3, [sl]
   860d8:	e5b2      	b.n	85c40 <__svfiscanf_r+0x238>
   860da:	aa10      	add	r2, sp, #64	; 0x40
   860dc:	920b      	str	r2, [sp, #44]	; 0x2c
   860de:	4610      	mov	r0, r2
   860e0:	2100      	movs	r1, #0
   860e2:	2208      	movs	r2, #8
   860e4:	f7fd fc94 	bl	83a10 <memset>
   860e8:	f019 0310 	ands.w	r3, r9, #16
   860ec:	930d      	str	r3, [sp, #52]	; 0x34
   860ee:	d074      	beq.n	861da <__svfiscanf_r+0x7d2>
   860f0:	f04f 0900 	mov.w	r9, #0
   860f4:	f04f 0a00 	mov.w	sl, #0
   860f8:	9508      	str	r5, [sp, #32]
   860fa:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   860fc:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
   86100:	f10d 0848 	add.w	r8, sp, #72	; 0x48
   86104:	46d3      	mov	fp, sl
   86106:	f001 faff 	bl	87708 <__locale_mb_cur_max>
   8610a:	4558      	cmp	r0, fp
   8610c:	f43f adc4 	beq.w	85c98 <__svfiscanf_r+0x290>
   86110:	6823      	ldr	r3, [r4, #0]
   86112:	6861      	ldr	r1, [r4, #4]
   86114:	f813 eb01 	ldrb.w	lr, [r3], #1
   86118:	980b      	ldr	r0, [sp, #44]	; 0x2c
   8611a:	3901      	subs	r1, #1
   8611c:	f10b 0a01 	add.w	sl, fp, #1
   86120:	6023      	str	r3, [r4, #0]
   86122:	4642      	mov	r2, r8
   86124:	9000      	str	r0, [sp, #0]
   86126:	4653      	mov	r3, sl
   86128:	6061      	str	r1, [r4, #4]
   8612a:	980c      	ldr	r0, [sp, #48]	; 0x30
   8612c:	4649      	mov	r1, r9
   8612e:	f808 e00b 	strb.w	lr, [r8, fp]
   86132:	f001 fe07 	bl	87d44 <_mbrtowc_r>
   86136:	1c41      	adds	r1, r0, #1
   86138:	f43f adae 	beq.w	85c98 <__svfiscanf_r+0x290>
   8613c:	2800      	cmp	r0, #0
   8613e:	d155      	bne.n	861ec <__svfiscanf_r+0x7e4>
   86140:	b90d      	cbnz	r5, 86146 <__svfiscanf_r+0x73e>
   86142:	f8c9 5000 	str.w	r5, [r9]
   86146:	9908      	ldr	r1, [sp, #32]
   86148:	3e01      	subs	r6, #1
   8614a:	4451      	add	r1, sl
   8614c:	9108      	str	r1, [sp, #32]
   8614e:	2d00      	cmp	r5, #0
   86150:	d150      	bne.n	861f4 <__svfiscanf_r+0x7ec>
   86152:	f109 0904 	add.w	r9, r9, #4
   86156:	46ab      	mov	fp, r5
   86158:	6863      	ldr	r3, [r4, #4]
   8615a:	2b00      	cmp	r3, #0
   8615c:	dd29      	ble.n	861b2 <__svfiscanf_r+0x7aa>
   8615e:	2e00      	cmp	r6, #0
   86160:	d1d1      	bne.n	86106 <__svfiscanf_r+0x6fe>
   86162:	9d08      	ldr	r5, [sp, #32]
   86164:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   86168:	9e0d      	ldr	r6, [sp, #52]	; 0x34
   8616a:	2e00      	cmp	r6, #0
   8616c:	f43f ae39 	beq.w	85de2 <__svfiscanf_r+0x3da>
   86170:	e63a      	b.n	85de8 <__svfiscanf_r+0x3e0>
   86172:	4632      	mov	r2, r6
   86174:	f888 6000 	strb.w	r6, [r8]
   86178:	4658      	mov	r0, fp
   8617a:	4651      	mov	r1, sl
   8617c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8617e:	9e06      	ldr	r6, [sp, #24]
   86180:	47b0      	blx	r6
   86182:	f019 0f20 	tst.w	r9, #32
   86186:	d00b      	beq.n	861a0 <__svfiscanf_r+0x798>
   86188:	9e07      	ldr	r6, [sp, #28]
   8618a:	6833      	ldr	r3, [r6, #0]
   8618c:	3604      	adds	r6, #4
   8618e:	9607      	str	r6, [sp, #28]
   86190:	6018      	str	r0, [r3, #0]
   86192:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   86194:	3601      	adds	r6, #1
   86196:	960a      	str	r6, [sp, #40]	; 0x28
   86198:	e6d6      	b.n	85f48 <__svfiscanf_r+0x540>
   8619a:	f429 69b0 	bic.w	r9, r9, #1408	; 0x580
   8619e:	e6b7      	b.n	85f10 <__svfiscanf_r+0x508>
   861a0:	f019 0f04 	tst.w	r9, #4
   861a4:	d07e      	beq.n	862a4 <__svfiscanf_r+0x89c>
   861a6:	9e07      	ldr	r6, [sp, #28]
   861a8:	6833      	ldr	r3, [r6, #0]
   861aa:	3604      	adds	r6, #4
   861ac:	9607      	str	r6, [sp, #28]
   861ae:	8018      	strh	r0, [r3, #0]
   861b0:	e7ef      	b.n	86192 <__svfiscanf_r+0x78a>
   861b2:	980c      	ldr	r0, [sp, #48]	; 0x30
   861b4:	4621      	mov	r1, r4
   861b6:	f002 fcf5 	bl	88ba4 <__srefill_r>
   861ba:	2800      	cmp	r0, #0
   861bc:	d0cf      	beq.n	8615e <__svfiscanf_r+0x756>
   861be:	46da      	mov	sl, fp
   861c0:	9d08      	ldr	r5, [sp, #32]
   861c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
   861c6:	f1ba 0f00 	cmp.w	sl, #0
   861ca:	d0cd      	beq.n	86168 <__svfiscanf_r+0x760>
   861cc:	e564      	b.n	85c98 <__svfiscanf_r+0x290>
   861ce:	9907      	ldr	r1, [sp, #28]
   861d0:	f8d1 9000 	ldr.w	r9, [r1]
   861d4:	3104      	adds	r1, #4
   861d6:	9107      	str	r1, [sp, #28]
   861d8:	e5f2      	b.n	85dc0 <__svfiscanf_r+0x3b8>
   861da:	f8dd e01c 	ldr.w	lr, [sp, #28]
   861de:	f8de 9000 	ldr.w	r9, [lr]
   861e2:	f10e 0e04 	add.w	lr, lr, #4
   861e6:	f8cd e01c 	str.w	lr, [sp, #28]
   861ea:	e783      	b.n	860f4 <__svfiscanf_r+0x6ec>
   861ec:	3002      	adds	r0, #2
   861ee:	d1aa      	bne.n	86146 <__svfiscanf_r+0x73e>
   861f0:	46d3      	mov	fp, sl
   861f2:	e7b1      	b.n	86158 <__svfiscanf_r+0x750>
   861f4:	f04f 0b00 	mov.w	fp, #0
   861f8:	e7ae      	b.n	86158 <__svfiscanf_r+0x750>
   861fa:	f1b8 0f00 	cmp.w	r8, #0
   861fe:	f47f ad1f 	bne.w	85c40 <__svfiscanf_r+0x238>
   86202:	e549      	b.n	85c98 <__svfiscanf_r+0x290>
   86204:	0008a148 	.word	0x0008a148
   86208:	f8dd e01c 	ldr.w	lr, [sp, #28]
   8620c:	4633      	mov	r3, r6
   8620e:	f8de 1000 	ldr.w	r1, [lr]
   86212:	4658      	mov	r0, fp
   86214:	9400      	str	r4, [sp, #0]
   86216:	2201      	movs	r2, #1
   86218:	f000 fafc 	bl	86814 <_fread_r>
   8621c:	9e07      	ldr	r6, [sp, #28]
   8621e:	1d33      	adds	r3, r6, #4
   86220:	2800      	cmp	r0, #0
   86222:	f43f ad39 	beq.w	85c98 <__svfiscanf_r+0x290>
   86226:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   86228:	f8dd 8014 	ldr.w	r8, [sp, #20]
   8622c:	3601      	adds	r6, #1
   8622e:	4405      	add	r5, r0
   86230:	960a      	str	r6, [sp, #40]	; 0x28
   86232:	9307      	str	r3, [sp, #28]
   86234:	4642      	mov	r2, r8
   86236:	e422      	b.n	85a7e <__svfiscanf_r+0x76>
   86238:	4658      	mov	r0, fp
   8623a:	4621      	mov	r1, r4
   8623c:	f002 fcb2 	bl	88ba4 <__srefill_r>
   86240:	2800      	cmp	r0, #0
   86242:	f43f acb6 	beq.w	85bb2 <__svfiscanf_r+0x1aa>
   86246:	e527      	b.n	85c98 <__svfiscanf_r+0x290>
   86248:	f818 1c01 	ldrb.w	r1, [r8, #-1]
   8624c:	4658      	mov	r0, fp
   8624e:	4622      	mov	r2, r4
   86250:	f003 f8b4 	bl	893bc <_ungetc_r>
   86254:	f108 38ff 	add.w	r8, r8, #4294967295
   86258:	e66f      	b.n	85f3a <__svfiscanf_r+0x532>
   8625a:	f049 0901 	orr.w	r9, r9, #1
   8625e:	e5cf      	b.n	85e00 <__svfiscanf_r+0x3f8>
   86260:	f898 3002 	ldrb.w	r3, [r8, #2]
   86264:	f049 0902 	orr.w	r9, r9, #2
   86268:	f108 0802 	add.w	r8, r8, #2
   8626c:	e416      	b.n	85a9c <__svfiscanf_r+0x94>
   8626e:	f019 0f01 	tst.w	r9, #1
   86272:	d10e      	bne.n	86292 <__svfiscanf_r+0x88a>
   86274:	f019 0f02 	tst.w	r9, #2
   86278:	d00b      	beq.n	86292 <__svfiscanf_r+0x88a>
   8627a:	9e07      	ldr	r6, [sp, #28]
   8627c:	462a      	mov	r2, r5
   8627e:	6831      	ldr	r1, [r6, #0]
   86280:	17eb      	asrs	r3, r5, #31
   86282:	3604      	adds	r6, #4
   86284:	f8dd 8014 	ldr.w	r8, [sp, #20]
   86288:	9607      	str	r6, [sp, #28]
   8628a:	e9c1 2300 	strd	r2, r3, [r1]
   8628e:	f7ff bbf5 	b.w	85a7c <__svfiscanf_r+0x74>
   86292:	9e07      	ldr	r6, [sp, #28]
   86294:	f8dd 8014 	ldr.w	r8, [sp, #20]
   86298:	6833      	ldr	r3, [r6, #0]
   8629a:	3604      	adds	r6, #4
   8629c:	601d      	str	r5, [r3, #0]
   8629e:	9607      	str	r6, [sp, #28]
   862a0:	f7ff bbec 	b.w	85a7c <__svfiscanf_r+0x74>
   862a4:	f019 0201 	ands.w	r2, r9, #1
   862a8:	f47f af6e 	bne.w	86188 <__svfiscanf_r+0x780>
   862ac:	f019 0f02 	tst.w	r9, #2
   862b0:	f43f af6a 	beq.w	86188 <__svfiscanf_r+0x780>
   862b4:	4b39      	ldr	r3, [pc, #228]	; (8639c <__svfiscanf_r+0x994>)
   862b6:	9e06      	ldr	r6, [sp, #24]
   862b8:	4658      	mov	r0, fp
   862ba:	429e      	cmp	r6, r3
   862bc:	4651      	mov	r1, sl
   862be:	9b09      	ldr	r3, [sp, #36]	; 0x24
   862c0:	d065      	beq.n	8638e <__svfiscanf_r+0x986>
   862c2:	f002 fe0f 	bl	88ee4 <_strtoll_r>
   862c6:	9e07      	ldr	r6, [sp, #28]
   862c8:	6833      	ldr	r3, [r6, #0]
   862ca:	3604      	adds	r6, #4
   862cc:	9607      	str	r6, [sp, #28]
   862ce:	e9c3 0100 	strd	r0, r1, [r3]
   862d2:	e75e      	b.n	86192 <__svfiscanf_r+0x78a>
   862d4:	f001 fa18 	bl	87708 <__locale_mb_cur_max>
   862d8:	4540      	cmp	r0, r8
   862da:	f43f acdd 	beq.w	85c98 <__svfiscanf_r+0x290>
   862de:	6823      	ldr	r3, [r4, #0]
   862e0:	6861      	ldr	r1, [r4, #4]
   862e2:	f813 2b01 	ldrb.w	r2, [r3], #1
   862e6:	f108 0c01 	add.w	ip, r8, #1
   862ea:	6023      	str	r3, [r4, #0]
   862ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   862ee:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
   862f2:	3901      	subs	r1, #1
   862f4:	9300      	str	r3, [sp, #0]
   862f6:	4658      	mov	r0, fp
   862f8:	6061      	str	r1, [r4, #4]
   862fa:	f80e 2008 	strb.w	r2, [lr, r8]
   862fe:	4663      	mov	r3, ip
   86300:	4672      	mov	r2, lr
   86302:	4649      	mov	r1, r9
   86304:	f8cd c010 	str.w	ip, [sp, #16]
   86308:	f001 fd1c 	bl	87d44 <_mbrtowc_r>
   8630c:	1c42      	adds	r2, r0, #1
   8630e:	f8dd c010 	ldr.w	ip, [sp, #16]
   86312:	f43f acc1 	beq.w	85c98 <__svfiscanf_r+0x290>
   86316:	b198      	cbz	r0, 86340 <__svfiscanf_r+0x938>
   86318:	3002      	adds	r0, #2
   8631a:	bf08      	it	eq
   8631c:	46e0      	moveq	r8, ip
   8631e:	d139      	bne.n	86394 <__svfiscanf_r+0x98c>
   86320:	6863      	ldr	r3, [r4, #4]
   86322:	2b00      	cmp	r3, #0
   86324:	f73f ad4e 	bgt.w	85dc4 <__svfiscanf_r+0x3bc>
   86328:	4658      	mov	r0, fp
   8632a:	4621      	mov	r1, r4
   8632c:	f002 fc3a 	bl	88ba4 <__srefill_r>
   86330:	2800      	cmp	r0, #0
   86332:	f43f ad47 	beq.w	85dc4 <__svfiscanf_r+0x3bc>
   86336:	4642      	mov	r2, r8
   86338:	2a00      	cmp	r2, #0
   8633a:	f47f acad 	bne.w	85c98 <__svfiscanf_r+0x290>
   8633e:	e54b      	b.n	85dd8 <__svfiscanf_r+0x3d0>
   86340:	f8c9 0000 	str.w	r0, [r9]
   86344:	f8cd c010 	str.w	ip, [sp, #16]
   86348:	f001 f9cc 	bl	876e4 <iswspace>
   8634c:	f8dd c010 	ldr.w	ip, [sp, #16]
   86350:	b190      	cbz	r0, 86378 <__svfiscanf_r+0x970>
   86352:	46e0      	mov	r8, ip
   86354:	f1bc 0f00 	cmp.w	ip, #0
   86358:	f43f ad3e 	beq.w	85dd8 <__svfiscanf_r+0x3d0>
   8635c:	ae12      	add	r6, sp, #72	; 0x48
   8635e:	4466      	add	r6, ip
   86360:	f108 38ff 	add.w	r8, r8, #4294967295
   86364:	4658      	mov	r0, fp
   86366:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
   8636a:	4622      	mov	r2, r4
   8636c:	f003 f826 	bl	893bc <_ungetc_r>
   86370:	f1b8 0f00 	cmp.w	r8, #0
   86374:	d1f4      	bne.n	86360 <__svfiscanf_r+0x958>
   86376:	e52f      	b.n	85dd8 <__svfiscanf_r+0x3d0>
   86378:	4465      	add	r5, ip
   8637a:	3e01      	subs	r6, #1
   8637c:	f1ba 0f00 	cmp.w	sl, #0
   86380:	d103      	bne.n	8638a <__svfiscanf_r+0x982>
   86382:	f109 0904 	add.w	r9, r9, #4
   86386:	46d0      	mov	r8, sl
   86388:	e7ca      	b.n	86320 <__svfiscanf_r+0x918>
   8638a:	4680      	mov	r8, r0
   8638c:	e7c8      	b.n	86320 <__svfiscanf_r+0x918>
   8638e:	f002 ff0f 	bl	891b0 <_strtoull_r>
   86392:	e798      	b.n	862c6 <__svfiscanf_r+0x8be>
   86394:	f8d9 0000 	ldr.w	r0, [r9]
   86398:	e7d4      	b.n	86344 <__svfiscanf_r+0x93c>
   8639a:	bf00      	nop
   8639c:	00089081 	.word	0x00089081

000863a0 <__swsetup_r>:
   863a0:	4b2f      	ldr	r3, [pc, #188]	; (86460 <__swsetup_r+0xc0>)
   863a2:	b570      	push	{r4, r5, r6, lr}
   863a4:	4606      	mov	r6, r0
   863a6:	6818      	ldr	r0, [r3, #0]
   863a8:	460c      	mov	r4, r1
   863aa:	b110      	cbz	r0, 863b2 <__swsetup_r+0x12>
   863ac:	6b82      	ldr	r2, [r0, #56]	; 0x38
   863ae:	2a00      	cmp	r2, #0
   863b0:	d036      	beq.n	86420 <__swsetup_r+0x80>
   863b2:	89a5      	ldrh	r5, [r4, #12]
   863b4:	b2ab      	uxth	r3, r5
   863b6:	0719      	lsls	r1, r3, #28
   863b8:	d50c      	bpl.n	863d4 <__swsetup_r+0x34>
   863ba:	6922      	ldr	r2, [r4, #16]
   863bc:	b1aa      	cbz	r2, 863ea <__swsetup_r+0x4a>
   863be:	f013 0101 	ands.w	r1, r3, #1
   863c2:	d01e      	beq.n	86402 <__swsetup_r+0x62>
   863c4:	6963      	ldr	r3, [r4, #20]
   863c6:	2100      	movs	r1, #0
   863c8:	425b      	negs	r3, r3
   863ca:	61a3      	str	r3, [r4, #24]
   863cc:	60a1      	str	r1, [r4, #8]
   863ce:	b1f2      	cbz	r2, 8640e <__swsetup_r+0x6e>
   863d0:	2000      	movs	r0, #0
   863d2:	bd70      	pop	{r4, r5, r6, pc}
   863d4:	06da      	lsls	r2, r3, #27
   863d6:	d53a      	bpl.n	8644e <__swsetup_r+0xae>
   863d8:	075b      	lsls	r3, r3, #29
   863da:	d424      	bmi.n	86426 <__swsetup_r+0x86>
   863dc:	6922      	ldr	r2, [r4, #16]
   863de:	f045 0308 	orr.w	r3, r5, #8
   863e2:	81a3      	strh	r3, [r4, #12]
   863e4:	b29b      	uxth	r3, r3
   863e6:	2a00      	cmp	r2, #0
   863e8:	d1e9      	bne.n	863be <__swsetup_r+0x1e>
   863ea:	f403 7120 	and.w	r1, r3, #640	; 0x280
   863ee:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   863f2:	d0e4      	beq.n	863be <__swsetup_r+0x1e>
   863f4:	4630      	mov	r0, r6
   863f6:	4621      	mov	r1, r4
   863f8:	f001 f990 	bl	8771c <__smakebuf_r>
   863fc:	89a3      	ldrh	r3, [r4, #12]
   863fe:	6922      	ldr	r2, [r4, #16]
   86400:	e7dd      	b.n	863be <__swsetup_r+0x1e>
   86402:	0798      	lsls	r0, r3, #30
   86404:	bf58      	it	pl
   86406:	6961      	ldrpl	r1, [r4, #20]
   86408:	60a1      	str	r1, [r4, #8]
   8640a:	2a00      	cmp	r2, #0
   8640c:	d1e0      	bne.n	863d0 <__swsetup_r+0x30>
   8640e:	89a3      	ldrh	r3, [r4, #12]
   86410:	061a      	lsls	r2, r3, #24
   86412:	d5dd      	bpl.n	863d0 <__swsetup_r+0x30>
   86414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86418:	81a3      	strh	r3, [r4, #12]
   8641a:	f04f 30ff 	mov.w	r0, #4294967295
   8641e:	bd70      	pop	{r4, r5, r6, pc}
   86420:	f000 f902 	bl	86628 <__sinit>
   86424:	e7c5      	b.n	863b2 <__swsetup_r+0x12>
   86426:	6b21      	ldr	r1, [r4, #48]	; 0x30
   86428:	b149      	cbz	r1, 8643e <__swsetup_r+0x9e>
   8642a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8642e:	4299      	cmp	r1, r3
   86430:	d003      	beq.n	8643a <__swsetup_r+0x9a>
   86432:	4630      	mov	r0, r6
   86434:	f000 fb04 	bl	86a40 <_free_r>
   86438:	89a5      	ldrh	r5, [r4, #12]
   8643a:	2300      	movs	r3, #0
   8643c:	6323      	str	r3, [r4, #48]	; 0x30
   8643e:	6922      	ldr	r2, [r4, #16]
   86440:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   86444:	2100      	movs	r1, #0
   86446:	b2ad      	uxth	r5, r5
   86448:	6022      	str	r2, [r4, #0]
   8644a:	6061      	str	r1, [r4, #4]
   8644c:	e7c7      	b.n	863de <__swsetup_r+0x3e>
   8644e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   86452:	2309      	movs	r3, #9
   86454:	6033      	str	r3, [r6, #0]
   86456:	f04f 30ff 	mov.w	r0, #4294967295
   8645a:	81a5      	strh	r5, [r4, #12]
   8645c:	bd70      	pop	{r4, r5, r6, pc}
   8645e:	bf00      	nop
   86460:	20070458 	.word	0x20070458

00086464 <register_fini>:
   86464:	4b02      	ldr	r3, [pc, #8]	; (86470 <register_fini+0xc>)
   86466:	b113      	cbz	r3, 8646e <register_fini+0xa>
   86468:	4802      	ldr	r0, [pc, #8]	; (86474 <register_fini+0x10>)
   8646a:	f000 b805 	b.w	86478 <atexit>
   8646e:	4770      	bx	lr
   86470:	00000000 	.word	0x00000000
   86474:	00086725 	.word	0x00086725

00086478 <atexit>:
   86478:	4601      	mov	r1, r0
   8647a:	2000      	movs	r0, #0
   8647c:	4602      	mov	r2, r0
   8647e:	4603      	mov	r3, r0
   86480:	f003 b8a4 	b.w	895cc <__register_exitproc>

00086484 <__sflush_r>:
   86484:	898b      	ldrh	r3, [r1, #12]
   86486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8648a:	b29a      	uxth	r2, r3
   8648c:	460d      	mov	r5, r1
   8648e:	0711      	lsls	r1, r2, #28
   86490:	4680      	mov	r8, r0
   86492:	d43c      	bmi.n	8650e <__sflush_r+0x8a>
   86494:	686a      	ldr	r2, [r5, #4]
   86496:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8649a:	2a00      	cmp	r2, #0
   8649c:	81ab      	strh	r3, [r5, #12]
   8649e:	dd59      	ble.n	86554 <__sflush_r+0xd0>
   864a0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   864a2:	2c00      	cmp	r4, #0
   864a4:	d04b      	beq.n	8653e <__sflush_r+0xba>
   864a6:	b29b      	uxth	r3, r3
   864a8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   864ac:	2100      	movs	r1, #0
   864ae:	b292      	uxth	r2, r2
   864b0:	f8d8 6000 	ldr.w	r6, [r8]
   864b4:	f8c8 1000 	str.w	r1, [r8]
   864b8:	2a00      	cmp	r2, #0
   864ba:	d04f      	beq.n	8655c <__sflush_r+0xd8>
   864bc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   864be:	075f      	lsls	r7, r3, #29
   864c0:	d505      	bpl.n	864ce <__sflush_r+0x4a>
   864c2:	6869      	ldr	r1, [r5, #4]
   864c4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   864c6:	1a52      	subs	r2, r2, r1
   864c8:	b10b      	cbz	r3, 864ce <__sflush_r+0x4a>
   864ca:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   864cc:	1ad2      	subs	r2, r2, r3
   864ce:	4640      	mov	r0, r8
   864d0:	69e9      	ldr	r1, [r5, #28]
   864d2:	2300      	movs	r3, #0
   864d4:	47a0      	blx	r4
   864d6:	1c44      	adds	r4, r0, #1
   864d8:	d04a      	beq.n	86570 <__sflush_r+0xec>
   864da:	89ab      	ldrh	r3, [r5, #12]
   864dc:	692a      	ldr	r2, [r5, #16]
   864de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   864e2:	b29b      	uxth	r3, r3
   864e4:	2100      	movs	r1, #0
   864e6:	602a      	str	r2, [r5, #0]
   864e8:	04da      	lsls	r2, r3, #19
   864ea:	81ab      	strh	r3, [r5, #12]
   864ec:	6069      	str	r1, [r5, #4]
   864ee:	d44c      	bmi.n	8658a <__sflush_r+0x106>
   864f0:	6b29      	ldr	r1, [r5, #48]	; 0x30
   864f2:	f8c8 6000 	str.w	r6, [r8]
   864f6:	b311      	cbz	r1, 8653e <__sflush_r+0xba>
   864f8:	f105 0340 	add.w	r3, r5, #64	; 0x40
   864fc:	4299      	cmp	r1, r3
   864fe:	d002      	beq.n	86506 <__sflush_r+0x82>
   86500:	4640      	mov	r0, r8
   86502:	f000 fa9d 	bl	86a40 <_free_r>
   86506:	2000      	movs	r0, #0
   86508:	6328      	str	r0, [r5, #48]	; 0x30
   8650a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8650e:	692e      	ldr	r6, [r5, #16]
   86510:	b1ae      	cbz	r6, 8653e <__sflush_r+0xba>
   86512:	0791      	lsls	r1, r2, #30
   86514:	682c      	ldr	r4, [r5, #0]
   86516:	bf0c      	ite	eq
   86518:	696b      	ldreq	r3, [r5, #20]
   8651a:	2300      	movne	r3, #0
   8651c:	602e      	str	r6, [r5, #0]
   8651e:	1ba4      	subs	r4, r4, r6
   86520:	60ab      	str	r3, [r5, #8]
   86522:	e00a      	b.n	8653a <__sflush_r+0xb6>
   86524:	4632      	mov	r2, r6
   86526:	4623      	mov	r3, r4
   86528:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8652a:	4640      	mov	r0, r8
   8652c:	69e9      	ldr	r1, [r5, #28]
   8652e:	47b8      	blx	r7
   86530:	2800      	cmp	r0, #0
   86532:	ebc0 0404 	rsb	r4, r0, r4
   86536:	4406      	add	r6, r0
   86538:	dd04      	ble.n	86544 <__sflush_r+0xc0>
   8653a:	2c00      	cmp	r4, #0
   8653c:	dcf2      	bgt.n	86524 <__sflush_r+0xa0>
   8653e:	2000      	movs	r0, #0
   86540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86544:	89ab      	ldrh	r3, [r5, #12]
   86546:	f04f 30ff 	mov.w	r0, #4294967295
   8654a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8654e:	81ab      	strh	r3, [r5, #12]
   86550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86554:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   86556:	2a00      	cmp	r2, #0
   86558:	dca2      	bgt.n	864a0 <__sflush_r+0x1c>
   8655a:	e7f0      	b.n	8653e <__sflush_r+0xba>
   8655c:	2301      	movs	r3, #1
   8655e:	4640      	mov	r0, r8
   86560:	69e9      	ldr	r1, [r5, #28]
   86562:	47a0      	blx	r4
   86564:	1c43      	adds	r3, r0, #1
   86566:	4602      	mov	r2, r0
   86568:	d01e      	beq.n	865a8 <__sflush_r+0x124>
   8656a:	89ab      	ldrh	r3, [r5, #12]
   8656c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8656e:	e7a6      	b.n	864be <__sflush_r+0x3a>
   86570:	f8d8 3000 	ldr.w	r3, [r8]
   86574:	b95b      	cbnz	r3, 8658e <__sflush_r+0x10a>
   86576:	89aa      	ldrh	r2, [r5, #12]
   86578:	6929      	ldr	r1, [r5, #16]
   8657a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8657e:	b292      	uxth	r2, r2
   86580:	606b      	str	r3, [r5, #4]
   86582:	04d3      	lsls	r3, r2, #19
   86584:	81aa      	strh	r2, [r5, #12]
   86586:	6029      	str	r1, [r5, #0]
   86588:	d5b2      	bpl.n	864f0 <__sflush_r+0x6c>
   8658a:	6528      	str	r0, [r5, #80]	; 0x50
   8658c:	e7b0      	b.n	864f0 <__sflush_r+0x6c>
   8658e:	2b1d      	cmp	r3, #29
   86590:	d001      	beq.n	86596 <__sflush_r+0x112>
   86592:	2b16      	cmp	r3, #22
   86594:	d113      	bne.n	865be <__sflush_r+0x13a>
   86596:	89a9      	ldrh	r1, [r5, #12]
   86598:	692b      	ldr	r3, [r5, #16]
   8659a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8659e:	2200      	movs	r2, #0
   865a0:	81a9      	strh	r1, [r5, #12]
   865a2:	602b      	str	r3, [r5, #0]
   865a4:	606a      	str	r2, [r5, #4]
   865a6:	e7a3      	b.n	864f0 <__sflush_r+0x6c>
   865a8:	f8d8 3000 	ldr.w	r3, [r8]
   865ac:	2b00      	cmp	r3, #0
   865ae:	d0dc      	beq.n	8656a <__sflush_r+0xe6>
   865b0:	2b1d      	cmp	r3, #29
   865b2:	d001      	beq.n	865b8 <__sflush_r+0x134>
   865b4:	2b16      	cmp	r3, #22
   865b6:	d1c5      	bne.n	86544 <__sflush_r+0xc0>
   865b8:	f8c8 6000 	str.w	r6, [r8]
   865bc:	e7bf      	b.n	8653e <__sflush_r+0xba>
   865be:	89ab      	ldrh	r3, [r5, #12]
   865c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   865c4:	81ab      	strh	r3, [r5, #12]
   865c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   865ca:	bf00      	nop

000865cc <_fflush_r>:
   865cc:	b510      	push	{r4, lr}
   865ce:	4604      	mov	r4, r0
   865d0:	b082      	sub	sp, #8
   865d2:	b108      	cbz	r0, 865d8 <_fflush_r+0xc>
   865d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   865d6:	b153      	cbz	r3, 865ee <_fflush_r+0x22>
   865d8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   865dc:	b908      	cbnz	r0, 865e2 <_fflush_r+0x16>
   865de:	b002      	add	sp, #8
   865e0:	bd10      	pop	{r4, pc}
   865e2:	4620      	mov	r0, r4
   865e4:	b002      	add	sp, #8
   865e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   865ea:	f7ff bf4b 	b.w	86484 <__sflush_r>
   865ee:	9101      	str	r1, [sp, #4]
   865f0:	f000 f81a 	bl	86628 <__sinit>
   865f4:	9901      	ldr	r1, [sp, #4]
   865f6:	e7ef      	b.n	865d8 <_fflush_r+0xc>

000865f8 <fflush>:
   865f8:	b120      	cbz	r0, 86604 <fflush+0xc>
   865fa:	4b05      	ldr	r3, [pc, #20]	; (86610 <fflush+0x18>)
   865fc:	4601      	mov	r1, r0
   865fe:	6818      	ldr	r0, [r3, #0]
   86600:	f7ff bfe4 	b.w	865cc <_fflush_r>
   86604:	4b03      	ldr	r3, [pc, #12]	; (86614 <fflush+0x1c>)
   86606:	4904      	ldr	r1, [pc, #16]	; (86618 <fflush+0x20>)
   86608:	6818      	ldr	r0, [r3, #0]
   8660a:	f000 bc95 	b.w	86f38 <_fwalk_reent>
   8660e:	bf00      	nop
   86610:	20070458 	.word	0x20070458
   86614:	0008a094 	.word	0x0008a094
   86618:	000865cd 	.word	0x000865cd

0008661c <_cleanup_r>:
   8661c:	4901      	ldr	r1, [pc, #4]	; (86624 <_cleanup_r+0x8>)
   8661e:	f000 bc67 	b.w	86ef0 <_fwalk>
   86622:	bf00      	nop
   86624:	00089779 	.word	0x00089779

00086628 <__sinit>:
   86628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8662c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   8662e:	b083      	sub	sp, #12
   86630:	4607      	mov	r7, r0
   86632:	2c00      	cmp	r4, #0
   86634:	d165      	bne.n	86702 <__sinit+0xda>
   86636:	687d      	ldr	r5, [r7, #4]
   86638:	4833      	ldr	r0, [pc, #204]	; (86708 <__sinit+0xe0>)
   8663a:	2304      	movs	r3, #4
   8663c:	2103      	movs	r1, #3
   8663e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   86642:	63f8      	str	r0, [r7, #60]	; 0x3c
   86644:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   86648:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   8664c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   86650:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   86654:	81ab      	strh	r3, [r5, #12]
   86656:	602c      	str	r4, [r5, #0]
   86658:	606c      	str	r4, [r5, #4]
   8665a:	60ac      	str	r4, [r5, #8]
   8665c:	666c      	str	r4, [r5, #100]	; 0x64
   8665e:	81ec      	strh	r4, [r5, #14]
   86660:	612c      	str	r4, [r5, #16]
   86662:	616c      	str	r4, [r5, #20]
   86664:	61ac      	str	r4, [r5, #24]
   86666:	4621      	mov	r1, r4
   86668:	2208      	movs	r2, #8
   8666a:	f7fd f9d1 	bl	83a10 <memset>
   8666e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8670c <__sinit+0xe4>
   86672:	68be      	ldr	r6, [r7, #8]
   86674:	f8df a098 	ldr.w	sl, [pc, #152]	; 86710 <__sinit+0xe8>
   86678:	f8df 9098 	ldr.w	r9, [pc, #152]	; 86714 <__sinit+0xec>
   8667c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 86718 <__sinit+0xf0>
   86680:	2301      	movs	r3, #1
   86682:	2209      	movs	r2, #9
   86684:	61ed      	str	r5, [r5, #28]
   86686:	f8c5 b020 	str.w	fp, [r5, #32]
   8668a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8668e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   86692:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   86696:	4621      	mov	r1, r4
   86698:	81f3      	strh	r3, [r6, #14]
   8669a:	81b2      	strh	r2, [r6, #12]
   8669c:	6034      	str	r4, [r6, #0]
   8669e:	6074      	str	r4, [r6, #4]
   866a0:	60b4      	str	r4, [r6, #8]
   866a2:	6674      	str	r4, [r6, #100]	; 0x64
   866a4:	6134      	str	r4, [r6, #16]
   866a6:	6174      	str	r4, [r6, #20]
   866a8:	61b4      	str	r4, [r6, #24]
   866aa:	2208      	movs	r2, #8
   866ac:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   866b0:	9301      	str	r3, [sp, #4]
   866b2:	f7fd f9ad 	bl	83a10 <memset>
   866b6:	68fd      	ldr	r5, [r7, #12]
   866b8:	2012      	movs	r0, #18
   866ba:	2202      	movs	r2, #2
   866bc:	61f6      	str	r6, [r6, #28]
   866be:	f8c6 b020 	str.w	fp, [r6, #32]
   866c2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   866c6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   866ca:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   866ce:	4621      	mov	r1, r4
   866d0:	81a8      	strh	r0, [r5, #12]
   866d2:	81ea      	strh	r2, [r5, #14]
   866d4:	602c      	str	r4, [r5, #0]
   866d6:	606c      	str	r4, [r5, #4]
   866d8:	60ac      	str	r4, [r5, #8]
   866da:	666c      	str	r4, [r5, #100]	; 0x64
   866dc:	612c      	str	r4, [r5, #16]
   866de:	616c      	str	r4, [r5, #20]
   866e0:	61ac      	str	r4, [r5, #24]
   866e2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   866e6:	2208      	movs	r2, #8
   866e8:	f7fd f992 	bl	83a10 <memset>
   866ec:	9b01      	ldr	r3, [sp, #4]
   866ee:	61ed      	str	r5, [r5, #28]
   866f0:	f8c5 b020 	str.w	fp, [r5, #32]
   866f4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   866f8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   866fc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   86700:	63bb      	str	r3, [r7, #56]	; 0x38
   86702:	b003      	add	sp, #12
   86704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86708:	0008661d 	.word	0x0008661d
   8670c:	00088d4d 	.word	0x00088d4d
   86710:	00088d71 	.word	0x00088d71
   86714:	00088da9 	.word	0x00088da9
   86718:	00088dc9 	.word	0x00088dc9

0008671c <__sfp_lock_acquire>:
   8671c:	4770      	bx	lr
   8671e:	bf00      	nop

00086720 <__sfp_lock_release>:
   86720:	4770      	bx	lr
   86722:	bf00      	nop

00086724 <__libc_fini_array>:
   86724:	b538      	push	{r3, r4, r5, lr}
   86726:	4d09      	ldr	r5, [pc, #36]	; (8674c <__libc_fini_array+0x28>)
   86728:	4c09      	ldr	r4, [pc, #36]	; (86750 <__libc_fini_array+0x2c>)
   8672a:	1b64      	subs	r4, r4, r5
   8672c:	10a4      	asrs	r4, r4, #2
   8672e:	bf18      	it	ne
   86730:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   86734:	d005      	beq.n	86742 <__libc_fini_array+0x1e>
   86736:	3c01      	subs	r4, #1
   86738:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8673c:	4798      	blx	r3
   8673e:	2c00      	cmp	r4, #0
   86740:	d1f9      	bne.n	86736 <__libc_fini_array+0x12>
   86742:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   86746:	f003 bea3 	b.w	8a490 <_fini>
   8674a:	bf00      	nop
   8674c:	0008a49c 	.word	0x0008a49c
   86750:	0008a4a0 	.word	0x0008a4a0

00086754 <_fputwc_r>:
   86754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86758:	8993      	ldrh	r3, [r2, #12]
   8675a:	460f      	mov	r7, r1
   8675c:	0499      	lsls	r1, r3, #18
   8675e:	b082      	sub	sp, #8
   86760:	4614      	mov	r4, r2
   86762:	4680      	mov	r8, r0
   86764:	d406      	bmi.n	86774 <_fputwc_r+0x20>
   86766:	6e52      	ldr	r2, [r2, #100]	; 0x64
   86768:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   8676c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   86770:	81a3      	strh	r3, [r4, #12]
   86772:	6662      	str	r2, [r4, #100]	; 0x64
   86774:	f000 ffc8 	bl	87708 <__locale_mb_cur_max>
   86778:	2801      	cmp	r0, #1
   8677a:	d03e      	beq.n	867fa <_fputwc_r+0xa6>
   8677c:	463a      	mov	r2, r7
   8677e:	4640      	mov	r0, r8
   86780:	a901      	add	r1, sp, #4
   86782:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   86786:	f002 fed7 	bl	89538 <_wcrtomb_r>
   8678a:	1c42      	adds	r2, r0, #1
   8678c:	4606      	mov	r6, r0
   8678e:	d02d      	beq.n	867ec <_fputwc_r+0x98>
   86790:	2800      	cmp	r0, #0
   86792:	d03a      	beq.n	8680a <_fputwc_r+0xb6>
   86794:	f89d 1004 	ldrb.w	r1, [sp, #4]
   86798:	2500      	movs	r5, #0
   8679a:	e009      	b.n	867b0 <_fputwc_r+0x5c>
   8679c:	6823      	ldr	r3, [r4, #0]
   8679e:	7019      	strb	r1, [r3, #0]
   867a0:	6823      	ldr	r3, [r4, #0]
   867a2:	3301      	adds	r3, #1
   867a4:	6023      	str	r3, [r4, #0]
   867a6:	3501      	adds	r5, #1
   867a8:	42b5      	cmp	r5, r6
   867aa:	d22e      	bcs.n	8680a <_fputwc_r+0xb6>
   867ac:	ab01      	add	r3, sp, #4
   867ae:	5ce9      	ldrb	r1, [r5, r3]
   867b0:	68a3      	ldr	r3, [r4, #8]
   867b2:	3b01      	subs	r3, #1
   867b4:	2b00      	cmp	r3, #0
   867b6:	60a3      	str	r3, [r4, #8]
   867b8:	daf0      	bge.n	8679c <_fputwc_r+0x48>
   867ba:	69a2      	ldr	r2, [r4, #24]
   867bc:	4293      	cmp	r3, r2
   867be:	db06      	blt.n	867ce <_fputwc_r+0x7a>
   867c0:	6823      	ldr	r3, [r4, #0]
   867c2:	7019      	strb	r1, [r3, #0]
   867c4:	6823      	ldr	r3, [r4, #0]
   867c6:	7819      	ldrb	r1, [r3, #0]
   867c8:	3301      	adds	r3, #1
   867ca:	290a      	cmp	r1, #10
   867cc:	d1ea      	bne.n	867a4 <_fputwc_r+0x50>
   867ce:	4640      	mov	r0, r8
   867d0:	4622      	mov	r2, r4
   867d2:	f002 fe5d 	bl	89490 <__swbuf_r>
   867d6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   867da:	4258      	negs	r0, r3
   867dc:	4158      	adcs	r0, r3
   867de:	2800      	cmp	r0, #0
   867e0:	d0e1      	beq.n	867a6 <_fputwc_r+0x52>
   867e2:	f04f 30ff 	mov.w	r0, #4294967295
   867e6:	b002      	add	sp, #8
   867e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867ec:	89a3      	ldrh	r3, [r4, #12]
   867ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   867f2:	81a3      	strh	r3, [r4, #12]
   867f4:	b002      	add	sp, #8
   867f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   867fa:	1e7b      	subs	r3, r7, #1
   867fc:	2bfe      	cmp	r3, #254	; 0xfe
   867fe:	d8bd      	bhi.n	8677c <_fputwc_r+0x28>
   86800:	b2f9      	uxtb	r1, r7
   86802:	4606      	mov	r6, r0
   86804:	f88d 1004 	strb.w	r1, [sp, #4]
   86808:	e7c6      	b.n	86798 <_fputwc_r+0x44>
   8680a:	4638      	mov	r0, r7
   8680c:	b002      	add	sp, #8
   8680e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86812:	bf00      	nop

00086814 <_fread_r>:
   86814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86818:	fb02 f503 	mul.w	r5, r2, r3
   8681c:	b085      	sub	sp, #20
   8681e:	4690      	mov	r8, r2
   86820:	9301      	str	r3, [sp, #4]
   86822:	4689      	mov	r9, r1
   86824:	4604      	mov	r4, r0
   86826:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
   8682a:	2d00      	cmp	r5, #0
   8682c:	d046      	beq.n	868bc <_fread_r+0xa8>
   8682e:	b118      	cbz	r0, 86838 <_fread_r+0x24>
   86830:	6b82      	ldr	r2, [r0, #56]	; 0x38
   86832:	2a00      	cmp	r2, #0
   86834:	f000 80a7 	beq.w	86986 <_fread_r+0x172>
   86838:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   8683c:	b291      	uxth	r1, r2
   8683e:	0488      	lsls	r0, r1, #18
   86840:	d40a      	bmi.n	86858 <_fread_r+0x44>
   86842:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
   86846:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   8684a:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
   8684e:	f8ab 200c 	strh.w	r2, [fp, #12]
   86852:	b291      	uxth	r1, r2
   86854:	f8cb 0064 	str.w	r0, [fp, #100]	; 0x64
   86858:	f8db 7004 	ldr.w	r7, [fp, #4]
   8685c:	2f00      	cmp	r7, #0
   8685e:	db38      	blt.n	868d2 <_fread_r+0xbe>
   86860:	078b      	lsls	r3, r1, #30
   86862:	46ba      	mov	sl, r7
   86864:	d43c      	bmi.n	868e0 <_fread_r+0xcc>
   86866:	46aa      	mov	sl, r5
   86868:	e010      	b.n	8688c <_fread_r+0x78>
   8686a:	f7fd f85b 	bl	83924 <memcpy>
   8686e:	f8db 2000 	ldr.w	r2, [fp]
   86872:	4620      	mov	r0, r4
   86874:	443a      	add	r2, r7
   86876:	f8cb 2000 	str.w	r2, [fp]
   8687a:	4659      	mov	r1, fp
   8687c:	44b9      	add	r9, r7
   8687e:	ebc7 0a0a 	rsb	sl, r7, sl
   86882:	f002 f98f 	bl	88ba4 <__srefill_r>
   86886:	b9e8      	cbnz	r0, 868c4 <_fread_r+0xb0>
   86888:	f8db 7004 	ldr.w	r7, [fp, #4]
   8688c:	45ba      	cmp	sl, r7
   8688e:	463a      	mov	r2, r7
   86890:	4648      	mov	r0, r9
   86892:	f8db 1000 	ldr.w	r1, [fp]
   86896:	d8e8      	bhi.n	8686a <_fread_r+0x56>
   86898:	4652      	mov	r2, sl
   8689a:	f7fd f843 	bl	83924 <memcpy>
   8689e:	f8db 1004 	ldr.w	r1, [fp, #4]
   868a2:	f8db 2000 	ldr.w	r2, [fp]
   868a6:	ebca 0101 	rsb	r1, sl, r1
   868aa:	4452      	add	r2, sl
   868ac:	9801      	ldr	r0, [sp, #4]
   868ae:	f8cb 1004 	str.w	r1, [fp, #4]
   868b2:	f8cb 2000 	str.w	r2, [fp]
   868b6:	b005      	add	sp, #20
   868b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   868bc:	4628      	mov	r0, r5
   868be:	b005      	add	sp, #20
   868c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   868c4:	ebca 0505 	rsb	r5, sl, r5
   868c8:	fbb5 f0f8 	udiv	r0, r5, r8
   868cc:	b005      	add	sp, #20
   868ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   868d2:	2200      	movs	r2, #0
   868d4:	078b      	lsls	r3, r1, #30
   868d6:	4692      	mov	sl, r2
   868d8:	f8cb 2004 	str.w	r2, [fp, #4]
   868dc:	4617      	mov	r7, r2
   868de:	d5c2      	bpl.n	86866 <_fread_r+0x52>
   868e0:	45aa      	cmp	sl, r5
   868e2:	bf28      	it	cs
   868e4:	46aa      	movcs	sl, r5
   868e6:	4652      	mov	r2, sl
   868e8:	f8db 1000 	ldr.w	r1, [fp]
   868ec:	4648      	mov	r0, r9
   868ee:	f7fd f819 	bl	83924 <memcpy>
   868f2:	f8db 7000 	ldr.w	r7, [fp]
   868f6:	f8db 2004 	ldr.w	r2, [fp, #4]
   868fa:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   868fe:	4457      	add	r7, sl
   86900:	ebca 0202 	rsb	r2, sl, r2
   86904:	9702      	str	r7, [sp, #8]
   86906:	f8cb 7000 	str.w	r7, [fp]
   8690a:	eb09 060a 	add.w	r6, r9, sl
   8690e:	f8cb 2004 	str.w	r2, [fp, #4]
   86912:	ebca 0705 	rsb	r7, sl, r5
   86916:	2900      	cmp	r1, #0
   86918:	d03e      	beq.n	86998 <_fread_r+0x184>
   8691a:	2f00      	cmp	r7, #0
   8691c:	d03e      	beq.n	8699c <_fread_r+0x188>
   8691e:	f10b 0040 	add.w	r0, fp, #64	; 0x40
   86922:	4281      	cmp	r1, r0
   86924:	d005      	beq.n	86932 <_fread_r+0x11e>
   86926:	4620      	mov	r0, r4
   86928:	f000 f88a 	bl	86a40 <_free_r>
   8692c:	f8db 3000 	ldr.w	r3, [fp]
   86930:	9302      	str	r3, [sp, #8]
   86932:	2100      	movs	r1, #0
   86934:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
   86938:	f8db 3010 	ldr.w	r3, [fp, #16]
   8693c:	f8db a014 	ldr.w	sl, [fp, #20]
   86940:	9303      	str	r3, [sp, #12]
   86942:	f04f 0900 	mov.w	r9, #0
   86946:	e000      	b.n	8694a <_fread_r+0x136>
   86948:	b347      	cbz	r7, 8699c <_fread_r+0x188>
   8694a:	f8cb 6010 	str.w	r6, [fp, #16]
   8694e:	f8cb 7014 	str.w	r7, [fp, #20]
   86952:	f8cb 6000 	str.w	r6, [fp]
   86956:	4659      	mov	r1, fp
   86958:	4620      	mov	r0, r4
   8695a:	f002 f923 	bl	88ba4 <__srefill_r>
   8695e:	9b03      	ldr	r3, [sp, #12]
   86960:	f8db 1004 	ldr.w	r1, [fp, #4]
   86964:	f8cb 3010 	str.w	r3, [fp, #16]
   86968:	9b02      	ldr	r3, [sp, #8]
   8696a:	f8cb a014 	str.w	sl, [fp, #20]
   8696e:	f8cb 3000 	str.w	r3, [fp]
   86972:	1a7f      	subs	r7, r7, r1
   86974:	440e      	add	r6, r1
   86976:	f8cb 9004 	str.w	r9, [fp, #4]
   8697a:	2800      	cmp	r0, #0
   8697c:	d0e4      	beq.n	86948 <_fread_r+0x134>
   8697e:	1bed      	subs	r5, r5, r7
   86980:	fbb5 f0f8 	udiv	r0, r5, r8
   86984:	e797      	b.n	868b6 <_fread_r+0xa2>
   86986:	f7ff fe4f 	bl	86628 <__sinit>
   8698a:	f8bb 200c 	ldrh.w	r2, [fp, #12]
   8698e:	b291      	uxth	r1, r2
   86990:	0488      	lsls	r0, r1, #18
   86992:	f53f af61 	bmi.w	86858 <_fread_r+0x44>
   86996:	e754      	b.n	86842 <_fread_r+0x2e>
   86998:	2f00      	cmp	r7, #0
   8699a:	d1cd      	bne.n	86938 <_fread_r+0x124>
   8699c:	9801      	ldr	r0, [sp, #4]
   8699e:	b005      	add	sp, #20
   869a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000869a4 <_malloc_trim_r>:
   869a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   869a6:	4d23      	ldr	r5, [pc, #140]	; (86a34 <_malloc_trim_r+0x90>)
   869a8:	460f      	mov	r7, r1
   869aa:	4604      	mov	r4, r0
   869ac:	f001 fabe 	bl	87f2c <__malloc_lock>
   869b0:	68ab      	ldr	r3, [r5, #8]
   869b2:	685e      	ldr	r6, [r3, #4]
   869b4:	f026 0603 	bic.w	r6, r6, #3
   869b8:	1bf1      	subs	r1, r6, r7
   869ba:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   869be:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   869c2:	f021 010f 	bic.w	r1, r1, #15
   869c6:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   869ca:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   869ce:	db07      	blt.n	869e0 <_malloc_trim_r+0x3c>
   869d0:	4620      	mov	r0, r4
   869d2:	2100      	movs	r1, #0
   869d4:	f002 f970 	bl	88cb8 <_sbrk_r>
   869d8:	68ab      	ldr	r3, [r5, #8]
   869da:	4433      	add	r3, r6
   869dc:	4298      	cmp	r0, r3
   869de:	d004      	beq.n	869ea <_malloc_trim_r+0x46>
   869e0:	4620      	mov	r0, r4
   869e2:	f001 faa5 	bl	87f30 <__malloc_unlock>
   869e6:	2000      	movs	r0, #0
   869e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   869ea:	4620      	mov	r0, r4
   869ec:	4279      	negs	r1, r7
   869ee:	f002 f963 	bl	88cb8 <_sbrk_r>
   869f2:	3001      	adds	r0, #1
   869f4:	d00d      	beq.n	86a12 <_malloc_trim_r+0x6e>
   869f6:	4b10      	ldr	r3, [pc, #64]	; (86a38 <_malloc_trim_r+0x94>)
   869f8:	68aa      	ldr	r2, [r5, #8]
   869fa:	6819      	ldr	r1, [r3, #0]
   869fc:	1bf6      	subs	r6, r6, r7
   869fe:	f046 0601 	orr.w	r6, r6, #1
   86a02:	4620      	mov	r0, r4
   86a04:	1bc9      	subs	r1, r1, r7
   86a06:	6056      	str	r6, [r2, #4]
   86a08:	6019      	str	r1, [r3, #0]
   86a0a:	f001 fa91 	bl	87f30 <__malloc_unlock>
   86a0e:	2001      	movs	r0, #1
   86a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86a12:	4620      	mov	r0, r4
   86a14:	2100      	movs	r1, #0
   86a16:	f002 f94f 	bl	88cb8 <_sbrk_r>
   86a1a:	68ab      	ldr	r3, [r5, #8]
   86a1c:	1ac2      	subs	r2, r0, r3
   86a1e:	2a0f      	cmp	r2, #15
   86a20:	ddde      	ble.n	869e0 <_malloc_trim_r+0x3c>
   86a22:	4d06      	ldr	r5, [pc, #24]	; (86a3c <_malloc_trim_r+0x98>)
   86a24:	4904      	ldr	r1, [pc, #16]	; (86a38 <_malloc_trim_r+0x94>)
   86a26:	682d      	ldr	r5, [r5, #0]
   86a28:	f042 0201 	orr.w	r2, r2, #1
   86a2c:	1b40      	subs	r0, r0, r5
   86a2e:	605a      	str	r2, [r3, #4]
   86a30:	6008      	str	r0, [r1, #0]
   86a32:	e7d5      	b.n	869e0 <_malloc_trim_r+0x3c>
   86a34:	200704bc 	.word	0x200704bc
   86a38:	20078b78 	.word	0x20078b78
   86a3c:	200708c8 	.word	0x200708c8

00086a40 <_free_r>:
   86a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86a44:	460d      	mov	r5, r1
   86a46:	4606      	mov	r6, r0
   86a48:	2900      	cmp	r1, #0
   86a4a:	d055      	beq.n	86af8 <_free_r+0xb8>
   86a4c:	f001 fa6e 	bl	87f2c <__malloc_lock>
   86a50:	f855 1c04 	ldr.w	r1, [r5, #-4]
   86a54:	f8df c170 	ldr.w	ip, [pc, #368]	; 86bc8 <_free_r+0x188>
   86a58:	f1a5 0408 	sub.w	r4, r5, #8
   86a5c:	f021 0301 	bic.w	r3, r1, #1
   86a60:	18e2      	adds	r2, r4, r3
   86a62:	f8dc 0008 	ldr.w	r0, [ip, #8]
   86a66:	6857      	ldr	r7, [r2, #4]
   86a68:	4290      	cmp	r0, r2
   86a6a:	f027 0703 	bic.w	r7, r7, #3
   86a6e:	d068      	beq.n	86b42 <_free_r+0x102>
   86a70:	f011 0101 	ands.w	r1, r1, #1
   86a74:	6057      	str	r7, [r2, #4]
   86a76:	d032      	beq.n	86ade <_free_r+0x9e>
   86a78:	2100      	movs	r1, #0
   86a7a:	19d0      	adds	r0, r2, r7
   86a7c:	6840      	ldr	r0, [r0, #4]
   86a7e:	07c0      	lsls	r0, r0, #31
   86a80:	d406      	bmi.n	86a90 <_free_r+0x50>
   86a82:	443b      	add	r3, r7
   86a84:	6890      	ldr	r0, [r2, #8]
   86a86:	2900      	cmp	r1, #0
   86a88:	d04d      	beq.n	86b26 <_free_r+0xe6>
   86a8a:	68d2      	ldr	r2, [r2, #12]
   86a8c:	60c2      	str	r2, [r0, #12]
   86a8e:	6090      	str	r0, [r2, #8]
   86a90:	f043 0201 	orr.w	r2, r3, #1
   86a94:	6062      	str	r2, [r4, #4]
   86a96:	50e3      	str	r3, [r4, r3]
   86a98:	b9e1      	cbnz	r1, 86ad4 <_free_r+0x94>
   86a9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86a9e:	d32d      	bcc.n	86afc <_free_r+0xbc>
   86aa0:	0a5a      	lsrs	r2, r3, #9
   86aa2:	2a04      	cmp	r2, #4
   86aa4:	d869      	bhi.n	86b7a <_free_r+0x13a>
   86aa6:	0998      	lsrs	r0, r3, #6
   86aa8:	3038      	adds	r0, #56	; 0x38
   86aaa:	0041      	lsls	r1, r0, #1
   86aac:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   86ab0:	f8dc 2008 	ldr.w	r2, [ip, #8]
   86ab4:	4944      	ldr	r1, [pc, #272]	; (86bc8 <_free_r+0x188>)
   86ab6:	4562      	cmp	r2, ip
   86ab8:	d065      	beq.n	86b86 <_free_r+0x146>
   86aba:	6851      	ldr	r1, [r2, #4]
   86abc:	f021 0103 	bic.w	r1, r1, #3
   86ac0:	428b      	cmp	r3, r1
   86ac2:	d202      	bcs.n	86aca <_free_r+0x8a>
   86ac4:	6892      	ldr	r2, [r2, #8]
   86ac6:	4594      	cmp	ip, r2
   86ac8:	d1f7      	bne.n	86aba <_free_r+0x7a>
   86aca:	68d3      	ldr	r3, [r2, #12]
   86acc:	60e3      	str	r3, [r4, #12]
   86ace:	60a2      	str	r2, [r4, #8]
   86ad0:	609c      	str	r4, [r3, #8]
   86ad2:	60d4      	str	r4, [r2, #12]
   86ad4:	4630      	mov	r0, r6
   86ad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86ada:	f001 ba29 	b.w	87f30 <__malloc_unlock>
   86ade:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86ae2:	f10c 0808 	add.w	r8, ip, #8
   86ae6:	1b64      	subs	r4, r4, r5
   86ae8:	68a0      	ldr	r0, [r4, #8]
   86aea:	442b      	add	r3, r5
   86aec:	4540      	cmp	r0, r8
   86aee:	d042      	beq.n	86b76 <_free_r+0x136>
   86af0:	68e5      	ldr	r5, [r4, #12]
   86af2:	60c5      	str	r5, [r0, #12]
   86af4:	60a8      	str	r0, [r5, #8]
   86af6:	e7c0      	b.n	86a7a <_free_r+0x3a>
   86af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86afc:	08db      	lsrs	r3, r3, #3
   86afe:	109a      	asrs	r2, r3, #2
   86b00:	2001      	movs	r0, #1
   86b02:	4090      	lsls	r0, r2
   86b04:	f8dc 1004 	ldr.w	r1, [ip, #4]
   86b08:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   86b0c:	689a      	ldr	r2, [r3, #8]
   86b0e:	4301      	orrs	r1, r0
   86b10:	60a2      	str	r2, [r4, #8]
   86b12:	60e3      	str	r3, [r4, #12]
   86b14:	f8cc 1004 	str.w	r1, [ip, #4]
   86b18:	4630      	mov	r0, r6
   86b1a:	609c      	str	r4, [r3, #8]
   86b1c:	60d4      	str	r4, [r2, #12]
   86b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86b22:	f001 ba05 	b.w	87f30 <__malloc_unlock>
   86b26:	4d29      	ldr	r5, [pc, #164]	; (86bcc <_free_r+0x18c>)
   86b28:	42a8      	cmp	r0, r5
   86b2a:	d1ae      	bne.n	86a8a <_free_r+0x4a>
   86b2c:	f043 0201 	orr.w	r2, r3, #1
   86b30:	f8cc 4014 	str.w	r4, [ip, #20]
   86b34:	f8cc 4010 	str.w	r4, [ip, #16]
   86b38:	60e0      	str	r0, [r4, #12]
   86b3a:	60a0      	str	r0, [r4, #8]
   86b3c:	6062      	str	r2, [r4, #4]
   86b3e:	50e3      	str	r3, [r4, r3]
   86b40:	e7c8      	b.n	86ad4 <_free_r+0x94>
   86b42:	441f      	add	r7, r3
   86b44:	07cb      	lsls	r3, r1, #31
   86b46:	d407      	bmi.n	86b58 <_free_r+0x118>
   86b48:	f855 1c08 	ldr.w	r1, [r5, #-8]
   86b4c:	1a64      	subs	r4, r4, r1
   86b4e:	68e3      	ldr	r3, [r4, #12]
   86b50:	68a2      	ldr	r2, [r4, #8]
   86b52:	440f      	add	r7, r1
   86b54:	60d3      	str	r3, [r2, #12]
   86b56:	609a      	str	r2, [r3, #8]
   86b58:	4b1d      	ldr	r3, [pc, #116]	; (86bd0 <_free_r+0x190>)
   86b5a:	f047 0201 	orr.w	r2, r7, #1
   86b5e:	681b      	ldr	r3, [r3, #0]
   86b60:	6062      	str	r2, [r4, #4]
   86b62:	429f      	cmp	r7, r3
   86b64:	f8cc 4008 	str.w	r4, [ip, #8]
   86b68:	d3b4      	bcc.n	86ad4 <_free_r+0x94>
   86b6a:	4b1a      	ldr	r3, [pc, #104]	; (86bd4 <_free_r+0x194>)
   86b6c:	4630      	mov	r0, r6
   86b6e:	6819      	ldr	r1, [r3, #0]
   86b70:	f7ff ff18 	bl	869a4 <_malloc_trim_r>
   86b74:	e7ae      	b.n	86ad4 <_free_r+0x94>
   86b76:	2101      	movs	r1, #1
   86b78:	e77f      	b.n	86a7a <_free_r+0x3a>
   86b7a:	2a14      	cmp	r2, #20
   86b7c:	d80b      	bhi.n	86b96 <_free_r+0x156>
   86b7e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   86b82:	0041      	lsls	r1, r0, #1
   86b84:	e792      	b.n	86aac <_free_r+0x6c>
   86b86:	1080      	asrs	r0, r0, #2
   86b88:	2501      	movs	r5, #1
   86b8a:	4085      	lsls	r5, r0
   86b8c:	6848      	ldr	r0, [r1, #4]
   86b8e:	4613      	mov	r3, r2
   86b90:	4328      	orrs	r0, r5
   86b92:	6048      	str	r0, [r1, #4]
   86b94:	e79a      	b.n	86acc <_free_r+0x8c>
   86b96:	2a54      	cmp	r2, #84	; 0x54
   86b98:	d803      	bhi.n	86ba2 <_free_r+0x162>
   86b9a:	0b18      	lsrs	r0, r3, #12
   86b9c:	306e      	adds	r0, #110	; 0x6e
   86b9e:	0041      	lsls	r1, r0, #1
   86ba0:	e784      	b.n	86aac <_free_r+0x6c>
   86ba2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86ba6:	d803      	bhi.n	86bb0 <_free_r+0x170>
   86ba8:	0bd8      	lsrs	r0, r3, #15
   86baa:	3077      	adds	r0, #119	; 0x77
   86bac:	0041      	lsls	r1, r0, #1
   86bae:	e77d      	b.n	86aac <_free_r+0x6c>
   86bb0:	f240 5154 	movw	r1, #1364	; 0x554
   86bb4:	428a      	cmp	r2, r1
   86bb6:	d803      	bhi.n	86bc0 <_free_r+0x180>
   86bb8:	0c98      	lsrs	r0, r3, #18
   86bba:	307c      	adds	r0, #124	; 0x7c
   86bbc:	0041      	lsls	r1, r0, #1
   86bbe:	e775      	b.n	86aac <_free_r+0x6c>
   86bc0:	21fc      	movs	r1, #252	; 0xfc
   86bc2:	207e      	movs	r0, #126	; 0x7e
   86bc4:	e772      	b.n	86aac <_free_r+0x6c>
   86bc6:	bf00      	nop
   86bc8:	200704bc 	.word	0x200704bc
   86bcc:	200704c4 	.word	0x200704c4
   86bd0:	200708c4 	.word	0x200708c4
   86bd4:	20078b74 	.word	0x20078b74

00086bd8 <__sfvwrite_r>:
   86bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86bdc:	6893      	ldr	r3, [r2, #8]
   86bde:	b083      	sub	sp, #12
   86be0:	4616      	mov	r6, r2
   86be2:	4681      	mov	r9, r0
   86be4:	460c      	mov	r4, r1
   86be6:	b32b      	cbz	r3, 86c34 <__sfvwrite_r+0x5c>
   86be8:	898b      	ldrh	r3, [r1, #12]
   86bea:	0719      	lsls	r1, r3, #28
   86bec:	d526      	bpl.n	86c3c <__sfvwrite_r+0x64>
   86bee:	6922      	ldr	r2, [r4, #16]
   86bf0:	b322      	cbz	r2, 86c3c <__sfvwrite_r+0x64>
   86bf2:	f003 0202 	and.w	r2, r3, #2
   86bf6:	b292      	uxth	r2, r2
   86bf8:	6835      	ldr	r5, [r6, #0]
   86bfa:	2a00      	cmp	r2, #0
   86bfc:	d02c      	beq.n	86c58 <__sfvwrite_r+0x80>
   86bfe:	f04f 0a00 	mov.w	sl, #0
   86c02:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 86eec <__sfvwrite_r+0x314>
   86c06:	46d0      	mov	r8, sl
   86c08:	45d8      	cmp	r8, fp
   86c0a:	bf34      	ite	cc
   86c0c:	4643      	movcc	r3, r8
   86c0e:	465b      	movcs	r3, fp
   86c10:	4652      	mov	r2, sl
   86c12:	4648      	mov	r0, r9
   86c14:	f1b8 0f00 	cmp.w	r8, #0
   86c18:	d04f      	beq.n	86cba <__sfvwrite_r+0xe2>
   86c1a:	69e1      	ldr	r1, [r4, #28]
   86c1c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86c1e:	47b8      	blx	r7
   86c20:	2800      	cmp	r0, #0
   86c22:	dd56      	ble.n	86cd2 <__sfvwrite_r+0xfa>
   86c24:	68b3      	ldr	r3, [r6, #8]
   86c26:	4482      	add	sl, r0
   86c28:	1a1b      	subs	r3, r3, r0
   86c2a:	ebc0 0808 	rsb	r8, r0, r8
   86c2e:	60b3      	str	r3, [r6, #8]
   86c30:	2b00      	cmp	r3, #0
   86c32:	d1e9      	bne.n	86c08 <__sfvwrite_r+0x30>
   86c34:	2000      	movs	r0, #0
   86c36:	b003      	add	sp, #12
   86c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86c3c:	4648      	mov	r0, r9
   86c3e:	4621      	mov	r1, r4
   86c40:	f7ff fbae 	bl	863a0 <__swsetup_r>
   86c44:	2800      	cmp	r0, #0
   86c46:	f040 8148 	bne.w	86eda <__sfvwrite_r+0x302>
   86c4a:	89a3      	ldrh	r3, [r4, #12]
   86c4c:	6835      	ldr	r5, [r6, #0]
   86c4e:	f003 0202 	and.w	r2, r3, #2
   86c52:	b292      	uxth	r2, r2
   86c54:	2a00      	cmp	r2, #0
   86c56:	d1d2      	bne.n	86bfe <__sfvwrite_r+0x26>
   86c58:	f013 0a01 	ands.w	sl, r3, #1
   86c5c:	d142      	bne.n	86ce4 <__sfvwrite_r+0x10c>
   86c5e:	46d0      	mov	r8, sl
   86c60:	f1b8 0f00 	cmp.w	r8, #0
   86c64:	d023      	beq.n	86cae <__sfvwrite_r+0xd6>
   86c66:	059a      	lsls	r2, r3, #22
   86c68:	68a7      	ldr	r7, [r4, #8]
   86c6a:	d576      	bpl.n	86d5a <__sfvwrite_r+0x182>
   86c6c:	45b8      	cmp	r8, r7
   86c6e:	f0c0 80a4 	bcc.w	86dba <__sfvwrite_r+0x1e2>
   86c72:	f413 6f90 	tst.w	r3, #1152	; 0x480
   86c76:	f040 80b2 	bne.w	86dde <__sfvwrite_r+0x206>
   86c7a:	6820      	ldr	r0, [r4, #0]
   86c7c:	46bb      	mov	fp, r7
   86c7e:	4651      	mov	r1, sl
   86c80:	465a      	mov	r2, fp
   86c82:	f001 f8ed 	bl	87e60 <memmove>
   86c86:	68a2      	ldr	r2, [r4, #8]
   86c88:	6821      	ldr	r1, [r4, #0]
   86c8a:	1bd2      	subs	r2, r2, r7
   86c8c:	eb01 030b 	add.w	r3, r1, fp
   86c90:	60a2      	str	r2, [r4, #8]
   86c92:	6023      	str	r3, [r4, #0]
   86c94:	4642      	mov	r2, r8
   86c96:	68b3      	ldr	r3, [r6, #8]
   86c98:	4492      	add	sl, r2
   86c9a:	1a9b      	subs	r3, r3, r2
   86c9c:	ebc2 0808 	rsb	r8, r2, r8
   86ca0:	60b3      	str	r3, [r6, #8]
   86ca2:	2b00      	cmp	r3, #0
   86ca4:	d0c6      	beq.n	86c34 <__sfvwrite_r+0x5c>
   86ca6:	89a3      	ldrh	r3, [r4, #12]
   86ca8:	f1b8 0f00 	cmp.w	r8, #0
   86cac:	d1db      	bne.n	86c66 <__sfvwrite_r+0x8e>
   86cae:	f8d5 a000 	ldr.w	sl, [r5]
   86cb2:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86cb6:	3508      	adds	r5, #8
   86cb8:	e7d2      	b.n	86c60 <__sfvwrite_r+0x88>
   86cba:	f8d5 a000 	ldr.w	sl, [r5]
   86cbe:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86cc2:	3508      	adds	r5, #8
   86cc4:	e7a0      	b.n	86c08 <__sfvwrite_r+0x30>
   86cc6:	4648      	mov	r0, r9
   86cc8:	4621      	mov	r1, r4
   86cca:	f7ff fc7f 	bl	865cc <_fflush_r>
   86cce:	2800      	cmp	r0, #0
   86cd0:	d059      	beq.n	86d86 <__sfvwrite_r+0x1ae>
   86cd2:	89a3      	ldrh	r3, [r4, #12]
   86cd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86cd8:	f04f 30ff 	mov.w	r0, #4294967295
   86cdc:	81a3      	strh	r3, [r4, #12]
   86cde:	b003      	add	sp, #12
   86ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86ce4:	4692      	mov	sl, r2
   86ce6:	9201      	str	r2, [sp, #4]
   86ce8:	4693      	mov	fp, r2
   86cea:	4690      	mov	r8, r2
   86cec:	f1b8 0f00 	cmp.w	r8, #0
   86cf0:	d02b      	beq.n	86d4a <__sfvwrite_r+0x172>
   86cf2:	9f01      	ldr	r7, [sp, #4]
   86cf4:	2f00      	cmp	r7, #0
   86cf6:	d064      	beq.n	86dc2 <__sfvwrite_r+0x1ea>
   86cf8:	6820      	ldr	r0, [r4, #0]
   86cfa:	6921      	ldr	r1, [r4, #16]
   86cfc:	45c2      	cmp	sl, r8
   86cfe:	bf34      	ite	cc
   86d00:	4653      	movcc	r3, sl
   86d02:	4643      	movcs	r3, r8
   86d04:	4288      	cmp	r0, r1
   86d06:	461f      	mov	r7, r3
   86d08:	f8d4 c008 	ldr.w	ip, [r4, #8]
   86d0c:	6962      	ldr	r2, [r4, #20]
   86d0e:	d903      	bls.n	86d18 <__sfvwrite_r+0x140>
   86d10:	4494      	add	ip, r2
   86d12:	4563      	cmp	r3, ip
   86d14:	f300 80ae 	bgt.w	86e74 <__sfvwrite_r+0x29c>
   86d18:	4293      	cmp	r3, r2
   86d1a:	db36      	blt.n	86d8a <__sfvwrite_r+0x1b2>
   86d1c:	4613      	mov	r3, r2
   86d1e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86d20:	4648      	mov	r0, r9
   86d22:	69e1      	ldr	r1, [r4, #28]
   86d24:	465a      	mov	r2, fp
   86d26:	47b8      	blx	r7
   86d28:	1e07      	subs	r7, r0, #0
   86d2a:	ddd2      	ble.n	86cd2 <__sfvwrite_r+0xfa>
   86d2c:	ebba 0a07 	subs.w	sl, sl, r7
   86d30:	d03a      	beq.n	86da8 <__sfvwrite_r+0x1d0>
   86d32:	68b3      	ldr	r3, [r6, #8]
   86d34:	44bb      	add	fp, r7
   86d36:	1bdb      	subs	r3, r3, r7
   86d38:	ebc7 0808 	rsb	r8, r7, r8
   86d3c:	60b3      	str	r3, [r6, #8]
   86d3e:	2b00      	cmp	r3, #0
   86d40:	f43f af78 	beq.w	86c34 <__sfvwrite_r+0x5c>
   86d44:	f1b8 0f00 	cmp.w	r8, #0
   86d48:	d1d3      	bne.n	86cf2 <__sfvwrite_r+0x11a>
   86d4a:	2700      	movs	r7, #0
   86d4c:	f8d5 b000 	ldr.w	fp, [r5]
   86d50:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86d54:	9701      	str	r7, [sp, #4]
   86d56:	3508      	adds	r5, #8
   86d58:	e7c8      	b.n	86cec <__sfvwrite_r+0x114>
   86d5a:	6820      	ldr	r0, [r4, #0]
   86d5c:	6923      	ldr	r3, [r4, #16]
   86d5e:	4298      	cmp	r0, r3
   86d60:	d802      	bhi.n	86d68 <__sfvwrite_r+0x190>
   86d62:	6963      	ldr	r3, [r4, #20]
   86d64:	4598      	cmp	r8, r3
   86d66:	d272      	bcs.n	86e4e <__sfvwrite_r+0x276>
   86d68:	45b8      	cmp	r8, r7
   86d6a:	bf38      	it	cc
   86d6c:	4647      	movcc	r7, r8
   86d6e:	463a      	mov	r2, r7
   86d70:	4651      	mov	r1, sl
   86d72:	f001 f875 	bl	87e60 <memmove>
   86d76:	68a3      	ldr	r3, [r4, #8]
   86d78:	6822      	ldr	r2, [r4, #0]
   86d7a:	1bdb      	subs	r3, r3, r7
   86d7c:	443a      	add	r2, r7
   86d7e:	60a3      	str	r3, [r4, #8]
   86d80:	6022      	str	r2, [r4, #0]
   86d82:	2b00      	cmp	r3, #0
   86d84:	d09f      	beq.n	86cc6 <__sfvwrite_r+0xee>
   86d86:	463a      	mov	r2, r7
   86d88:	e785      	b.n	86c96 <__sfvwrite_r+0xbe>
   86d8a:	461a      	mov	r2, r3
   86d8c:	4659      	mov	r1, fp
   86d8e:	9300      	str	r3, [sp, #0]
   86d90:	f001 f866 	bl	87e60 <memmove>
   86d94:	9b00      	ldr	r3, [sp, #0]
   86d96:	68a1      	ldr	r1, [r4, #8]
   86d98:	6822      	ldr	r2, [r4, #0]
   86d9a:	1ac9      	subs	r1, r1, r3
   86d9c:	ebba 0a07 	subs.w	sl, sl, r7
   86da0:	4413      	add	r3, r2
   86da2:	60a1      	str	r1, [r4, #8]
   86da4:	6023      	str	r3, [r4, #0]
   86da6:	d1c4      	bne.n	86d32 <__sfvwrite_r+0x15a>
   86da8:	4648      	mov	r0, r9
   86daa:	4621      	mov	r1, r4
   86dac:	f7ff fc0e 	bl	865cc <_fflush_r>
   86db0:	2800      	cmp	r0, #0
   86db2:	d18e      	bne.n	86cd2 <__sfvwrite_r+0xfa>
   86db4:	f8cd a004 	str.w	sl, [sp, #4]
   86db8:	e7bb      	b.n	86d32 <__sfvwrite_r+0x15a>
   86dba:	6820      	ldr	r0, [r4, #0]
   86dbc:	4647      	mov	r7, r8
   86dbe:	46c3      	mov	fp, r8
   86dc0:	e75d      	b.n	86c7e <__sfvwrite_r+0xa6>
   86dc2:	4658      	mov	r0, fp
   86dc4:	210a      	movs	r1, #10
   86dc6:	4642      	mov	r2, r8
   86dc8:	f001 f800 	bl	87dcc <memchr>
   86dcc:	2800      	cmp	r0, #0
   86dce:	d07f      	beq.n	86ed0 <__sfvwrite_r+0x2f8>
   86dd0:	f100 0a01 	add.w	sl, r0, #1
   86dd4:	2701      	movs	r7, #1
   86dd6:	ebcb 0a0a 	rsb	sl, fp, sl
   86dda:	9701      	str	r7, [sp, #4]
   86ddc:	e78c      	b.n	86cf8 <__sfvwrite_r+0x120>
   86dde:	6822      	ldr	r2, [r4, #0]
   86de0:	6921      	ldr	r1, [r4, #16]
   86de2:	6967      	ldr	r7, [r4, #20]
   86de4:	ebc1 0c02 	rsb	ip, r1, r2
   86de8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   86dec:	f10c 0201 	add.w	r2, ip, #1
   86df0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   86df4:	4442      	add	r2, r8
   86df6:	107f      	asrs	r7, r7, #1
   86df8:	4297      	cmp	r7, r2
   86dfa:	bf34      	ite	cc
   86dfc:	4617      	movcc	r7, r2
   86dfe:	463a      	movcs	r2, r7
   86e00:	055b      	lsls	r3, r3, #21
   86e02:	d54f      	bpl.n	86ea4 <__sfvwrite_r+0x2cc>
   86e04:	4611      	mov	r1, r2
   86e06:	4648      	mov	r0, r9
   86e08:	f8cd c000 	str.w	ip, [sp]
   86e0c:	f000 fcfe 	bl	8780c <_malloc_r>
   86e10:	f8dd c000 	ldr.w	ip, [sp]
   86e14:	4683      	mov	fp, r0
   86e16:	2800      	cmp	r0, #0
   86e18:	d062      	beq.n	86ee0 <__sfvwrite_r+0x308>
   86e1a:	4662      	mov	r2, ip
   86e1c:	6921      	ldr	r1, [r4, #16]
   86e1e:	f8cd c000 	str.w	ip, [sp]
   86e22:	f7fc fd7f 	bl	83924 <memcpy>
   86e26:	89a2      	ldrh	r2, [r4, #12]
   86e28:	f8dd c000 	ldr.w	ip, [sp]
   86e2c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   86e30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86e34:	81a2      	strh	r2, [r4, #12]
   86e36:	eb0b 000c 	add.w	r0, fp, ip
   86e3a:	ebcc 0207 	rsb	r2, ip, r7
   86e3e:	f8c4 b010 	str.w	fp, [r4, #16]
   86e42:	6167      	str	r7, [r4, #20]
   86e44:	6020      	str	r0, [r4, #0]
   86e46:	60a2      	str	r2, [r4, #8]
   86e48:	4647      	mov	r7, r8
   86e4a:	46c3      	mov	fp, r8
   86e4c:	e717      	b.n	86c7e <__sfvwrite_r+0xa6>
   86e4e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   86e52:	4590      	cmp	r8, r2
   86e54:	bf38      	it	cc
   86e56:	4642      	movcc	r2, r8
   86e58:	fb92 f2f3 	sdiv	r2, r2, r3
   86e5c:	fb02 f303 	mul.w	r3, r2, r3
   86e60:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86e62:	4648      	mov	r0, r9
   86e64:	69e1      	ldr	r1, [r4, #28]
   86e66:	4652      	mov	r2, sl
   86e68:	47b8      	blx	r7
   86e6a:	2800      	cmp	r0, #0
   86e6c:	f77f af31 	ble.w	86cd2 <__sfvwrite_r+0xfa>
   86e70:	4602      	mov	r2, r0
   86e72:	e710      	b.n	86c96 <__sfvwrite_r+0xbe>
   86e74:	4662      	mov	r2, ip
   86e76:	4659      	mov	r1, fp
   86e78:	f8cd c000 	str.w	ip, [sp]
   86e7c:	f000 fff0 	bl	87e60 <memmove>
   86e80:	f8dd c000 	ldr.w	ip, [sp]
   86e84:	6823      	ldr	r3, [r4, #0]
   86e86:	4648      	mov	r0, r9
   86e88:	4463      	add	r3, ip
   86e8a:	6023      	str	r3, [r4, #0]
   86e8c:	4621      	mov	r1, r4
   86e8e:	f8cd c000 	str.w	ip, [sp]
   86e92:	f7ff fb9b 	bl	865cc <_fflush_r>
   86e96:	f8dd c000 	ldr.w	ip, [sp]
   86e9a:	2800      	cmp	r0, #0
   86e9c:	f47f af19 	bne.w	86cd2 <__sfvwrite_r+0xfa>
   86ea0:	4667      	mov	r7, ip
   86ea2:	e743      	b.n	86d2c <__sfvwrite_r+0x154>
   86ea4:	4648      	mov	r0, r9
   86ea6:	f8cd c000 	str.w	ip, [sp]
   86eaa:	f001 fc91 	bl	887d0 <_realloc_r>
   86eae:	f8dd c000 	ldr.w	ip, [sp]
   86eb2:	4683      	mov	fp, r0
   86eb4:	2800      	cmp	r0, #0
   86eb6:	d1be      	bne.n	86e36 <__sfvwrite_r+0x25e>
   86eb8:	4648      	mov	r0, r9
   86eba:	6921      	ldr	r1, [r4, #16]
   86ebc:	f7ff fdc0 	bl	86a40 <_free_r>
   86ec0:	89a3      	ldrh	r3, [r4, #12]
   86ec2:	220c      	movs	r2, #12
   86ec4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   86ec8:	b29b      	uxth	r3, r3
   86eca:	f8c9 2000 	str.w	r2, [r9]
   86ece:	e701      	b.n	86cd4 <__sfvwrite_r+0xfc>
   86ed0:	2701      	movs	r7, #1
   86ed2:	f108 0a01 	add.w	sl, r8, #1
   86ed6:	9701      	str	r7, [sp, #4]
   86ed8:	e70e      	b.n	86cf8 <__sfvwrite_r+0x120>
   86eda:	f04f 30ff 	mov.w	r0, #4294967295
   86ede:	e6aa      	b.n	86c36 <__sfvwrite_r+0x5e>
   86ee0:	230c      	movs	r3, #12
   86ee2:	f8c9 3000 	str.w	r3, [r9]
   86ee6:	89a3      	ldrh	r3, [r4, #12]
   86ee8:	e6f4      	b.n	86cd4 <__sfvwrite_r+0xfc>
   86eea:	bf00      	nop
   86eec:	7ffffc00 	.word	0x7ffffc00

00086ef0 <_fwalk>:
   86ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86ef4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   86ef8:	4688      	mov	r8, r1
   86efa:	d019      	beq.n	86f30 <_fwalk+0x40>
   86efc:	2600      	movs	r6, #0
   86efe:	687d      	ldr	r5, [r7, #4]
   86f00:	68bc      	ldr	r4, [r7, #8]
   86f02:	3d01      	subs	r5, #1
   86f04:	d40e      	bmi.n	86f24 <_fwalk+0x34>
   86f06:	89a3      	ldrh	r3, [r4, #12]
   86f08:	3d01      	subs	r5, #1
   86f0a:	2b01      	cmp	r3, #1
   86f0c:	d906      	bls.n	86f1c <_fwalk+0x2c>
   86f0e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   86f12:	4620      	mov	r0, r4
   86f14:	3301      	adds	r3, #1
   86f16:	d001      	beq.n	86f1c <_fwalk+0x2c>
   86f18:	47c0      	blx	r8
   86f1a:	4306      	orrs	r6, r0
   86f1c:	1c6b      	adds	r3, r5, #1
   86f1e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   86f22:	d1f0      	bne.n	86f06 <_fwalk+0x16>
   86f24:	683f      	ldr	r7, [r7, #0]
   86f26:	2f00      	cmp	r7, #0
   86f28:	d1e9      	bne.n	86efe <_fwalk+0xe>
   86f2a:	4630      	mov	r0, r6
   86f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86f30:	463e      	mov	r6, r7
   86f32:	4630      	mov	r0, r6
   86f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086f38 <_fwalk_reent>:
   86f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   86f3c:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   86f40:	4680      	mov	r8, r0
   86f42:	4689      	mov	r9, r1
   86f44:	d01a      	beq.n	86f7c <_fwalk_reent+0x44>
   86f46:	2700      	movs	r7, #0
   86f48:	6875      	ldr	r5, [r6, #4]
   86f4a:	68b4      	ldr	r4, [r6, #8]
   86f4c:	3d01      	subs	r5, #1
   86f4e:	d40f      	bmi.n	86f70 <_fwalk_reent+0x38>
   86f50:	89a3      	ldrh	r3, [r4, #12]
   86f52:	3d01      	subs	r5, #1
   86f54:	2b01      	cmp	r3, #1
   86f56:	d907      	bls.n	86f68 <_fwalk_reent+0x30>
   86f58:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   86f5c:	4621      	mov	r1, r4
   86f5e:	3301      	adds	r3, #1
   86f60:	4640      	mov	r0, r8
   86f62:	d001      	beq.n	86f68 <_fwalk_reent+0x30>
   86f64:	47c8      	blx	r9
   86f66:	4307      	orrs	r7, r0
   86f68:	1c6b      	adds	r3, r5, #1
   86f6a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   86f6e:	d1ef      	bne.n	86f50 <_fwalk_reent+0x18>
   86f70:	6836      	ldr	r6, [r6, #0]
   86f72:	2e00      	cmp	r6, #0
   86f74:	d1e8      	bne.n	86f48 <_fwalk_reent+0x10>
   86f76:	4638      	mov	r0, r7
   86f78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   86f7c:	4637      	mov	r7, r6
   86f7e:	4638      	mov	r0, r7
   86f80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00086f84 <rshift>:
   86f84:	6902      	ldr	r2, [r0, #16]
   86f86:	114b      	asrs	r3, r1, #5
   86f88:	4293      	cmp	r3, r2
   86f8a:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   86f8e:	f100 0814 	add.w	r8, r0, #20
   86f92:	da28      	bge.n	86fe6 <rshift+0x62>
   86f94:	f011 0c1f 	ands.w	ip, r1, #31
   86f98:	eb08 0282 	add.w	r2, r8, r2, lsl #2
   86f9c:	eb08 0783 	add.w	r7, r8, r3, lsl #2
   86fa0:	d028      	beq.n	86ff4 <rshift+0x70>
   86fa2:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
   86fa6:	1d3b      	adds	r3, r7, #4
   86fa8:	429a      	cmp	r2, r3
   86faa:	fa24 f40c 	lsr.w	r4, r4, ip
   86fae:	f1cc 0120 	rsb	r1, ip, #32
   86fb2:	d935      	bls.n	87020 <rshift+0x9c>
   86fb4:	4645      	mov	r5, r8
   86fb6:	681e      	ldr	r6, [r3, #0]
   86fb8:	408e      	lsls	r6, r1
   86fba:	4334      	orrs	r4, r6
   86fbc:	f845 4b04 	str.w	r4, [r5], #4
   86fc0:	f853 4b04 	ldr.w	r4, [r3], #4
   86fc4:	4293      	cmp	r3, r2
   86fc6:	fa24 f40c 	lsr.w	r4, r4, ip
   86fca:	d3f4      	bcc.n	86fb6 <rshift+0x32>
   86fcc:	1bd3      	subs	r3, r2, r7
   86fce:	3b05      	subs	r3, #5
   86fd0:	f023 0303 	bic.w	r3, r3, #3
   86fd4:	3304      	adds	r3, #4
   86fd6:	4443      	add	r3, r8
   86fd8:	601c      	str	r4, [r3, #0]
   86fda:	b104      	cbz	r4, 86fde <rshift+0x5a>
   86fdc:	3304      	adds	r3, #4
   86fde:	ebc8 0303 	rsb	r3, r8, r3
   86fe2:	109b      	asrs	r3, r3, #2
   86fe4:	e016      	b.n	87014 <rshift+0x90>
   86fe6:	2300      	movs	r3, #0
   86fe8:	6103      	str	r3, [r0, #16]
   86fea:	2300      	movs	r3, #0
   86fec:	6143      	str	r3, [r0, #20]
   86fee:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   86ff2:	4770      	bx	lr
   86ff4:	42ba      	cmp	r2, r7
   86ff6:	d9f6      	bls.n	86fe6 <rshift+0x62>
   86ff8:	4641      	mov	r1, r8
   86ffa:	463b      	mov	r3, r7
   86ffc:	f853 4b04 	ldr.w	r4, [r3], #4
   87000:	429a      	cmp	r2, r3
   87002:	f841 4b04 	str.w	r4, [r1], #4
   87006:	d8f9      	bhi.n	86ffc <rshift+0x78>
   87008:	43fb      	mvns	r3, r7
   8700a:	4413      	add	r3, r2
   8700c:	f023 0303 	bic.w	r3, r3, #3
   87010:	3304      	adds	r3, #4
   87012:	109b      	asrs	r3, r3, #2
   87014:	6103      	str	r3, [r0, #16]
   87016:	2b00      	cmp	r3, #0
   87018:	d0e7      	beq.n	86fea <rshift+0x66>
   8701a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   8701e:	4770      	bx	lr
   87020:	4643      	mov	r3, r8
   87022:	e7d9      	b.n	86fd8 <rshift+0x54>

00087024 <__gethex>:
   87024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87028:	b08b      	sub	sp, #44	; 0x2c
   8702a:	4688      	mov	r8, r1
   8702c:	9206      	str	r2, [sp, #24]
   8702e:	9309      	str	r3, [sp, #36]	; 0x24
   87030:	9007      	str	r0, [sp, #28]
   87032:	f000 fb6f 	bl	87714 <_localeconv_r>
   87036:	6800      	ldr	r0, [r0, #0]
   87038:	9002      	str	r0, [sp, #8]
   8703a:	f7fc fdbb 	bl	83bb4 <strlen>
   8703e:	f8d8 3000 	ldr.w	r3, [r8]
   87042:	9902      	ldr	r1, [sp, #8]
   87044:	789a      	ldrb	r2, [r3, #2]
   87046:	4401      	add	r1, r0
   87048:	2a30      	cmp	r2, #48	; 0x30
   8704a:	9003      	str	r0, [sp, #12]
   8704c:	f811 ac01 	ldrb.w	sl, [r1, #-1]
   87050:	f103 0502 	add.w	r5, r3, #2
   87054:	f040 81a4 	bne.w	873a0 <__gethex+0x37c>
   87058:	3303      	adds	r3, #3
   8705a:	2700      	movs	r7, #0
   8705c:	461d      	mov	r5, r3
   8705e:	f813 2b01 	ldrb.w	r2, [r3], #1
   87062:	3701      	adds	r7, #1
   87064:	2a30      	cmp	r2, #48	; 0x30
   87066:	d0f9      	beq.n	8705c <__gethex+0x38>
   87068:	4eb0      	ldr	r6, [pc, #704]	; (8732c <__gethex+0x308>)
   8706a:	5cb4      	ldrb	r4, [r6, r2]
   8706c:	2c00      	cmp	r4, #0
   8706e:	f000 80f3 	beq.w	87258 <__gethex+0x234>
   87072:	782b      	ldrb	r3, [r5, #0]
   87074:	f04f 0900 	mov.w	r9, #0
   87078:	5cf3      	ldrb	r3, [r6, r3]
   8707a:	46cb      	mov	fp, r9
   8707c:	2b00      	cmp	r3, #0
   8707e:	f000 8197 	beq.w	873b0 <__gethex+0x38c>
   87082:	1c6b      	adds	r3, r5, #1
   87084:	781a      	ldrb	r2, [r3, #0]
   87086:	461c      	mov	r4, r3
   87088:	5cb2      	ldrb	r2, [r6, r2]
   8708a:	3301      	adds	r3, #1
   8708c:	2a00      	cmp	r2, #0
   8708e:	d1f9      	bne.n	87084 <__gethex+0x60>
   87090:	4620      	mov	r0, r4
   87092:	9902      	ldr	r1, [sp, #8]
   87094:	9a03      	ldr	r2, [sp, #12]
   87096:	f7fc fdbd 	bl	83c14 <strncmp>
   8709a:	b1e0      	cbz	r0, 870d6 <__gethex+0xb2>
   8709c:	7823      	ldrb	r3, [r4, #0]
   8709e:	f1bb 0f00 	cmp.w	fp, #0
   870a2:	f000 816b 	beq.w	8737c <__gethex+0x358>
   870a6:	ebc4 0b0b 	rsb	fp, r4, fp
   870aa:	ea4f 028b 	mov.w	r2, fp, lsl #2
   870ae:	9204      	str	r2, [sp, #16]
   870b0:	2b50      	cmp	r3, #80	; 0x50
   870b2:	f000 809e 	beq.w	871f2 <__gethex+0x1ce>
   870b6:	2b70      	cmp	r3, #112	; 0x70
   870b8:	f000 809b 	beq.w	871f2 <__gethex+0x1ce>
   870bc:	4623      	mov	r3, r4
   870be:	f8c8 3000 	str.w	r3, [r8]
   870c2:	f1b9 0f00 	cmp.w	r9, #0
   870c6:	d00c      	beq.n	870e2 <__gethex+0xbe>
   870c8:	2f00      	cmp	r7, #0
   870ca:	bf0c      	ite	eq
   870cc:	2006      	moveq	r0, #6
   870ce:	2000      	movne	r0, #0
   870d0:	b00b      	add	sp, #44	; 0x2c
   870d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   870d6:	f1bb 0f00 	cmp.w	fp, #0
   870da:	f000 818b 	beq.w	873f4 <__gethex+0x3d0>
   870de:	7823      	ldrb	r3, [r4, #0]
   870e0:	e7e1      	b.n	870a6 <__gethex+0x82>
   870e2:	1b63      	subs	r3, r4, r5
   870e4:	3b01      	subs	r3, #1
   870e6:	2b07      	cmp	r3, #7
   870e8:	4649      	mov	r1, r9
   870ea:	dd04      	ble.n	870f6 <__gethex+0xd2>
   870ec:	105b      	asrs	r3, r3, #1
   870ee:	2b07      	cmp	r3, #7
   870f0:	f101 0101 	add.w	r1, r1, #1
   870f4:	dcfa      	bgt.n	870ec <__gethex+0xc8>
   870f6:	9807      	ldr	r0, [sp, #28]
   870f8:	f000 ff1c 	bl	87f34 <_Balloc>
   870fc:	42a5      	cmp	r5, r4
   870fe:	f100 0314 	add.w	r3, r0, #20
   87102:	9005      	str	r0, [sp, #20]
   87104:	9308      	str	r3, [sp, #32]
   87106:	f080 81cc 	bcs.w	874a2 <__gethex+0x47e>
   8710a:	469b      	mov	fp, r3
   8710c:	9b03      	ldr	r3, [sp, #12]
   8710e:	f04f 0900 	mov.w	r9, #0
   87112:	464f      	mov	r7, r9
   87114:	f1c3 0c01 	rsb	ip, r3, #1
   87118:	e00f      	b.n	8713a <__gethex+0x116>
   8711a:	2f20      	cmp	r7, #32
   8711c:	d060      	beq.n	871e0 <__gethex+0x1bc>
   8711e:	463a      	mov	r2, r7
   87120:	3704      	adds	r7, #4
   87122:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   87126:	4545      	cmp	r5, r8
   87128:	5cf3      	ldrb	r3, [r6, r3]
   8712a:	f003 030f 	and.w	r3, r3, #15
   8712e:	fa03 f302 	lsl.w	r3, r3, r2
   87132:	ea49 0903 	orr.w	r9, r9, r3
   87136:	d21a      	bcs.n	8716e <__gethex+0x14a>
   87138:	4644      	mov	r4, r8
   8713a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
   8713e:	f104 38ff 	add.w	r8, r4, #4294967295
   87142:	4553      	cmp	r3, sl
   87144:	d1e9      	bne.n	8711a <__gethex+0xf6>
   87146:	eb08 030c 	add.w	r3, r8, ip
   8714a:	429d      	cmp	r5, r3
   8714c:	d8e5      	bhi.n	8711a <__gethex+0xf6>
   8714e:	4618      	mov	r0, r3
   87150:	9902      	ldr	r1, [sp, #8]
   87152:	9a03      	ldr	r2, [sp, #12]
   87154:	9301      	str	r3, [sp, #4]
   87156:	f8cd c000 	str.w	ip, [sp]
   8715a:	f7fc fd5b 	bl	83c14 <strncmp>
   8715e:	9b01      	ldr	r3, [sp, #4]
   87160:	f8dd c000 	ldr.w	ip, [sp]
   87164:	2800      	cmp	r0, #0
   87166:	d1d8      	bne.n	8711a <__gethex+0xf6>
   87168:	4698      	mov	r8, r3
   8716a:	4545      	cmp	r5, r8
   8716c:	d3e4      	bcc.n	87138 <__gethex+0x114>
   8716e:	9b08      	ldr	r3, [sp, #32]
   87170:	f84b 9b04 	str.w	r9, [fp], #4
   87174:	9805      	ldr	r0, [sp, #20]
   87176:	ebc3 0b0b 	rsb	fp, r3, fp
   8717a:	ea4f 03ab 	mov.w	r3, fp, asr #2
   8717e:	6103      	str	r3, [r0, #16]
   87180:	4648      	mov	r0, r9
   87182:	015d      	lsls	r5, r3, #5
   87184:	f000 ff9c 	bl	880c0 <__hi0bits>
   87188:	9906      	ldr	r1, [sp, #24]
   8718a:	1a28      	subs	r0, r5, r0
   8718c:	680c      	ldr	r4, [r1, #0]
   8718e:	42a0      	cmp	r0, r4
   87190:	f300 80ce 	bgt.w	87330 <__gethex+0x30c>
   87194:	f2c0 80f5 	blt.w	87382 <__gethex+0x35e>
   87198:	2600      	movs	r6, #0
   8719a:	9806      	ldr	r0, [sp, #24]
   8719c:	9904      	ldr	r1, [sp, #16]
   8719e:	6883      	ldr	r3, [r0, #8]
   871a0:	4299      	cmp	r1, r3
   871a2:	f300 8091 	bgt.w	872c8 <__gethex+0x2a4>
   871a6:	9806      	ldr	r0, [sp, #24]
   871a8:	9904      	ldr	r1, [sp, #16]
   871aa:	6843      	ldr	r3, [r0, #4]
   871ac:	4299      	cmp	r1, r3
   871ae:	f280 80a1 	bge.w	872f4 <__gethex+0x2d0>
   871b2:	1a5d      	subs	r5, r3, r1
   871b4:	42ac      	cmp	r4, r5
   871b6:	f300 80fd 	bgt.w	873b4 <__gethex+0x390>
   871ba:	68c2      	ldr	r2, [r0, #12]
   871bc:	2a02      	cmp	r2, #2
   871be:	f000 8186 	beq.w	874ce <__gethex+0x4aa>
   871c2:	2a03      	cmp	r2, #3
   871c4:	f000 8154 	beq.w	87470 <__gethex+0x44c>
   871c8:	2a01      	cmp	r2, #1
   871ca:	f000 8171 	beq.w	874b0 <__gethex+0x48c>
   871ce:	9807      	ldr	r0, [sp, #28]
   871d0:	9905      	ldr	r1, [sp, #20]
   871d2:	f000 fed5 	bl	87f80 <_Bfree>
   871d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
   871d8:	2300      	movs	r3, #0
   871da:	6013      	str	r3, [r2, #0]
   871dc:	2050      	movs	r0, #80	; 0x50
   871de:	e777      	b.n	870d0 <__gethex+0xac>
   871e0:	f8cb 9000 	str.w	r9, [fp]
   871e4:	f04f 0900 	mov.w	r9, #0
   871e8:	f10b 0b04 	add.w	fp, fp, #4
   871ec:	464a      	mov	r2, r9
   871ee:	2704      	movs	r7, #4
   871f0:	e797      	b.n	87122 <__gethex+0xfe>
   871f2:	7863      	ldrb	r3, [r4, #1]
   871f4:	2b2b      	cmp	r3, #43	; 0x2b
   871f6:	f000 8096 	beq.w	87326 <__gethex+0x302>
   871fa:	2b2d      	cmp	r3, #45	; 0x2d
   871fc:	d06f      	beq.n	872de <__gethex+0x2ba>
   871fe:	1c60      	adds	r0, r4, #1
   87200:	f04f 0b00 	mov.w	fp, #0
   87204:	5cf2      	ldrb	r2, [r6, r3]
   87206:	4b49      	ldr	r3, [pc, #292]	; (8732c <__gethex+0x308>)
   87208:	1e51      	subs	r1, r2, #1
   8720a:	2918      	cmp	r1, #24
   8720c:	f63f af56 	bhi.w	870bc <__gethex+0x98>
   87210:	7841      	ldrb	r1, [r0, #1]
   87212:	3a10      	subs	r2, #16
   87214:	5c59      	ldrb	r1, [r3, r1]
   87216:	1c43      	adds	r3, r0, #1
   87218:	f101 3cff 	add.w	ip, r1, #4294967295
   8721c:	f1bc 0f18 	cmp.w	ip, #24
   87220:	d812      	bhi.n	87248 <__gethex+0x224>
   87222:	3002      	adds	r0, #2
   87224:	f890 c000 	ldrb.w	ip, [r0]
   87228:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8722c:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   87230:	f816 100c 	ldrb.w	r1, [r6, ip]
   87234:	4603      	mov	r3, r0
   87236:	f101 3cff 	add.w	ip, r1, #4294967295
   8723a:	f1bc 0f18 	cmp.w	ip, #24
   8723e:	f1a2 0210 	sub.w	r2, r2, #16
   87242:	f100 0001 	add.w	r0, r0, #1
   87246:	d9ed      	bls.n	87224 <__gethex+0x200>
   87248:	f1bb 0f00 	cmp.w	fp, #0
   8724c:	d000      	beq.n	87250 <__gethex+0x22c>
   8724e:	4252      	negs	r2, r2
   87250:	9804      	ldr	r0, [sp, #16]
   87252:	4410      	add	r0, r2
   87254:	9004      	str	r0, [sp, #16]
   87256:	e732      	b.n	870be <__gethex+0x9a>
   87258:	4628      	mov	r0, r5
   8725a:	9902      	ldr	r1, [sp, #8]
   8725c:	9a03      	ldr	r2, [sp, #12]
   8725e:	f7fc fcd9 	bl	83c14 <strncmp>
   87262:	2800      	cmp	r0, #0
   87264:	d140      	bne.n	872e8 <__gethex+0x2c4>
   87266:	9803      	ldr	r0, [sp, #12]
   87268:	5c2b      	ldrb	r3, [r5, r0]
   8726a:	4604      	mov	r4, r0
   8726c:	5cf2      	ldrb	r2, [r6, r3]
   8726e:	442c      	add	r4, r5
   87270:	2a00      	cmp	r2, #0
   87272:	f000 8097 	beq.w	873a4 <__gethex+0x380>
   87276:	2b30      	cmp	r3, #48	; 0x30
   87278:	f040 8142 	bne.w	87500 <__gethex+0x4dc>
   8727c:	1c62      	adds	r2, r4, #1
   8727e:	7813      	ldrb	r3, [r2, #0]
   87280:	4615      	mov	r5, r2
   87282:	2b30      	cmp	r3, #48	; 0x30
   87284:	f102 0201 	add.w	r2, r2, #1
   87288:	d0f9      	beq.n	8727e <__gethex+0x25a>
   8728a:	5cf3      	ldrb	r3, [r6, r3]
   8728c:	f1d3 0901 	rsbs	r9, r3, #1
   87290:	46a3      	mov	fp, r4
   87292:	bf38      	it	cc
   87294:	f04f 0900 	movcc.w	r9, #0
   87298:	2701      	movs	r7, #1
   8729a:	e6ef      	b.n	8707c <__gethex+0x58>
   8729c:	4447      	add	r7, r8
   8729e:	f857 0c04 	ldr.w	r0, [r7, #-4]
   872a2:	f000 ff0d 	bl	880c0 <__hi0bits>
   872a6:	f1c4 0320 	rsb	r3, r4, #32
   872aa:	4298      	cmp	r0, r3
   872ac:	f280 80dc 	bge.w	87468 <__gethex+0x444>
   872b0:	9805      	ldr	r0, [sp, #20]
   872b2:	2101      	movs	r1, #1
   872b4:	f7ff fe66 	bl	86f84 <rshift>
   872b8:	9806      	ldr	r0, [sp, #24]
   872ba:	9904      	ldr	r1, [sp, #16]
   872bc:	6883      	ldr	r3, [r0, #8]
   872be:	3101      	adds	r1, #1
   872c0:	4299      	cmp	r1, r3
   872c2:	9104      	str	r1, [sp, #16]
   872c4:	f340 80d0 	ble.w	87468 <__gethex+0x444>
   872c8:	9807      	ldr	r0, [sp, #28]
   872ca:	9905      	ldr	r1, [sp, #20]
   872cc:	f000 fe58 	bl	87f80 <_Bfree>
   872d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
   872d2:	2300      	movs	r3, #0
   872d4:	20a3      	movs	r0, #163	; 0xa3
   872d6:	6013      	str	r3, [r2, #0]
   872d8:	b00b      	add	sp, #44	; 0x2c
   872da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   872de:	f04f 0b01 	mov.w	fp, #1
   872e2:	78a3      	ldrb	r3, [r4, #2]
   872e4:	1ca0      	adds	r0, r4, #2
   872e6:	e78d      	b.n	87204 <__gethex+0x1e0>
   872e8:	9404      	str	r4, [sp, #16]
   872ea:	782b      	ldrb	r3, [r5, #0]
   872ec:	462c      	mov	r4, r5
   872ee:	f04f 0901 	mov.w	r9, #1
   872f2:	e6dd      	b.n	870b0 <__gethex+0x8c>
   872f4:	2501      	movs	r5, #1
   872f6:	b166      	cbz	r6, 87312 <__gethex+0x2ee>
   872f8:	9806      	ldr	r0, [sp, #24]
   872fa:	68c3      	ldr	r3, [r0, #12]
   872fc:	2b02      	cmp	r3, #2
   872fe:	f000 808a 	beq.w	87416 <__gethex+0x3f2>
   87302:	2b03      	cmp	r3, #3
   87304:	f000 808b 	beq.w	8741e <__gethex+0x3fa>
   87308:	2b01      	cmp	r3, #1
   8730a:	f000 80c1 	beq.w	87490 <__gethex+0x46c>
   8730e:	f045 0510 	orr.w	r5, r5, #16
   87312:	9b05      	ldr	r3, [sp, #20]
   87314:	9814      	ldr	r0, [sp, #80]	; 0x50
   87316:	9909      	ldr	r1, [sp, #36]	; 0x24
   87318:	6003      	str	r3, [r0, #0]
   8731a:	9b04      	ldr	r3, [sp, #16]
   8731c:	4628      	mov	r0, r5
   8731e:	600b      	str	r3, [r1, #0]
   87320:	b00b      	add	sp, #44	; 0x2c
   87322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87326:	f04f 0b00 	mov.w	fp, #0
   8732a:	e7da      	b.n	872e2 <__gethex+0x2be>
   8732c:	0008a270 	.word	0x0008a270
   87330:	1b05      	subs	r5, r0, r4
   87332:	4629      	mov	r1, r5
   87334:	9805      	ldr	r0, [sp, #20]
   87336:	f001 fa1b 	bl	88770 <__any_on>
   8733a:	2800      	cmp	r0, #0
   8733c:	d036      	beq.n	873ac <__gethex+0x388>
   8733e:	1e6b      	subs	r3, r5, #1
   87340:	f003 011f 	and.w	r1, r3, #31
   87344:	2601      	movs	r6, #1
   87346:	fa06 f101 	lsl.w	r1, r6, r1
   8734a:	9808      	ldr	r0, [sp, #32]
   8734c:	115a      	asrs	r2, r3, #5
   8734e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   87352:	4211      	tst	r1, r2
   87354:	d00a      	beq.n	8736c <__gethex+0x348>
   87356:	42b3      	cmp	r3, r6
   87358:	f340 80a8 	ble.w	874ac <__gethex+0x488>
   8735c:	9805      	ldr	r0, [sp, #20]
   8735e:	1ea9      	subs	r1, r5, #2
   87360:	f001 fa06 	bl	88770 <__any_on>
   87364:	2800      	cmp	r0, #0
   87366:	f000 80a1 	beq.w	874ac <__gethex+0x488>
   8736a:	2603      	movs	r6, #3
   8736c:	9b04      	ldr	r3, [sp, #16]
   8736e:	4629      	mov	r1, r5
   87370:	442b      	add	r3, r5
   87372:	9805      	ldr	r0, [sp, #20]
   87374:	9304      	str	r3, [sp, #16]
   87376:	f7ff fe05 	bl	86f84 <rshift>
   8737a:	e70e      	b.n	8719a <__gethex+0x176>
   8737c:	f8cd b010 	str.w	fp, [sp, #16]
   87380:	e696      	b.n	870b0 <__gethex+0x8c>
   87382:	1a25      	subs	r5, r4, r0
   87384:	9905      	ldr	r1, [sp, #20]
   87386:	462a      	mov	r2, r5
   87388:	9807      	ldr	r0, [sp, #28]
   8738a:	f000 ffdd 	bl	88348 <__lshift>
   8738e:	9b04      	ldr	r3, [sp, #16]
   87390:	9005      	str	r0, [sp, #20]
   87392:	1b5b      	subs	r3, r3, r5
   87394:	9304      	str	r3, [sp, #16]
   87396:	f100 0314 	add.w	r3, r0, #20
   8739a:	9308      	str	r3, [sp, #32]
   8739c:	2600      	movs	r6, #0
   8739e:	e6fc      	b.n	8719a <__gethex+0x176>
   873a0:	2700      	movs	r7, #0
   873a2:	e661      	b.n	87068 <__gethex+0x44>
   873a4:	9204      	str	r2, [sp, #16]
   873a6:	f04f 0901 	mov.w	r9, #1
   873aa:	e681      	b.n	870b0 <__gethex+0x8c>
   873ac:	4606      	mov	r6, r0
   873ae:	e7dd      	b.n	8736c <__gethex+0x348>
   873b0:	462c      	mov	r4, r5
   873b2:	e66d      	b.n	87090 <__gethex+0x6c>
   873b4:	1e6f      	subs	r7, r5, #1
   873b6:	2e00      	cmp	r6, #0
   873b8:	d158      	bne.n	8746c <__gethex+0x448>
   873ba:	2f00      	cmp	r7, #0
   873bc:	dd04      	ble.n	873c8 <__gethex+0x3a4>
   873be:	9805      	ldr	r0, [sp, #20]
   873c0:	4639      	mov	r1, r7
   873c2:	f001 f9d5 	bl	88770 <__any_on>
   873c6:	4606      	mov	r6, r0
   873c8:	f007 031f 	and.w	r3, r7, #31
   873cc:	2201      	movs	r2, #1
   873ce:	409a      	lsls	r2, r3
   873d0:	9808      	ldr	r0, [sp, #32]
   873d2:	117f      	asrs	r7, r7, #5
   873d4:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
   873d8:	4629      	mov	r1, r5
   873da:	421a      	tst	r2, r3
   873dc:	9805      	ldr	r0, [sp, #20]
   873de:	bf18      	it	ne
   873e0:	f046 0602 	orrne.w	r6, r6, #2
   873e4:	f7ff fdce 	bl	86f84 <rshift>
   873e8:	9b06      	ldr	r3, [sp, #24]
   873ea:	1b64      	subs	r4, r4, r5
   873ec:	685b      	ldr	r3, [r3, #4]
   873ee:	2502      	movs	r5, #2
   873f0:	9304      	str	r3, [sp, #16]
   873f2:	e780      	b.n	872f6 <__gethex+0x2d2>
   873f4:	9903      	ldr	r1, [sp, #12]
   873f6:	5c63      	ldrb	r3, [r4, r1]
   873f8:	468b      	mov	fp, r1
   873fa:	5cf2      	ldrb	r2, [r6, r3]
   873fc:	44a3      	add	fp, r4
   873fe:	2a00      	cmp	r2, #0
   87400:	f000 8081 	beq.w	87506 <__gethex+0x4e2>
   87404:	f10b 0201 	add.w	r2, fp, #1
   87408:	7813      	ldrb	r3, [r2, #0]
   8740a:	4614      	mov	r4, r2
   8740c:	5cf1      	ldrb	r1, [r6, r3]
   8740e:	3201      	adds	r2, #1
   87410:	2900      	cmp	r1, #0
   87412:	d1f9      	bne.n	87408 <__gethex+0x3e4>
   87414:	e647      	b.n	870a6 <__gethex+0x82>
   87416:	9a15      	ldr	r2, [sp, #84]	; 0x54
   87418:	f1c2 0201 	rsb	r2, r2, #1
   8741c:	9215      	str	r2, [sp, #84]	; 0x54
   8741e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   87420:	2b00      	cmp	r3, #0
   87422:	f43f af74 	beq.w	8730e <__gethex+0x2ea>
   87426:	9b05      	ldr	r3, [sp, #20]
   87428:	2000      	movs	r0, #0
   8742a:	691e      	ldr	r6, [r3, #16]
   8742c:	9b08      	ldr	r3, [sp, #32]
   8742e:	ea4f 0886 	mov.w	r8, r6, lsl #2
   87432:	461f      	mov	r7, r3
   87434:	4447      	add	r7, r8
   87436:	e003      	b.n	87440 <__gethex+0x41c>
   87438:	429f      	cmp	r7, r3
   8743a:	f843 0c04 	str.w	r0, [r3, #-4]
   8743e:	d94a      	bls.n	874d6 <__gethex+0x4b2>
   87440:	4619      	mov	r1, r3
   87442:	f853 2b04 	ldr.w	r2, [r3], #4
   87446:	f1b2 3fff 	cmp.w	r2, #4294967295
   8744a:	d0f5      	beq.n	87438 <__gethex+0x414>
   8744c:	3201      	adds	r2, #1
   8744e:	9f08      	ldr	r7, [sp, #32]
   87450:	600a      	str	r2, [r1, #0]
   87452:	2d02      	cmp	r5, #2
   87454:	d04d      	beq.n	874f2 <__gethex+0x4ce>
   87456:	9a05      	ldr	r2, [sp, #20]
   87458:	6913      	ldr	r3, [r2, #16]
   8745a:	429e      	cmp	r6, r3
   8745c:	f6ff af28 	blt.w	872b0 <__gethex+0x28c>
   87460:	f014 041f 	ands.w	r4, r4, #31
   87464:	f47f af1a 	bne.w	8729c <__gethex+0x278>
   87468:	2521      	movs	r5, #33	; 0x21
   8746a:	e752      	b.n	87312 <__gethex+0x2ee>
   8746c:	2601      	movs	r6, #1
   8746e:	e7ab      	b.n	873c8 <__gethex+0x3a4>
   87470:	9915      	ldr	r1, [sp, #84]	; 0x54
   87472:	2900      	cmp	r1, #0
   87474:	f43f aeab 	beq.w	871ce <__gethex+0x1aa>
   87478:	9809      	ldr	r0, [sp, #36]	; 0x24
   8747a:	2201      	movs	r2, #1
   8747c:	6003      	str	r3, [r0, #0]
   8747e:	9b05      	ldr	r3, [sp, #20]
   87480:	9914      	ldr	r1, [sp, #80]	; 0x50
   87482:	611a      	str	r2, [r3, #16]
   87484:	9b08      	ldr	r3, [sp, #32]
   87486:	2062      	movs	r0, #98	; 0x62
   87488:	601a      	str	r2, [r3, #0]
   8748a:	9b05      	ldr	r3, [sp, #20]
   8748c:	600b      	str	r3, [r1, #0]
   8748e:	e61f      	b.n	870d0 <__gethex+0xac>
   87490:	07b2      	lsls	r2, r6, #30
   87492:	f57f af3c 	bpl.w	8730e <__gethex+0x2ea>
   87496:	9908      	ldr	r1, [sp, #32]
   87498:	680b      	ldr	r3, [r1, #0]
   8749a:	4333      	orrs	r3, r6
   8749c:	07db      	lsls	r3, r3, #31
   8749e:	d4c2      	bmi.n	87426 <__gethex+0x402>
   874a0:	e735      	b.n	8730e <__gethex+0x2ea>
   874a2:	f8dd b020 	ldr.w	fp, [sp, #32]
   874a6:	f04f 0900 	mov.w	r9, #0
   874aa:	e660      	b.n	8716e <__gethex+0x14a>
   874ac:	2602      	movs	r6, #2
   874ae:	e75d      	b.n	8736c <__gethex+0x348>
   874b0:	42a5      	cmp	r5, r4
   874b2:	f47f ae8c 	bne.w	871ce <__gethex+0x1aa>
   874b6:	2c01      	cmp	r4, #1
   874b8:	ddde      	ble.n	87478 <__gethex+0x454>
   874ba:	1e61      	subs	r1, r4, #1
   874bc:	9805      	ldr	r0, [sp, #20]
   874be:	f001 f957 	bl	88770 <__any_on>
   874c2:	2800      	cmp	r0, #0
   874c4:	f43f ae83 	beq.w	871ce <__gethex+0x1aa>
   874c8:	9a06      	ldr	r2, [sp, #24]
   874ca:	6853      	ldr	r3, [r2, #4]
   874cc:	e7d4      	b.n	87478 <__gethex+0x454>
   874ce:	9815      	ldr	r0, [sp, #84]	; 0x54
   874d0:	2800      	cmp	r0, #0
   874d2:	d0d1      	beq.n	87478 <__gethex+0x454>
   874d4:	e67b      	b.n	871ce <__gethex+0x1aa>
   874d6:	9805      	ldr	r0, [sp, #20]
   874d8:	6883      	ldr	r3, [r0, #8]
   874da:	429e      	cmp	r6, r3
   874dc:	da15      	bge.n	8750a <__gethex+0x4e6>
   874de:	9f08      	ldr	r7, [sp, #32]
   874e0:	4633      	mov	r3, r6
   874e2:	9805      	ldr	r0, [sp, #20]
   874e4:	1c5a      	adds	r2, r3, #1
   874e6:	2101      	movs	r1, #1
   874e8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   874ec:	6102      	str	r2, [r0, #16]
   874ee:	6159      	str	r1, [r3, #20]
   874f0:	e7af      	b.n	87452 <__gethex+0x42e>
   874f2:	9906      	ldr	r1, [sp, #24]
   874f4:	680b      	ldr	r3, [r1, #0]
   874f6:	3b01      	subs	r3, #1
   874f8:	42a3      	cmp	r3, r4
   874fa:	d01c      	beq.n	87536 <__gethex+0x512>
   874fc:	2522      	movs	r5, #34	; 0x22
   874fe:	e708      	b.n	87312 <__gethex+0x2ee>
   87500:	4613      	mov	r3, r2
   87502:	4625      	mov	r5, r4
   87504:	e6c2      	b.n	8728c <__gethex+0x268>
   87506:	465c      	mov	r4, fp
   87508:	e5cd      	b.n	870a6 <__gethex+0x82>
   8750a:	6841      	ldr	r1, [r0, #4]
   8750c:	9807      	ldr	r0, [sp, #28]
   8750e:	3101      	adds	r1, #1
   87510:	f000 fd10 	bl	87f34 <_Balloc>
   87514:	9905      	ldr	r1, [sp, #20]
   87516:	4607      	mov	r7, r0
   87518:	690b      	ldr	r3, [r1, #16]
   8751a:	300c      	adds	r0, #12
   8751c:	1c9a      	adds	r2, r3, #2
   8751e:	0092      	lsls	r2, r2, #2
   87520:	310c      	adds	r1, #12
   87522:	f7fc f9ff 	bl	83924 <memcpy>
   87526:	9807      	ldr	r0, [sp, #28]
   87528:	9905      	ldr	r1, [sp, #20]
   8752a:	f000 fd29 	bl	87f80 <_Bfree>
   8752e:	9705      	str	r7, [sp, #20]
   87530:	693b      	ldr	r3, [r7, #16]
   87532:	3714      	adds	r7, #20
   87534:	e7d5      	b.n	874e2 <__gethex+0x4be>
   87536:	f004 031f 	and.w	r3, r4, #31
   8753a:	2201      	movs	r2, #1
   8753c:	409a      	lsls	r2, r3
   8753e:	1164      	asrs	r4, r4, #5
   87540:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
   87544:	421a      	tst	r2, r3
   87546:	bf14      	ite	ne
   87548:	2521      	movne	r5, #33	; 0x21
   8754a:	2522      	moveq	r5, #34	; 0x22
   8754c:	e6e1      	b.n	87312 <__gethex+0x2ee>
   8754e:	bf00      	nop

00087550 <__hexnan>:
   87550:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87554:	680b      	ldr	r3, [r1, #0]
   87556:	4691      	mov	r9, r2
   87558:	115a      	asrs	r2, r3, #5
   8755a:	b084      	sub	sp, #16
   8755c:	eb09 0282 	add.w	r2, r9, r2, lsl #2
   87560:	f013 031f 	ands.w	r3, r3, #31
   87564:	9200      	str	r2, [sp, #0]
   87566:	bf18      	it	ne
   87568:	3204      	addne	r2, #4
   8756a:	9001      	str	r0, [sp, #4]
   8756c:	bf18      	it	ne
   8756e:	9200      	strne	r2, [sp, #0]
   87570:	9900      	ldr	r1, [sp, #0]
   87572:	9a01      	ldr	r2, [sp, #4]
   87574:	9303      	str	r3, [sp, #12]
   87576:	2300      	movs	r3, #0
   87578:	1f0f      	subs	r7, r1, #4
   8757a:	f841 3c04 	str.w	r3, [r1, #-4]
   8757e:	6811      	ldr	r1, [r2, #0]
   87580:	469a      	mov	sl, r3
   87582:	461d      	mov	r5, r3
   87584:	461e      	mov	r6, r3
   87586:	784b      	ldrb	r3, [r1, #1]
   87588:	46bc      	mov	ip, r7
   8758a:	4638      	mov	r0, r7
   8758c:	f8df 8150 	ldr.w	r8, [pc, #336]	; 876e0 <__hexnan+0x190>
   87590:	9702      	str	r7, [sp, #8]
   87592:	b33b      	cbz	r3, 875e4 <__hexnan+0x94>
   87594:	f818 2003 	ldrb.w	r2, [r8, r3]
   87598:	2a00      	cmp	r2, #0
   8759a:	d148      	bne.n	8762e <__hexnan+0xde>
   8759c:	2b20      	cmp	r3, #32
   8759e:	d866      	bhi.n	8766e <__hexnan+0x11e>
   875a0:	42ae      	cmp	r6, r5
   875a2:	dd1b      	ble.n	875dc <__hexnan+0x8c>
   875a4:	4560      	cmp	r0, ip
   875a6:	d215      	bcs.n	875d4 <__hexnan+0x84>
   875a8:	f1ba 0f07 	cmp.w	sl, #7
   875ac:	dc12      	bgt.n	875d4 <__hexnan+0x84>
   875ae:	f1ca 0a08 	rsb	sl, sl, #8
   875b2:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   875b6:	6802      	ldr	r2, [r0, #0]
   875b8:	f1ca 0b20 	rsb	fp, sl, #32
   875bc:	4603      	mov	r3, r0
   875be:	685c      	ldr	r4, [r3, #4]
   875c0:	fa04 f70b 	lsl.w	r7, r4, fp
   875c4:	4317      	orrs	r7, r2
   875c6:	fa24 f20a 	lsr.w	r2, r4, sl
   875ca:	601f      	str	r7, [r3, #0]
   875cc:	f843 2f04 	str.w	r2, [r3, #4]!
   875d0:	459c      	cmp	ip, r3
   875d2:	d8f4      	bhi.n	875be <__hexnan+0x6e>
   875d4:	4548      	cmp	r0, r9
   875d6:	d841      	bhi.n	8765c <__hexnan+0x10c>
   875d8:	f04f 0a08 	mov.w	sl, #8
   875dc:	3101      	adds	r1, #1
   875de:	784b      	ldrb	r3, [r1, #1]
   875e0:	2b00      	cmp	r3, #0
   875e2:	d1d7      	bne.n	87594 <__hexnan+0x44>
   875e4:	9f02      	ldr	r7, [sp, #8]
   875e6:	2e00      	cmp	r6, #0
   875e8:	d044      	beq.n	87674 <__hexnan+0x124>
   875ea:	4560      	cmp	r0, ip
   875ec:	d202      	bcs.n	875f4 <__hexnan+0xa4>
   875ee:	f1ba 0f07 	cmp.w	sl, #7
   875f2:	dd61      	ble.n	876b8 <__hexnan+0x168>
   875f4:	4581      	cmp	r9, r0
   875f6:	d242      	bcs.n	8767e <__hexnan+0x12e>
   875f8:	464b      	mov	r3, r9
   875fa:	f850 2b04 	ldr.w	r2, [r0], #4
   875fe:	4287      	cmp	r7, r0
   87600:	f843 2b04 	str.w	r2, [r3], #4
   87604:	d2f9      	bcs.n	875fa <__hexnan+0xaa>
   87606:	2200      	movs	r2, #0
   87608:	f843 2b04 	str.w	r2, [r3], #4
   8760c:	429f      	cmp	r7, r3
   8760e:	d2fb      	bcs.n	87608 <__hexnan+0xb8>
   87610:	9900      	ldr	r1, [sp, #0]
   87612:	f851 3c04 	ldr.w	r3, [r1, #-4]
   87616:	b92b      	cbnz	r3, 87624 <__hexnan+0xd4>
   87618:	45b9      	cmp	r9, r7
   8761a:	d040      	beq.n	8769e <__hexnan+0x14e>
   8761c:	f857 3d04 	ldr.w	r3, [r7, #-4]!
   87620:	2b00      	cmp	r3, #0
   87622:	d0f9      	beq.n	87618 <__hexnan+0xc8>
   87624:	2005      	movs	r0, #5
   87626:	b004      	add	sp, #16
   87628:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8762c:	4770      	bx	lr
   8762e:	f10a 0a01 	add.w	sl, sl, #1
   87632:	f1ba 0f08 	cmp.w	sl, #8
   87636:	f106 0601 	add.w	r6, r6, #1
   8763a:	dc06      	bgt.n	8764a <__hexnan+0xfa>
   8763c:	6803      	ldr	r3, [r0, #0]
   8763e:	011b      	lsls	r3, r3, #4
   87640:	f002 020f 	and.w	r2, r2, #15
   87644:	431a      	orrs	r2, r3
   87646:	6002      	str	r2, [r0, #0]
   87648:	e7c8      	b.n	875dc <__hexnan+0x8c>
   8764a:	4548      	cmp	r0, r9
   8764c:	d9c6      	bls.n	875dc <__hexnan+0x8c>
   8764e:	2300      	movs	r3, #0
   87650:	f840 3c04 	str.w	r3, [r0, #-4]
   87654:	f04f 0a01 	mov.w	sl, #1
   87658:	3804      	subs	r0, #4
   8765a:	e7f1      	b.n	87640 <__hexnan+0xf0>
   8765c:	2300      	movs	r3, #0
   8765e:	f1a0 0c04 	sub.w	ip, r0, #4
   87662:	f840 3c04 	str.w	r3, [r0, #-4]
   87666:	4635      	mov	r5, r6
   87668:	4660      	mov	r0, ip
   8766a:	469a      	mov	sl, r3
   8766c:	e7b6      	b.n	875dc <__hexnan+0x8c>
   8766e:	2b29      	cmp	r3, #41	; 0x29
   87670:	9f02      	ldr	r7, [sp, #8]
   87672:	d01b      	beq.n	876ac <__hexnan+0x15c>
   87674:	2004      	movs	r0, #4
   87676:	b004      	add	sp, #16
   87678:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8767c:	4770      	bx	lr
   8767e:	9a03      	ldr	r2, [sp, #12]
   87680:	2a00      	cmp	r2, #0
   87682:	d0c5      	beq.n	87610 <__hexnan+0xc0>
   87684:	9a03      	ldr	r2, [sp, #12]
   87686:	9900      	ldr	r1, [sp, #0]
   87688:	f1c2 0320 	rsb	r3, r2, #32
   8768c:	f04f 32ff 	mov.w	r2, #4294967295
   87690:	40da      	lsrs	r2, r3
   87692:	f851 3c04 	ldr.w	r3, [r1, #-4]
   87696:	4013      	ands	r3, r2
   87698:	f841 3c04 	str.w	r3, [r1, #-4]
   8769c:	e7bb      	b.n	87616 <__hexnan+0xc6>
   8769e:	2301      	movs	r3, #1
   876a0:	2005      	movs	r0, #5
   876a2:	603b      	str	r3, [r7, #0]
   876a4:	b004      	add	sp, #16
   876a6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   876aa:	4770      	bx	lr
   876ac:	9a01      	ldr	r2, [sp, #4]
   876ae:	3102      	adds	r1, #2
   876b0:	6011      	str	r1, [r2, #0]
   876b2:	2e00      	cmp	r6, #0
   876b4:	d199      	bne.n	875ea <__hexnan+0x9a>
   876b6:	e7dd      	b.n	87674 <__hexnan+0x124>
   876b8:	f1ca 0508 	rsb	r5, sl, #8
   876bc:	00ad      	lsls	r5, r5, #2
   876be:	6802      	ldr	r2, [r0, #0]
   876c0:	f1c5 0620 	rsb	r6, r5, #32
   876c4:	4603      	mov	r3, r0
   876c6:	6859      	ldr	r1, [r3, #4]
   876c8:	fa01 f406 	lsl.w	r4, r1, r6
   876cc:	4314      	orrs	r4, r2
   876ce:	fa21 f205 	lsr.w	r2, r1, r5
   876d2:	601c      	str	r4, [r3, #0]
   876d4:	f843 2f04 	str.w	r2, [r3, #4]!
   876d8:	4563      	cmp	r3, ip
   876da:	d3f4      	bcc.n	876c6 <__hexnan+0x176>
   876dc:	e78a      	b.n	875f4 <__hexnan+0xa4>
   876de:	bf00      	nop
   876e0:	0008a270 	.word	0x0008a270

000876e4 <iswspace>:
   876e4:	28ff      	cmp	r0, #255	; 0xff
   876e6:	d807      	bhi.n	876f8 <iswspace+0x14>
   876e8:	4b04      	ldr	r3, [pc, #16]	; (876fc <iswspace+0x18>)
   876ea:	681b      	ldr	r3, [r3, #0]
   876ec:	4418      	add	r0, r3
   876ee:	7840      	ldrb	r0, [r0, #1]
   876f0:	f000 0008 	and.w	r0, r0, #8
   876f4:	b2c0      	uxtb	r0, r0
   876f6:	4770      	bx	lr
   876f8:	2000      	movs	r0, #0
   876fa:	4770      	bx	lr
   876fc:	2007045c 	.word	0x2007045c

00087700 <__locale_charset>:
   87700:	4800      	ldr	r0, [pc, #0]	; (87704 <__locale_charset+0x4>)
   87702:	4770      	bx	lr
   87704:	20070498 	.word	0x20070498

00087708 <__locale_mb_cur_max>:
   87708:	4b01      	ldr	r3, [pc, #4]	; (87710 <__locale_mb_cur_max+0x8>)
   8770a:	6818      	ldr	r0, [r3, #0]
   8770c:	4770      	bx	lr
   8770e:	bf00      	nop
   87710:	200704b8 	.word	0x200704b8

00087714 <_localeconv_r>:
   87714:	4800      	ldr	r0, [pc, #0]	; (87718 <_localeconv_r+0x4>)
   87716:	4770      	bx	lr
   87718:	20070460 	.word	0x20070460

0008771c <__smakebuf_r>:
   8771c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8771e:	898b      	ldrh	r3, [r1, #12]
   87720:	b091      	sub	sp, #68	; 0x44
   87722:	b29a      	uxth	r2, r3
   87724:	0796      	lsls	r6, r2, #30
   87726:	460c      	mov	r4, r1
   87728:	4605      	mov	r5, r0
   8772a:	d437      	bmi.n	8779c <__smakebuf_r+0x80>
   8772c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87730:	2900      	cmp	r1, #0
   87732:	db17      	blt.n	87764 <__smakebuf_r+0x48>
   87734:	aa01      	add	r2, sp, #4
   87736:	f002 f827 	bl	89788 <_fstat_r>
   8773a:	2800      	cmp	r0, #0
   8773c:	db10      	blt.n	87760 <__smakebuf_r+0x44>
   8773e:	9b02      	ldr	r3, [sp, #8]
   87740:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   87744:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   87748:	424f      	negs	r7, r1
   8774a:	414f      	adcs	r7, r1
   8774c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   87750:	d02c      	beq.n	877ac <__smakebuf_r+0x90>
   87752:	89a3      	ldrh	r3, [r4, #12]
   87754:	f44f 6680 	mov.w	r6, #1024	; 0x400
   87758:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8775c:	81a3      	strh	r3, [r4, #12]
   8775e:	e00b      	b.n	87778 <__smakebuf_r+0x5c>
   87760:	89a3      	ldrh	r3, [r4, #12]
   87762:	b29a      	uxth	r2, r3
   87764:	f012 0f80 	tst.w	r2, #128	; 0x80
   87768:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8776c:	81a3      	strh	r3, [r4, #12]
   8776e:	bf14      	ite	ne
   87770:	2640      	movne	r6, #64	; 0x40
   87772:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   87776:	2700      	movs	r7, #0
   87778:	4628      	mov	r0, r5
   8777a:	4631      	mov	r1, r6
   8777c:	f000 f846 	bl	8780c <_malloc_r>
   87780:	89a3      	ldrh	r3, [r4, #12]
   87782:	2800      	cmp	r0, #0
   87784:	d029      	beq.n	877da <__smakebuf_r+0xbe>
   87786:	4a1b      	ldr	r2, [pc, #108]	; (877f4 <__smakebuf_r+0xd8>)
   87788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8778c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8778e:	81a3      	strh	r3, [r4, #12]
   87790:	6020      	str	r0, [r4, #0]
   87792:	6120      	str	r0, [r4, #16]
   87794:	6166      	str	r6, [r4, #20]
   87796:	b9a7      	cbnz	r7, 877c2 <__smakebuf_r+0xa6>
   87798:	b011      	add	sp, #68	; 0x44
   8779a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8779c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   877a0:	2201      	movs	r2, #1
   877a2:	600b      	str	r3, [r1, #0]
   877a4:	610b      	str	r3, [r1, #16]
   877a6:	614a      	str	r2, [r1, #20]
   877a8:	b011      	add	sp, #68	; 0x44
   877aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   877ac:	4a12      	ldr	r2, [pc, #72]	; (877f8 <__smakebuf_r+0xdc>)
   877ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   877b0:	4293      	cmp	r3, r2
   877b2:	d1ce      	bne.n	87752 <__smakebuf_r+0x36>
   877b4:	89a3      	ldrh	r3, [r4, #12]
   877b6:	f44f 6680 	mov.w	r6, #1024	; 0x400
   877ba:	4333      	orrs	r3, r6
   877bc:	81a3      	strh	r3, [r4, #12]
   877be:	64e6      	str	r6, [r4, #76]	; 0x4c
   877c0:	e7da      	b.n	87778 <__smakebuf_r+0x5c>
   877c2:	4628      	mov	r0, r5
   877c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   877c8:	f001 fff2 	bl	897b0 <_isatty_r>
   877cc:	2800      	cmp	r0, #0
   877ce:	d0e3      	beq.n	87798 <__smakebuf_r+0x7c>
   877d0:	89a3      	ldrh	r3, [r4, #12]
   877d2:	f043 0301 	orr.w	r3, r3, #1
   877d6:	81a3      	strh	r3, [r4, #12]
   877d8:	e7de      	b.n	87798 <__smakebuf_r+0x7c>
   877da:	059a      	lsls	r2, r3, #22
   877dc:	d4dc      	bmi.n	87798 <__smakebuf_r+0x7c>
   877de:	f104 0243 	add.w	r2, r4, #67	; 0x43
   877e2:	f043 0302 	orr.w	r3, r3, #2
   877e6:	2101      	movs	r1, #1
   877e8:	81a3      	strh	r3, [r4, #12]
   877ea:	6022      	str	r2, [r4, #0]
   877ec:	6122      	str	r2, [r4, #16]
   877ee:	6161      	str	r1, [r4, #20]
   877f0:	e7d2      	b.n	87798 <__smakebuf_r+0x7c>
   877f2:	bf00      	nop
   877f4:	0008661d 	.word	0x0008661d
   877f8:	00088da9 	.word	0x00088da9

000877fc <malloc>:
   877fc:	4b02      	ldr	r3, [pc, #8]	; (87808 <malloc+0xc>)
   877fe:	4601      	mov	r1, r0
   87800:	6818      	ldr	r0, [r3, #0]
   87802:	f000 b803 	b.w	8780c <_malloc_r>
   87806:	bf00      	nop
   87808:	20070458 	.word	0x20070458

0008780c <_malloc_r>:
   8780c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87810:	f101 050b 	add.w	r5, r1, #11
   87814:	2d16      	cmp	r5, #22
   87816:	b083      	sub	sp, #12
   87818:	4606      	mov	r6, r0
   8781a:	d927      	bls.n	8786c <_malloc_r+0x60>
   8781c:	f035 0507 	bics.w	r5, r5, #7
   87820:	d427      	bmi.n	87872 <_malloc_r+0x66>
   87822:	42a9      	cmp	r1, r5
   87824:	d825      	bhi.n	87872 <_malloc_r+0x66>
   87826:	4630      	mov	r0, r6
   87828:	f000 fb80 	bl	87f2c <__malloc_lock>
   8782c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   87830:	d226      	bcs.n	87880 <_malloc_r+0x74>
   87832:	4fc1      	ldr	r7, [pc, #772]	; (87b38 <_malloc_r+0x32c>)
   87834:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   87838:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   8783c:	68dc      	ldr	r4, [r3, #12]
   8783e:	429c      	cmp	r4, r3
   87840:	f000 81d2 	beq.w	87be8 <_malloc_r+0x3dc>
   87844:	6863      	ldr	r3, [r4, #4]
   87846:	68e2      	ldr	r2, [r4, #12]
   87848:	f023 0303 	bic.w	r3, r3, #3
   8784c:	4423      	add	r3, r4
   8784e:	6858      	ldr	r0, [r3, #4]
   87850:	68a1      	ldr	r1, [r4, #8]
   87852:	f040 0501 	orr.w	r5, r0, #1
   87856:	60ca      	str	r2, [r1, #12]
   87858:	4630      	mov	r0, r6
   8785a:	6091      	str	r1, [r2, #8]
   8785c:	605d      	str	r5, [r3, #4]
   8785e:	f000 fb67 	bl	87f30 <__malloc_unlock>
   87862:	3408      	adds	r4, #8
   87864:	4620      	mov	r0, r4
   87866:	b003      	add	sp, #12
   87868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8786c:	2510      	movs	r5, #16
   8786e:	42a9      	cmp	r1, r5
   87870:	d9d9      	bls.n	87826 <_malloc_r+0x1a>
   87872:	2400      	movs	r4, #0
   87874:	230c      	movs	r3, #12
   87876:	4620      	mov	r0, r4
   87878:	6033      	str	r3, [r6, #0]
   8787a:	b003      	add	sp, #12
   8787c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87880:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   87884:	f000 8089 	beq.w	8799a <_malloc_r+0x18e>
   87888:	f1bc 0f04 	cmp.w	ip, #4
   8788c:	f200 8160 	bhi.w	87b50 <_malloc_r+0x344>
   87890:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   87894:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   87898:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8789c:	4fa6      	ldr	r7, [pc, #664]	; (87b38 <_malloc_r+0x32c>)
   8789e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   878a2:	68cc      	ldr	r4, [r1, #12]
   878a4:	42a1      	cmp	r1, r4
   878a6:	d105      	bne.n	878b4 <_malloc_r+0xa8>
   878a8:	e00c      	b.n	878c4 <_malloc_r+0xb8>
   878aa:	2b00      	cmp	r3, #0
   878ac:	da79      	bge.n	879a2 <_malloc_r+0x196>
   878ae:	68e4      	ldr	r4, [r4, #12]
   878b0:	42a1      	cmp	r1, r4
   878b2:	d007      	beq.n	878c4 <_malloc_r+0xb8>
   878b4:	6862      	ldr	r2, [r4, #4]
   878b6:	f022 0203 	bic.w	r2, r2, #3
   878ba:	1b53      	subs	r3, r2, r5
   878bc:	2b0f      	cmp	r3, #15
   878be:	ddf4      	ble.n	878aa <_malloc_r+0x9e>
   878c0:	f10c 3cff 	add.w	ip, ip, #4294967295
   878c4:	f10c 0c01 	add.w	ip, ip, #1
   878c8:	4b9b      	ldr	r3, [pc, #620]	; (87b38 <_malloc_r+0x32c>)
   878ca:	693c      	ldr	r4, [r7, #16]
   878cc:	f103 0e08 	add.w	lr, r3, #8
   878d0:	4574      	cmp	r4, lr
   878d2:	f000 817e 	beq.w	87bd2 <_malloc_r+0x3c6>
   878d6:	6861      	ldr	r1, [r4, #4]
   878d8:	f021 0103 	bic.w	r1, r1, #3
   878dc:	1b4a      	subs	r2, r1, r5
   878de:	2a0f      	cmp	r2, #15
   878e0:	f300 8164 	bgt.w	87bac <_malloc_r+0x3a0>
   878e4:	2a00      	cmp	r2, #0
   878e6:	f8c3 e014 	str.w	lr, [r3, #20]
   878ea:	f8c3 e010 	str.w	lr, [r3, #16]
   878ee:	da69      	bge.n	879c4 <_malloc_r+0x1b8>
   878f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   878f4:	f080 813a 	bcs.w	87b6c <_malloc_r+0x360>
   878f8:	08c9      	lsrs	r1, r1, #3
   878fa:	108a      	asrs	r2, r1, #2
   878fc:	f04f 0801 	mov.w	r8, #1
   87900:	fa08 f802 	lsl.w	r8, r8, r2
   87904:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   87908:	685a      	ldr	r2, [r3, #4]
   8790a:	6888      	ldr	r0, [r1, #8]
   8790c:	ea48 0202 	orr.w	r2, r8, r2
   87910:	60a0      	str	r0, [r4, #8]
   87912:	60e1      	str	r1, [r4, #12]
   87914:	605a      	str	r2, [r3, #4]
   87916:	608c      	str	r4, [r1, #8]
   87918:	60c4      	str	r4, [r0, #12]
   8791a:	ea4f 03ac 	mov.w	r3, ip, asr #2
   8791e:	2001      	movs	r0, #1
   87920:	4098      	lsls	r0, r3
   87922:	4290      	cmp	r0, r2
   87924:	d85b      	bhi.n	879de <_malloc_r+0x1d2>
   87926:	4202      	tst	r2, r0
   87928:	d106      	bne.n	87938 <_malloc_r+0x12c>
   8792a:	f02c 0c03 	bic.w	ip, ip, #3
   8792e:	0040      	lsls	r0, r0, #1
   87930:	4202      	tst	r2, r0
   87932:	f10c 0c04 	add.w	ip, ip, #4
   87936:	d0fa      	beq.n	8792e <_malloc_r+0x122>
   87938:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   8793c:	4644      	mov	r4, r8
   8793e:	46e1      	mov	r9, ip
   87940:	68e3      	ldr	r3, [r4, #12]
   87942:	429c      	cmp	r4, r3
   87944:	d107      	bne.n	87956 <_malloc_r+0x14a>
   87946:	e146      	b.n	87bd6 <_malloc_r+0x3ca>
   87948:	2a00      	cmp	r2, #0
   8794a:	f280 8157 	bge.w	87bfc <_malloc_r+0x3f0>
   8794e:	68db      	ldr	r3, [r3, #12]
   87950:	429c      	cmp	r4, r3
   87952:	f000 8140 	beq.w	87bd6 <_malloc_r+0x3ca>
   87956:	6859      	ldr	r1, [r3, #4]
   87958:	f021 0103 	bic.w	r1, r1, #3
   8795c:	1b4a      	subs	r2, r1, r5
   8795e:	2a0f      	cmp	r2, #15
   87960:	ddf2      	ble.n	87948 <_malloc_r+0x13c>
   87962:	461c      	mov	r4, r3
   87964:	f854 cf08 	ldr.w	ip, [r4, #8]!
   87968:	68d9      	ldr	r1, [r3, #12]
   8796a:	f045 0901 	orr.w	r9, r5, #1
   8796e:	f042 0801 	orr.w	r8, r2, #1
   87972:	441d      	add	r5, r3
   87974:	f8c3 9004 	str.w	r9, [r3, #4]
   87978:	4630      	mov	r0, r6
   8797a:	f8cc 100c 	str.w	r1, [ip, #12]
   8797e:	f8c1 c008 	str.w	ip, [r1, #8]
   87982:	617d      	str	r5, [r7, #20]
   87984:	613d      	str	r5, [r7, #16]
   87986:	f8c5 e00c 	str.w	lr, [r5, #12]
   8798a:	f8c5 e008 	str.w	lr, [r5, #8]
   8798e:	f8c5 8004 	str.w	r8, [r5, #4]
   87992:	50aa      	str	r2, [r5, r2]
   87994:	f000 facc 	bl	87f30 <__malloc_unlock>
   87998:	e764      	b.n	87864 <_malloc_r+0x58>
   8799a:	217e      	movs	r1, #126	; 0x7e
   8799c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   879a0:	e77c      	b.n	8789c <_malloc_r+0x90>
   879a2:	4422      	add	r2, r4
   879a4:	6850      	ldr	r0, [r2, #4]
   879a6:	68e3      	ldr	r3, [r4, #12]
   879a8:	68a1      	ldr	r1, [r4, #8]
   879aa:	f040 0501 	orr.w	r5, r0, #1
   879ae:	60cb      	str	r3, [r1, #12]
   879b0:	4630      	mov	r0, r6
   879b2:	6099      	str	r1, [r3, #8]
   879b4:	6055      	str	r5, [r2, #4]
   879b6:	f000 fabb 	bl	87f30 <__malloc_unlock>
   879ba:	3408      	adds	r4, #8
   879bc:	4620      	mov	r0, r4
   879be:	b003      	add	sp, #12
   879c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   879c4:	4421      	add	r1, r4
   879c6:	684b      	ldr	r3, [r1, #4]
   879c8:	4630      	mov	r0, r6
   879ca:	f043 0301 	orr.w	r3, r3, #1
   879ce:	604b      	str	r3, [r1, #4]
   879d0:	f000 faae 	bl	87f30 <__malloc_unlock>
   879d4:	3408      	adds	r4, #8
   879d6:	4620      	mov	r0, r4
   879d8:	b003      	add	sp, #12
   879da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   879de:	68bc      	ldr	r4, [r7, #8]
   879e0:	6863      	ldr	r3, [r4, #4]
   879e2:	f023 0903 	bic.w	r9, r3, #3
   879e6:	45a9      	cmp	r9, r5
   879e8:	d304      	bcc.n	879f4 <_malloc_r+0x1e8>
   879ea:	ebc5 0309 	rsb	r3, r5, r9
   879ee:	2b0f      	cmp	r3, #15
   879f0:	f300 8091 	bgt.w	87b16 <_malloc_r+0x30a>
   879f4:	4b51      	ldr	r3, [pc, #324]	; (87b3c <_malloc_r+0x330>)
   879f6:	4a52      	ldr	r2, [pc, #328]	; (87b40 <_malloc_r+0x334>)
   879f8:	6819      	ldr	r1, [r3, #0]
   879fa:	6813      	ldr	r3, [r2, #0]
   879fc:	eb05 0a01 	add.w	sl, r5, r1
   87a00:	3301      	adds	r3, #1
   87a02:	eb04 0b09 	add.w	fp, r4, r9
   87a06:	f000 8161 	beq.w	87ccc <_malloc_r+0x4c0>
   87a0a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   87a0e:	f10a 0a0f 	add.w	sl, sl, #15
   87a12:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   87a16:	f02a 0a0f 	bic.w	sl, sl, #15
   87a1a:	4630      	mov	r0, r6
   87a1c:	4651      	mov	r1, sl
   87a1e:	9201      	str	r2, [sp, #4]
   87a20:	f001 f94a 	bl	88cb8 <_sbrk_r>
   87a24:	f1b0 3fff 	cmp.w	r0, #4294967295
   87a28:	4680      	mov	r8, r0
   87a2a:	9a01      	ldr	r2, [sp, #4]
   87a2c:	f000 8101 	beq.w	87c32 <_malloc_r+0x426>
   87a30:	4583      	cmp	fp, r0
   87a32:	f200 80fb 	bhi.w	87c2c <_malloc_r+0x420>
   87a36:	f8df c114 	ldr.w	ip, [pc, #276]	; 87b4c <_malloc_r+0x340>
   87a3a:	45c3      	cmp	fp, r8
   87a3c:	f8dc 3000 	ldr.w	r3, [ip]
   87a40:	4453      	add	r3, sl
   87a42:	f8cc 3000 	str.w	r3, [ip]
   87a46:	f000 814a 	beq.w	87cde <_malloc_r+0x4d2>
   87a4a:	6812      	ldr	r2, [r2, #0]
   87a4c:	493c      	ldr	r1, [pc, #240]	; (87b40 <_malloc_r+0x334>)
   87a4e:	3201      	adds	r2, #1
   87a50:	bf1b      	ittet	ne
   87a52:	ebcb 0b08 	rsbne	fp, fp, r8
   87a56:	445b      	addne	r3, fp
   87a58:	f8c1 8000 	streq.w	r8, [r1]
   87a5c:	f8cc 3000 	strne.w	r3, [ip]
   87a60:	f018 0307 	ands.w	r3, r8, #7
   87a64:	f000 8114 	beq.w	87c90 <_malloc_r+0x484>
   87a68:	f1c3 0208 	rsb	r2, r3, #8
   87a6c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   87a70:	4490      	add	r8, r2
   87a72:	3308      	adds	r3, #8
   87a74:	44c2      	add	sl, r8
   87a76:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   87a7a:	ebca 0a03 	rsb	sl, sl, r3
   87a7e:	4651      	mov	r1, sl
   87a80:	4630      	mov	r0, r6
   87a82:	f8cd c004 	str.w	ip, [sp, #4]
   87a86:	f001 f917 	bl	88cb8 <_sbrk_r>
   87a8a:	1c43      	adds	r3, r0, #1
   87a8c:	f8dd c004 	ldr.w	ip, [sp, #4]
   87a90:	f000 8135 	beq.w	87cfe <_malloc_r+0x4f2>
   87a94:	ebc8 0200 	rsb	r2, r8, r0
   87a98:	4452      	add	r2, sl
   87a9a:	f042 0201 	orr.w	r2, r2, #1
   87a9e:	f8dc 3000 	ldr.w	r3, [ip]
   87aa2:	42bc      	cmp	r4, r7
   87aa4:	4453      	add	r3, sl
   87aa6:	f8c7 8008 	str.w	r8, [r7, #8]
   87aaa:	f8cc 3000 	str.w	r3, [ip]
   87aae:	f8c8 2004 	str.w	r2, [r8, #4]
   87ab2:	f8df a098 	ldr.w	sl, [pc, #152]	; 87b4c <_malloc_r+0x340>
   87ab6:	d015      	beq.n	87ae4 <_malloc_r+0x2d8>
   87ab8:	f1b9 0f0f 	cmp.w	r9, #15
   87abc:	f240 80eb 	bls.w	87c96 <_malloc_r+0x48a>
   87ac0:	6861      	ldr	r1, [r4, #4]
   87ac2:	f1a9 020c 	sub.w	r2, r9, #12
   87ac6:	f022 0207 	bic.w	r2, r2, #7
   87aca:	f001 0101 	and.w	r1, r1, #1
   87ace:	ea42 0e01 	orr.w	lr, r2, r1
   87ad2:	2005      	movs	r0, #5
   87ad4:	18a1      	adds	r1, r4, r2
   87ad6:	2a0f      	cmp	r2, #15
   87ad8:	f8c4 e004 	str.w	lr, [r4, #4]
   87adc:	6048      	str	r0, [r1, #4]
   87ade:	6088      	str	r0, [r1, #8]
   87ae0:	f200 8111 	bhi.w	87d06 <_malloc_r+0x4fa>
   87ae4:	4a17      	ldr	r2, [pc, #92]	; (87b44 <_malloc_r+0x338>)
   87ae6:	68bc      	ldr	r4, [r7, #8]
   87ae8:	6811      	ldr	r1, [r2, #0]
   87aea:	428b      	cmp	r3, r1
   87aec:	bf88      	it	hi
   87aee:	6013      	strhi	r3, [r2, #0]
   87af0:	4a15      	ldr	r2, [pc, #84]	; (87b48 <_malloc_r+0x33c>)
   87af2:	6811      	ldr	r1, [r2, #0]
   87af4:	428b      	cmp	r3, r1
   87af6:	bf88      	it	hi
   87af8:	6013      	strhi	r3, [r2, #0]
   87afa:	6862      	ldr	r2, [r4, #4]
   87afc:	f022 0203 	bic.w	r2, r2, #3
   87b00:	4295      	cmp	r5, r2
   87b02:	ebc5 0302 	rsb	r3, r5, r2
   87b06:	d801      	bhi.n	87b0c <_malloc_r+0x300>
   87b08:	2b0f      	cmp	r3, #15
   87b0a:	dc04      	bgt.n	87b16 <_malloc_r+0x30a>
   87b0c:	4630      	mov	r0, r6
   87b0e:	f000 fa0f 	bl	87f30 <__malloc_unlock>
   87b12:	2400      	movs	r4, #0
   87b14:	e6a6      	b.n	87864 <_malloc_r+0x58>
   87b16:	f045 0201 	orr.w	r2, r5, #1
   87b1a:	f043 0301 	orr.w	r3, r3, #1
   87b1e:	4425      	add	r5, r4
   87b20:	6062      	str	r2, [r4, #4]
   87b22:	4630      	mov	r0, r6
   87b24:	60bd      	str	r5, [r7, #8]
   87b26:	606b      	str	r3, [r5, #4]
   87b28:	f000 fa02 	bl	87f30 <__malloc_unlock>
   87b2c:	3408      	adds	r4, #8
   87b2e:	4620      	mov	r0, r4
   87b30:	b003      	add	sp, #12
   87b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87b36:	bf00      	nop
   87b38:	200704bc 	.word	0x200704bc
   87b3c:	20078b74 	.word	0x20078b74
   87b40:	200708c8 	.word	0x200708c8
   87b44:	20078b70 	.word	0x20078b70
   87b48:	20078b6c 	.word	0x20078b6c
   87b4c:	20078b78 	.word	0x20078b78
   87b50:	f1bc 0f14 	cmp.w	ip, #20
   87b54:	d961      	bls.n	87c1a <_malloc_r+0x40e>
   87b56:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   87b5a:	f200 808f 	bhi.w	87c7c <_malloc_r+0x470>
   87b5e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   87b62:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   87b66:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87b6a:	e697      	b.n	8789c <_malloc_r+0x90>
   87b6c:	0a4b      	lsrs	r3, r1, #9
   87b6e:	2b04      	cmp	r3, #4
   87b70:	d958      	bls.n	87c24 <_malloc_r+0x418>
   87b72:	2b14      	cmp	r3, #20
   87b74:	f200 80ad 	bhi.w	87cd2 <_malloc_r+0x4c6>
   87b78:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   87b7c:	0050      	lsls	r0, r2, #1
   87b7e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   87b82:	6883      	ldr	r3, [r0, #8]
   87b84:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 87d40 <_malloc_r+0x534>
   87b88:	4283      	cmp	r3, r0
   87b8a:	f000 808a 	beq.w	87ca2 <_malloc_r+0x496>
   87b8e:	685a      	ldr	r2, [r3, #4]
   87b90:	f022 0203 	bic.w	r2, r2, #3
   87b94:	4291      	cmp	r1, r2
   87b96:	d202      	bcs.n	87b9e <_malloc_r+0x392>
   87b98:	689b      	ldr	r3, [r3, #8]
   87b9a:	4298      	cmp	r0, r3
   87b9c:	d1f7      	bne.n	87b8e <_malloc_r+0x382>
   87b9e:	68d9      	ldr	r1, [r3, #12]
   87ba0:	687a      	ldr	r2, [r7, #4]
   87ba2:	60e1      	str	r1, [r4, #12]
   87ba4:	60a3      	str	r3, [r4, #8]
   87ba6:	608c      	str	r4, [r1, #8]
   87ba8:	60dc      	str	r4, [r3, #12]
   87baa:	e6b6      	b.n	8791a <_malloc_r+0x10e>
   87bac:	f045 0701 	orr.w	r7, r5, #1
   87bb0:	f042 0101 	orr.w	r1, r2, #1
   87bb4:	4425      	add	r5, r4
   87bb6:	6067      	str	r7, [r4, #4]
   87bb8:	4630      	mov	r0, r6
   87bba:	615d      	str	r5, [r3, #20]
   87bbc:	611d      	str	r5, [r3, #16]
   87bbe:	f8c5 e00c 	str.w	lr, [r5, #12]
   87bc2:	f8c5 e008 	str.w	lr, [r5, #8]
   87bc6:	6069      	str	r1, [r5, #4]
   87bc8:	50aa      	str	r2, [r5, r2]
   87bca:	3408      	adds	r4, #8
   87bcc:	f000 f9b0 	bl	87f30 <__malloc_unlock>
   87bd0:	e648      	b.n	87864 <_malloc_r+0x58>
   87bd2:	685a      	ldr	r2, [r3, #4]
   87bd4:	e6a1      	b.n	8791a <_malloc_r+0x10e>
   87bd6:	f109 0901 	add.w	r9, r9, #1
   87bda:	f019 0f03 	tst.w	r9, #3
   87bde:	f104 0408 	add.w	r4, r4, #8
   87be2:	f47f aead 	bne.w	87940 <_malloc_r+0x134>
   87be6:	e02d      	b.n	87c44 <_malloc_r+0x438>
   87be8:	f104 0308 	add.w	r3, r4, #8
   87bec:	6964      	ldr	r4, [r4, #20]
   87bee:	42a3      	cmp	r3, r4
   87bf0:	bf08      	it	eq
   87bf2:	f10c 0c02 	addeq.w	ip, ip, #2
   87bf6:	f43f ae67 	beq.w	878c8 <_malloc_r+0xbc>
   87bfa:	e623      	b.n	87844 <_malloc_r+0x38>
   87bfc:	4419      	add	r1, r3
   87bfe:	6848      	ldr	r0, [r1, #4]
   87c00:	461c      	mov	r4, r3
   87c02:	f854 2f08 	ldr.w	r2, [r4, #8]!
   87c06:	68db      	ldr	r3, [r3, #12]
   87c08:	f040 0501 	orr.w	r5, r0, #1
   87c0c:	604d      	str	r5, [r1, #4]
   87c0e:	4630      	mov	r0, r6
   87c10:	60d3      	str	r3, [r2, #12]
   87c12:	609a      	str	r2, [r3, #8]
   87c14:	f000 f98c 	bl	87f30 <__malloc_unlock>
   87c18:	e624      	b.n	87864 <_malloc_r+0x58>
   87c1a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   87c1e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87c22:	e63b      	b.n	8789c <_malloc_r+0x90>
   87c24:	098a      	lsrs	r2, r1, #6
   87c26:	3238      	adds	r2, #56	; 0x38
   87c28:	0050      	lsls	r0, r2, #1
   87c2a:	e7a8      	b.n	87b7e <_malloc_r+0x372>
   87c2c:	42bc      	cmp	r4, r7
   87c2e:	f43f af02 	beq.w	87a36 <_malloc_r+0x22a>
   87c32:	68bc      	ldr	r4, [r7, #8]
   87c34:	6862      	ldr	r2, [r4, #4]
   87c36:	f022 0203 	bic.w	r2, r2, #3
   87c3a:	e761      	b.n	87b00 <_malloc_r+0x2f4>
   87c3c:	f8d8 8000 	ldr.w	r8, [r8]
   87c40:	4598      	cmp	r8, r3
   87c42:	d17a      	bne.n	87d3a <_malloc_r+0x52e>
   87c44:	f01c 0f03 	tst.w	ip, #3
   87c48:	f1a8 0308 	sub.w	r3, r8, #8
   87c4c:	f10c 3cff 	add.w	ip, ip, #4294967295
   87c50:	d1f4      	bne.n	87c3c <_malloc_r+0x430>
   87c52:	687b      	ldr	r3, [r7, #4]
   87c54:	ea23 0300 	bic.w	r3, r3, r0
   87c58:	607b      	str	r3, [r7, #4]
   87c5a:	0040      	lsls	r0, r0, #1
   87c5c:	4298      	cmp	r0, r3
   87c5e:	f63f aebe 	bhi.w	879de <_malloc_r+0x1d2>
   87c62:	2800      	cmp	r0, #0
   87c64:	f43f aebb 	beq.w	879de <_malloc_r+0x1d2>
   87c68:	4203      	tst	r3, r0
   87c6a:	46cc      	mov	ip, r9
   87c6c:	f47f ae64 	bne.w	87938 <_malloc_r+0x12c>
   87c70:	0040      	lsls	r0, r0, #1
   87c72:	4203      	tst	r3, r0
   87c74:	f10c 0c04 	add.w	ip, ip, #4
   87c78:	d0fa      	beq.n	87c70 <_malloc_r+0x464>
   87c7a:	e65d      	b.n	87938 <_malloc_r+0x12c>
   87c7c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   87c80:	d819      	bhi.n	87cb6 <_malloc_r+0x4aa>
   87c82:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   87c86:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   87c8a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87c8e:	e605      	b.n	8789c <_malloc_r+0x90>
   87c90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   87c94:	e6ee      	b.n	87a74 <_malloc_r+0x268>
   87c96:	2301      	movs	r3, #1
   87c98:	f8c8 3004 	str.w	r3, [r8, #4]
   87c9c:	4644      	mov	r4, r8
   87c9e:	2200      	movs	r2, #0
   87ca0:	e72e      	b.n	87b00 <_malloc_r+0x2f4>
   87ca2:	1092      	asrs	r2, r2, #2
   87ca4:	2001      	movs	r0, #1
   87ca6:	4090      	lsls	r0, r2
   87ca8:	f8d8 2004 	ldr.w	r2, [r8, #4]
   87cac:	4619      	mov	r1, r3
   87cae:	4302      	orrs	r2, r0
   87cb0:	f8c8 2004 	str.w	r2, [r8, #4]
   87cb4:	e775      	b.n	87ba2 <_malloc_r+0x396>
   87cb6:	f240 5354 	movw	r3, #1364	; 0x554
   87cba:	459c      	cmp	ip, r3
   87cbc:	d81b      	bhi.n	87cf6 <_malloc_r+0x4ea>
   87cbe:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   87cc2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   87cc6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   87cca:	e5e7      	b.n	8789c <_malloc_r+0x90>
   87ccc:	f10a 0a10 	add.w	sl, sl, #16
   87cd0:	e6a3      	b.n	87a1a <_malloc_r+0x20e>
   87cd2:	2b54      	cmp	r3, #84	; 0x54
   87cd4:	d81f      	bhi.n	87d16 <_malloc_r+0x50a>
   87cd6:	0b0a      	lsrs	r2, r1, #12
   87cd8:	326e      	adds	r2, #110	; 0x6e
   87cda:	0050      	lsls	r0, r2, #1
   87cdc:	e74f      	b.n	87b7e <_malloc_r+0x372>
   87cde:	f3cb 010b 	ubfx	r1, fp, #0, #12
   87ce2:	2900      	cmp	r1, #0
   87ce4:	f47f aeb1 	bne.w	87a4a <_malloc_r+0x23e>
   87ce8:	eb0a 0109 	add.w	r1, sl, r9
   87cec:	68ba      	ldr	r2, [r7, #8]
   87cee:	f041 0101 	orr.w	r1, r1, #1
   87cf2:	6051      	str	r1, [r2, #4]
   87cf4:	e6f6      	b.n	87ae4 <_malloc_r+0x2d8>
   87cf6:	21fc      	movs	r1, #252	; 0xfc
   87cf8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   87cfc:	e5ce      	b.n	8789c <_malloc_r+0x90>
   87cfe:	2201      	movs	r2, #1
   87d00:	f04f 0a00 	mov.w	sl, #0
   87d04:	e6cb      	b.n	87a9e <_malloc_r+0x292>
   87d06:	f104 0108 	add.w	r1, r4, #8
   87d0a:	4630      	mov	r0, r6
   87d0c:	f7fe fe98 	bl	86a40 <_free_r>
   87d10:	f8da 3000 	ldr.w	r3, [sl]
   87d14:	e6e6      	b.n	87ae4 <_malloc_r+0x2d8>
   87d16:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   87d1a:	d803      	bhi.n	87d24 <_malloc_r+0x518>
   87d1c:	0bca      	lsrs	r2, r1, #15
   87d1e:	3277      	adds	r2, #119	; 0x77
   87d20:	0050      	lsls	r0, r2, #1
   87d22:	e72c      	b.n	87b7e <_malloc_r+0x372>
   87d24:	f240 5254 	movw	r2, #1364	; 0x554
   87d28:	4293      	cmp	r3, r2
   87d2a:	d803      	bhi.n	87d34 <_malloc_r+0x528>
   87d2c:	0c8a      	lsrs	r2, r1, #18
   87d2e:	327c      	adds	r2, #124	; 0x7c
   87d30:	0050      	lsls	r0, r2, #1
   87d32:	e724      	b.n	87b7e <_malloc_r+0x372>
   87d34:	20fc      	movs	r0, #252	; 0xfc
   87d36:	227e      	movs	r2, #126	; 0x7e
   87d38:	e721      	b.n	87b7e <_malloc_r+0x372>
   87d3a:	687b      	ldr	r3, [r7, #4]
   87d3c:	e78d      	b.n	87c5a <_malloc_r+0x44e>
   87d3e:	bf00      	nop
   87d40:	200704bc 	.word	0x200704bc

00087d44 <_mbrtowc_r>:
   87d44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   87d48:	b083      	sub	sp, #12
   87d4a:	461f      	mov	r7, r3
   87d4c:	4614      	mov	r4, r2
   87d4e:	4605      	mov	r5, r0
   87d50:	4688      	mov	r8, r1
   87d52:	9e0a      	ldr	r6, [sp, #40]	; 0x28
   87d54:	4b10      	ldr	r3, [pc, #64]	; (87d98 <_mbrtowc_r+0x54>)
   87d56:	b19a      	cbz	r2, 87d80 <_mbrtowc_r+0x3c>
   87d58:	f8d3 9000 	ldr.w	r9, [r3]
   87d5c:	f7ff fcd0 	bl	87700 <__locale_charset>
   87d60:	4641      	mov	r1, r8
   87d62:	e88d 0041 	stmia.w	sp, {r0, r6}
   87d66:	4622      	mov	r2, r4
   87d68:	463b      	mov	r3, r7
   87d6a:	4628      	mov	r0, r5
   87d6c:	47c8      	blx	r9
   87d6e:	1c43      	adds	r3, r0, #1
   87d70:	d103      	bne.n	87d7a <_mbrtowc_r+0x36>
   87d72:	2200      	movs	r2, #0
   87d74:	238a      	movs	r3, #138	; 0x8a
   87d76:	6032      	str	r2, [r6, #0]
   87d78:	602b      	str	r3, [r5, #0]
   87d7a:	b003      	add	sp, #12
   87d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87d80:	681f      	ldr	r7, [r3, #0]
   87d82:	f7ff fcbd 	bl	87700 <__locale_charset>
   87d86:	4621      	mov	r1, r4
   87d88:	e88d 0041 	stmia.w	sp, {r0, r6}
   87d8c:	4a03      	ldr	r2, [pc, #12]	; (87d9c <_mbrtowc_r+0x58>)
   87d8e:	4628      	mov	r0, r5
   87d90:	2301      	movs	r3, #1
   87d92:	47b8      	blx	r7
   87d94:	e7eb      	b.n	87d6e <_mbrtowc_r+0x2a>
   87d96:	bf00      	nop
   87d98:	200708cc 	.word	0x200708cc
   87d9c:	00089fb4 	.word	0x00089fb4

00087da0 <__ascii_mbtowc>:
   87da0:	b082      	sub	sp, #8
   87da2:	b149      	cbz	r1, 87db8 <__ascii_mbtowc+0x18>
   87da4:	b15a      	cbz	r2, 87dbe <__ascii_mbtowc+0x1e>
   87da6:	b16b      	cbz	r3, 87dc4 <__ascii_mbtowc+0x24>
   87da8:	7813      	ldrb	r3, [r2, #0]
   87daa:	600b      	str	r3, [r1, #0]
   87dac:	7810      	ldrb	r0, [r2, #0]
   87dae:	3000      	adds	r0, #0
   87db0:	bf18      	it	ne
   87db2:	2001      	movne	r0, #1
   87db4:	b002      	add	sp, #8
   87db6:	4770      	bx	lr
   87db8:	a901      	add	r1, sp, #4
   87dba:	2a00      	cmp	r2, #0
   87dbc:	d1f3      	bne.n	87da6 <__ascii_mbtowc+0x6>
   87dbe:	4610      	mov	r0, r2
   87dc0:	b002      	add	sp, #8
   87dc2:	4770      	bx	lr
   87dc4:	f06f 0001 	mvn.w	r0, #1
   87dc8:	e7f4      	b.n	87db4 <__ascii_mbtowc+0x14>
   87dca:	bf00      	nop

00087dcc <memchr>:
   87dcc:	0783      	lsls	r3, r0, #30
   87dce:	b470      	push	{r4, r5, r6}
   87dd0:	b2c9      	uxtb	r1, r1
   87dd2:	d040      	beq.n	87e56 <memchr+0x8a>
   87dd4:	1e54      	subs	r4, r2, #1
   87dd6:	b32a      	cbz	r2, 87e24 <memchr+0x58>
   87dd8:	7803      	ldrb	r3, [r0, #0]
   87dda:	428b      	cmp	r3, r1
   87ddc:	d023      	beq.n	87e26 <memchr+0x5a>
   87dde:	1c43      	adds	r3, r0, #1
   87de0:	e004      	b.n	87dec <memchr+0x20>
   87de2:	b1fc      	cbz	r4, 87e24 <memchr+0x58>
   87de4:	7805      	ldrb	r5, [r0, #0]
   87de6:	4614      	mov	r4, r2
   87de8:	428d      	cmp	r5, r1
   87dea:	d01c      	beq.n	87e26 <memchr+0x5a>
   87dec:	f013 0f03 	tst.w	r3, #3
   87df0:	4618      	mov	r0, r3
   87df2:	f104 32ff 	add.w	r2, r4, #4294967295
   87df6:	f103 0301 	add.w	r3, r3, #1
   87dfa:	d1f2      	bne.n	87de2 <memchr+0x16>
   87dfc:	2c03      	cmp	r4, #3
   87dfe:	d814      	bhi.n	87e2a <memchr+0x5e>
   87e00:	1e65      	subs	r5, r4, #1
   87e02:	b354      	cbz	r4, 87e5a <memchr+0x8e>
   87e04:	7803      	ldrb	r3, [r0, #0]
   87e06:	428b      	cmp	r3, r1
   87e08:	d00d      	beq.n	87e26 <memchr+0x5a>
   87e0a:	1c42      	adds	r2, r0, #1
   87e0c:	2300      	movs	r3, #0
   87e0e:	e002      	b.n	87e16 <memchr+0x4a>
   87e10:	7804      	ldrb	r4, [r0, #0]
   87e12:	428c      	cmp	r4, r1
   87e14:	d007      	beq.n	87e26 <memchr+0x5a>
   87e16:	42ab      	cmp	r3, r5
   87e18:	4610      	mov	r0, r2
   87e1a:	f103 0301 	add.w	r3, r3, #1
   87e1e:	f102 0201 	add.w	r2, r2, #1
   87e22:	d1f5      	bne.n	87e10 <memchr+0x44>
   87e24:	2000      	movs	r0, #0
   87e26:	bc70      	pop	{r4, r5, r6}
   87e28:	4770      	bx	lr
   87e2a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   87e2e:	4603      	mov	r3, r0
   87e30:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   87e34:	681a      	ldr	r2, [r3, #0]
   87e36:	4618      	mov	r0, r3
   87e38:	4072      	eors	r2, r6
   87e3a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   87e3e:	ea25 0202 	bic.w	r2, r5, r2
   87e42:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   87e46:	f103 0304 	add.w	r3, r3, #4
   87e4a:	d1d9      	bne.n	87e00 <memchr+0x34>
   87e4c:	3c04      	subs	r4, #4
   87e4e:	2c03      	cmp	r4, #3
   87e50:	4618      	mov	r0, r3
   87e52:	d8ef      	bhi.n	87e34 <memchr+0x68>
   87e54:	e7d4      	b.n	87e00 <memchr+0x34>
   87e56:	4614      	mov	r4, r2
   87e58:	e7d0      	b.n	87dfc <memchr+0x30>
   87e5a:	4620      	mov	r0, r4
   87e5c:	e7e3      	b.n	87e26 <memchr+0x5a>
   87e5e:	bf00      	nop

00087e60 <memmove>:
   87e60:	4288      	cmp	r0, r1
   87e62:	b4f0      	push	{r4, r5, r6, r7}
   87e64:	d910      	bls.n	87e88 <memmove+0x28>
   87e66:	188c      	adds	r4, r1, r2
   87e68:	42a0      	cmp	r0, r4
   87e6a:	d20d      	bcs.n	87e88 <memmove+0x28>
   87e6c:	1885      	adds	r5, r0, r2
   87e6e:	1e53      	subs	r3, r2, #1
   87e70:	b142      	cbz	r2, 87e84 <memmove+0x24>
   87e72:	4621      	mov	r1, r4
   87e74:	462a      	mov	r2, r5
   87e76:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   87e7a:	3b01      	subs	r3, #1
   87e7c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   87e80:	1c5c      	adds	r4, r3, #1
   87e82:	d1f8      	bne.n	87e76 <memmove+0x16>
   87e84:	bcf0      	pop	{r4, r5, r6, r7}
   87e86:	4770      	bx	lr
   87e88:	2a0f      	cmp	r2, #15
   87e8a:	d944      	bls.n	87f16 <memmove+0xb6>
   87e8c:	ea40 0301 	orr.w	r3, r0, r1
   87e90:	079b      	lsls	r3, r3, #30
   87e92:	d144      	bne.n	87f1e <memmove+0xbe>
   87e94:	f1a2 0710 	sub.w	r7, r2, #16
   87e98:	093f      	lsrs	r7, r7, #4
   87e9a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   87e9e:	3610      	adds	r6, #16
   87ea0:	460c      	mov	r4, r1
   87ea2:	4603      	mov	r3, r0
   87ea4:	6825      	ldr	r5, [r4, #0]
   87ea6:	3310      	adds	r3, #16
   87ea8:	f843 5c10 	str.w	r5, [r3, #-16]
   87eac:	6865      	ldr	r5, [r4, #4]
   87eae:	3410      	adds	r4, #16
   87eb0:	f843 5c0c 	str.w	r5, [r3, #-12]
   87eb4:	f854 5c08 	ldr.w	r5, [r4, #-8]
   87eb8:	f843 5c08 	str.w	r5, [r3, #-8]
   87ebc:	f854 5c04 	ldr.w	r5, [r4, #-4]
   87ec0:	f843 5c04 	str.w	r5, [r3, #-4]
   87ec4:	42b3      	cmp	r3, r6
   87ec6:	d1ed      	bne.n	87ea4 <memmove+0x44>
   87ec8:	1c7b      	adds	r3, r7, #1
   87eca:	f002 0c0f 	and.w	ip, r2, #15
   87ece:	011b      	lsls	r3, r3, #4
   87ed0:	f1bc 0f03 	cmp.w	ip, #3
   87ed4:	4419      	add	r1, r3
   87ed6:	4403      	add	r3, r0
   87ed8:	d923      	bls.n	87f22 <memmove+0xc2>
   87eda:	460e      	mov	r6, r1
   87edc:	461d      	mov	r5, r3
   87ede:	4664      	mov	r4, ip
   87ee0:	f856 7b04 	ldr.w	r7, [r6], #4
   87ee4:	3c04      	subs	r4, #4
   87ee6:	2c03      	cmp	r4, #3
   87ee8:	f845 7b04 	str.w	r7, [r5], #4
   87eec:	d8f8      	bhi.n	87ee0 <memmove+0x80>
   87eee:	f1ac 0404 	sub.w	r4, ip, #4
   87ef2:	f024 0403 	bic.w	r4, r4, #3
   87ef6:	3404      	adds	r4, #4
   87ef8:	f002 0203 	and.w	r2, r2, #3
   87efc:	4423      	add	r3, r4
   87efe:	4421      	add	r1, r4
   87f00:	2a00      	cmp	r2, #0
   87f02:	d0bf      	beq.n	87e84 <memmove+0x24>
   87f04:	441a      	add	r2, r3
   87f06:	f811 4b01 	ldrb.w	r4, [r1], #1
   87f0a:	f803 4b01 	strb.w	r4, [r3], #1
   87f0e:	4293      	cmp	r3, r2
   87f10:	d1f9      	bne.n	87f06 <memmove+0xa6>
   87f12:	bcf0      	pop	{r4, r5, r6, r7}
   87f14:	4770      	bx	lr
   87f16:	4603      	mov	r3, r0
   87f18:	2a00      	cmp	r2, #0
   87f1a:	d1f3      	bne.n	87f04 <memmove+0xa4>
   87f1c:	e7b2      	b.n	87e84 <memmove+0x24>
   87f1e:	4603      	mov	r3, r0
   87f20:	e7f0      	b.n	87f04 <memmove+0xa4>
   87f22:	4662      	mov	r2, ip
   87f24:	2a00      	cmp	r2, #0
   87f26:	d1ed      	bne.n	87f04 <memmove+0xa4>
   87f28:	e7ac      	b.n	87e84 <memmove+0x24>
   87f2a:	bf00      	nop

00087f2c <__malloc_lock>:
   87f2c:	4770      	bx	lr
   87f2e:	bf00      	nop

00087f30 <__malloc_unlock>:
   87f30:	4770      	bx	lr
   87f32:	bf00      	nop

00087f34 <_Balloc>:
   87f34:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
   87f36:	b570      	push	{r4, r5, r6, lr}
   87f38:	4605      	mov	r5, r0
   87f3a:	460c      	mov	r4, r1
   87f3c:	b14a      	cbz	r2, 87f52 <_Balloc+0x1e>
   87f3e:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
   87f42:	b180      	cbz	r0, 87f66 <_Balloc+0x32>
   87f44:	6801      	ldr	r1, [r0, #0]
   87f46:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   87f4a:	2200      	movs	r2, #0
   87f4c:	6102      	str	r2, [r0, #16]
   87f4e:	60c2      	str	r2, [r0, #12]
   87f50:	bd70      	pop	{r4, r5, r6, pc}
   87f52:	2221      	movs	r2, #33	; 0x21
   87f54:	2104      	movs	r1, #4
   87f56:	f001 fb8d 	bl	89674 <_calloc_r>
   87f5a:	64e8      	str	r0, [r5, #76]	; 0x4c
   87f5c:	4602      	mov	r2, r0
   87f5e:	2800      	cmp	r0, #0
   87f60:	d1ed      	bne.n	87f3e <_Balloc+0xa>
   87f62:	2000      	movs	r0, #0
   87f64:	bd70      	pop	{r4, r5, r6, pc}
   87f66:	2101      	movs	r1, #1
   87f68:	fa01 f604 	lsl.w	r6, r1, r4
   87f6c:	1d72      	adds	r2, r6, #5
   87f6e:	4628      	mov	r0, r5
   87f70:	0092      	lsls	r2, r2, #2
   87f72:	f001 fb7f 	bl	89674 <_calloc_r>
   87f76:	2800      	cmp	r0, #0
   87f78:	d0f3      	beq.n	87f62 <_Balloc+0x2e>
   87f7a:	6044      	str	r4, [r0, #4]
   87f7c:	6086      	str	r6, [r0, #8]
   87f7e:	e7e4      	b.n	87f4a <_Balloc+0x16>

00087f80 <_Bfree>:
   87f80:	b131      	cbz	r1, 87f90 <_Bfree+0x10>
   87f82:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   87f84:	684a      	ldr	r2, [r1, #4]
   87f86:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   87f8a:	6008      	str	r0, [r1, #0]
   87f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   87f90:	4770      	bx	lr
   87f92:	bf00      	nop

00087f94 <__multadd>:
   87f94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   87f98:	690f      	ldr	r7, [r1, #16]
   87f9a:	b083      	sub	sp, #12
   87f9c:	4688      	mov	r8, r1
   87f9e:	4681      	mov	r9, r0
   87fa0:	f101 0514 	add.w	r5, r1, #20
   87fa4:	2400      	movs	r4, #0
   87fa6:	682e      	ldr	r6, [r5, #0]
   87fa8:	3401      	adds	r4, #1
   87faa:	b2b1      	uxth	r1, r6
   87fac:	0c36      	lsrs	r6, r6, #16
   87fae:	fb02 3301 	mla	r3, r2, r1, r3
   87fb2:	fb02 f606 	mul.w	r6, r2, r6
   87fb6:	b299      	uxth	r1, r3
   87fb8:	eb06 4313 	add.w	r3, r6, r3, lsr #16
   87fbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
   87fc0:	42a7      	cmp	r7, r4
   87fc2:	f845 1b04 	str.w	r1, [r5], #4
   87fc6:	ea4f 4313 	mov.w	r3, r3, lsr #16
   87fca:	dcec      	bgt.n	87fa6 <__multadd+0x12>
   87fcc:	b14b      	cbz	r3, 87fe2 <__multadd+0x4e>
   87fce:	f8d8 2008 	ldr.w	r2, [r8, #8]
   87fd2:	4297      	cmp	r7, r2
   87fd4:	da09      	bge.n	87fea <__multadd+0x56>
   87fd6:	eb08 0287 	add.w	r2, r8, r7, lsl #2
   87fda:	3701      	adds	r7, #1
   87fdc:	6153      	str	r3, [r2, #20]
   87fde:	f8c8 7010 	str.w	r7, [r8, #16]
   87fe2:	4640      	mov	r0, r8
   87fe4:	b003      	add	sp, #12
   87fe6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   87fea:	f8d8 1004 	ldr.w	r1, [r8, #4]
   87fee:	4648      	mov	r0, r9
   87ff0:	3101      	adds	r1, #1
   87ff2:	9301      	str	r3, [sp, #4]
   87ff4:	f7ff ff9e 	bl	87f34 <_Balloc>
   87ff8:	f8d8 2010 	ldr.w	r2, [r8, #16]
   87ffc:	f108 010c 	add.w	r1, r8, #12
   88000:	3202      	adds	r2, #2
   88002:	4604      	mov	r4, r0
   88004:	0092      	lsls	r2, r2, #2
   88006:	300c      	adds	r0, #12
   88008:	f7fb fc8c 	bl	83924 <memcpy>
   8800c:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
   88010:	f8d8 1004 	ldr.w	r1, [r8, #4]
   88014:	9b01      	ldr	r3, [sp, #4]
   88016:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
   8801a:	f8c8 0000 	str.w	r0, [r8]
   8801e:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
   88022:	46a0      	mov	r8, r4
   88024:	e7d7      	b.n	87fd6 <__multadd+0x42>
   88026:	bf00      	nop

00088028 <__s2b>:
   88028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8802c:	4699      	mov	r9, r3
   8802e:	4b23      	ldr	r3, [pc, #140]	; (880bc <__s2b+0x94>)
   88030:	f109 0408 	add.w	r4, r9, #8
   88034:	fb83 5304 	smull	r5, r3, r3, r4
   88038:	17e4      	asrs	r4, r4, #31
   8803a:	ebc4 0363 	rsb	r3, r4, r3, asr #1
   8803e:	2b01      	cmp	r3, #1
   88040:	4607      	mov	r7, r0
   88042:	460c      	mov	r4, r1
   88044:	4690      	mov	r8, r2
   88046:	9e08      	ldr	r6, [sp, #32]
   88048:	dd35      	ble.n	880b6 <__s2b+0x8e>
   8804a:	2501      	movs	r5, #1
   8804c:	2100      	movs	r1, #0
   8804e:	006d      	lsls	r5, r5, #1
   88050:	42ab      	cmp	r3, r5
   88052:	f101 0101 	add.w	r1, r1, #1
   88056:	dcfa      	bgt.n	8804e <__s2b+0x26>
   88058:	4638      	mov	r0, r7
   8805a:	f7ff ff6b 	bl	87f34 <_Balloc>
   8805e:	2301      	movs	r3, #1
   88060:	f1b8 0f09 	cmp.w	r8, #9
   88064:	6146      	str	r6, [r0, #20]
   88066:	6103      	str	r3, [r0, #16]
   88068:	dd21      	ble.n	880ae <__s2b+0x86>
   8806a:	f104 0609 	add.w	r6, r4, #9
   8806e:	4635      	mov	r5, r6
   88070:	4444      	add	r4, r8
   88072:	f815 3b01 	ldrb.w	r3, [r5], #1
   88076:	4601      	mov	r1, r0
   88078:	3b30      	subs	r3, #48	; 0x30
   8807a:	4638      	mov	r0, r7
   8807c:	220a      	movs	r2, #10
   8807e:	f7ff ff89 	bl	87f94 <__multadd>
   88082:	42a5      	cmp	r5, r4
   88084:	d1f5      	bne.n	88072 <__s2b+0x4a>
   88086:	eb06 0408 	add.w	r4, r6, r8
   8808a:	3c08      	subs	r4, #8
   8808c:	45c1      	cmp	r9, r8
   8808e:	dd0c      	ble.n	880aa <__s2b+0x82>
   88090:	ebc8 0809 	rsb	r8, r8, r9
   88094:	44a0      	add	r8, r4
   88096:	f814 3b01 	ldrb.w	r3, [r4], #1
   8809a:	4601      	mov	r1, r0
   8809c:	3b30      	subs	r3, #48	; 0x30
   8809e:	4638      	mov	r0, r7
   880a0:	220a      	movs	r2, #10
   880a2:	f7ff ff77 	bl	87f94 <__multadd>
   880a6:	4544      	cmp	r4, r8
   880a8:	d1f5      	bne.n	88096 <__s2b+0x6e>
   880aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   880ae:	340a      	adds	r4, #10
   880b0:	f04f 0809 	mov.w	r8, #9
   880b4:	e7ea      	b.n	8808c <__s2b+0x64>
   880b6:	2100      	movs	r1, #0
   880b8:	e7ce      	b.n	88058 <__s2b+0x30>
   880ba:	bf00      	nop
   880bc:	38e38e39 	.word	0x38e38e39

000880c0 <__hi0bits>:
   880c0:	0c03      	lsrs	r3, r0, #16
   880c2:	041b      	lsls	r3, r3, #16
   880c4:	b9b3      	cbnz	r3, 880f4 <__hi0bits+0x34>
   880c6:	0400      	lsls	r0, r0, #16
   880c8:	2310      	movs	r3, #16
   880ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
   880ce:	bf04      	itt	eq
   880d0:	0200      	lsleq	r0, r0, #8
   880d2:	3308      	addeq	r3, #8
   880d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
   880d8:	bf04      	itt	eq
   880da:	0100      	lsleq	r0, r0, #4
   880dc:	3304      	addeq	r3, #4
   880de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
   880e2:	bf04      	itt	eq
   880e4:	0080      	lsleq	r0, r0, #2
   880e6:	3302      	addeq	r3, #2
   880e8:	2800      	cmp	r0, #0
   880ea:	db07      	blt.n	880fc <__hi0bits+0x3c>
   880ec:	0042      	lsls	r2, r0, #1
   880ee:	d403      	bmi.n	880f8 <__hi0bits+0x38>
   880f0:	2020      	movs	r0, #32
   880f2:	4770      	bx	lr
   880f4:	2300      	movs	r3, #0
   880f6:	e7e8      	b.n	880ca <__hi0bits+0xa>
   880f8:	1c58      	adds	r0, r3, #1
   880fa:	4770      	bx	lr
   880fc:	4618      	mov	r0, r3
   880fe:	4770      	bx	lr

00088100 <__lo0bits>:
   88100:	6803      	ldr	r3, [r0, #0]
   88102:	f013 0207 	ands.w	r2, r3, #7
   88106:	d007      	beq.n	88118 <__lo0bits+0x18>
   88108:	07d9      	lsls	r1, r3, #31
   8810a:	d420      	bmi.n	8814e <__lo0bits+0x4e>
   8810c:	079a      	lsls	r2, r3, #30
   8810e:	d420      	bmi.n	88152 <__lo0bits+0x52>
   88110:	089b      	lsrs	r3, r3, #2
   88112:	6003      	str	r3, [r0, #0]
   88114:	2002      	movs	r0, #2
   88116:	4770      	bx	lr
   88118:	b299      	uxth	r1, r3
   8811a:	b909      	cbnz	r1, 88120 <__lo0bits+0x20>
   8811c:	0c1b      	lsrs	r3, r3, #16
   8811e:	2210      	movs	r2, #16
   88120:	f013 0fff 	tst.w	r3, #255	; 0xff
   88124:	bf04      	itt	eq
   88126:	0a1b      	lsreq	r3, r3, #8
   88128:	3208      	addeq	r2, #8
   8812a:	0719      	lsls	r1, r3, #28
   8812c:	bf04      	itt	eq
   8812e:	091b      	lsreq	r3, r3, #4
   88130:	3204      	addeq	r2, #4
   88132:	0799      	lsls	r1, r3, #30
   88134:	bf04      	itt	eq
   88136:	089b      	lsreq	r3, r3, #2
   88138:	3202      	addeq	r2, #2
   8813a:	07d9      	lsls	r1, r3, #31
   8813c:	d404      	bmi.n	88148 <__lo0bits+0x48>
   8813e:	085b      	lsrs	r3, r3, #1
   88140:	d101      	bne.n	88146 <__lo0bits+0x46>
   88142:	2020      	movs	r0, #32
   88144:	4770      	bx	lr
   88146:	3201      	adds	r2, #1
   88148:	6003      	str	r3, [r0, #0]
   8814a:	4610      	mov	r0, r2
   8814c:	4770      	bx	lr
   8814e:	2000      	movs	r0, #0
   88150:	4770      	bx	lr
   88152:	085b      	lsrs	r3, r3, #1
   88154:	6003      	str	r3, [r0, #0]
   88156:	2001      	movs	r0, #1
   88158:	4770      	bx	lr
   8815a:	bf00      	nop

0008815c <__i2b>:
   8815c:	b510      	push	{r4, lr}
   8815e:	460c      	mov	r4, r1
   88160:	2101      	movs	r1, #1
   88162:	f7ff fee7 	bl	87f34 <_Balloc>
   88166:	2201      	movs	r2, #1
   88168:	6144      	str	r4, [r0, #20]
   8816a:	6102      	str	r2, [r0, #16]
   8816c:	bd10      	pop	{r4, pc}
   8816e:	bf00      	nop

00088170 <__multiply>:
   88170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88174:	690d      	ldr	r5, [r1, #16]
   88176:	f8d2 9010 	ldr.w	r9, [r2, #16]
   8817a:	b085      	sub	sp, #20
   8817c:	454d      	cmp	r5, r9
   8817e:	460c      	mov	r4, r1
   88180:	4692      	mov	sl, r2
   88182:	da04      	bge.n	8818e <__multiply+0x1e>
   88184:	462a      	mov	r2, r5
   88186:	4654      	mov	r4, sl
   88188:	464d      	mov	r5, r9
   8818a:	468a      	mov	sl, r1
   8818c:	4691      	mov	r9, r2
   8818e:	68a3      	ldr	r3, [r4, #8]
   88190:	eb05 0709 	add.w	r7, r5, r9
   88194:	6861      	ldr	r1, [r4, #4]
   88196:	429f      	cmp	r7, r3
   88198:	bfc8      	it	gt
   8819a:	3101      	addgt	r1, #1
   8819c:	f7ff feca 	bl	87f34 <_Balloc>
   881a0:	f100 0614 	add.w	r6, r0, #20
   881a4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
   881a8:	4546      	cmp	r6, r8
   881aa:	9001      	str	r0, [sp, #4]
   881ac:	d205      	bcs.n	881ba <__multiply+0x4a>
   881ae:	4633      	mov	r3, r6
   881b0:	2000      	movs	r0, #0
   881b2:	f843 0b04 	str.w	r0, [r3], #4
   881b6:	4598      	cmp	r8, r3
   881b8:	d8fb      	bhi.n	881b2 <__multiply+0x42>
   881ba:	f10a 0c14 	add.w	ip, sl, #20
   881be:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
   881c2:	3414      	adds	r4, #20
   881c4:	45cc      	cmp	ip, r9
   881c6:	9400      	str	r4, [sp, #0]
   881c8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
   881cc:	d25b      	bcs.n	88286 <__multiply+0x116>
   881ce:	f8cd 8008 	str.w	r8, [sp, #8]
   881d2:	9703      	str	r7, [sp, #12]
   881d4:	46c8      	mov	r8, r9
   881d6:	f85c 3b04 	ldr.w	r3, [ip], #4
   881da:	b29c      	uxth	r4, r3
   881dc:	b324      	cbz	r4, 88228 <__multiply+0xb8>
   881de:	9a00      	ldr	r2, [sp, #0]
   881e0:	4633      	mov	r3, r6
   881e2:	f04f 0900 	mov.w	r9, #0
   881e6:	e000      	b.n	881ea <__multiply+0x7a>
   881e8:	460b      	mov	r3, r1
   881ea:	f852 7b04 	ldr.w	r7, [r2], #4
   881ee:	6819      	ldr	r1, [r3, #0]
   881f0:	fa1f fb87 	uxth.w	fp, r7
   881f4:	fa1f fa81 	uxth.w	sl, r1
   881f8:	0c38      	lsrs	r0, r7, #16
   881fa:	0c09      	lsrs	r1, r1, #16
   881fc:	fb04 aa0b 	mla	sl, r4, fp, sl
   88200:	fb04 1000 	mla	r0, r4, r0, r1
   88204:	44d1      	add	r9, sl
   88206:	eb00 4019 	add.w	r0, r0, r9, lsr #16
   8820a:	fa1f f989 	uxth.w	r9, r9
   8820e:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
   88212:	4619      	mov	r1, r3
   88214:	4295      	cmp	r5, r2
   88216:	ea4f 4910 	mov.w	r9, r0, lsr #16
   8821a:	f841 7b04 	str.w	r7, [r1], #4
   8821e:	d8e3      	bhi.n	881e8 <__multiply+0x78>
   88220:	f8c3 9004 	str.w	r9, [r3, #4]
   88224:	f85c 3c04 	ldr.w	r3, [ip, #-4]
   88228:	ea5f 4913 	movs.w	r9, r3, lsr #16
   8822c:	d024      	beq.n	88278 <__multiply+0x108>
   8822e:	f8d6 a000 	ldr.w	sl, [r6]
   88232:	9b00      	ldr	r3, [sp, #0]
   88234:	4650      	mov	r0, sl
   88236:	4631      	mov	r1, r6
   88238:	f04f 0b00 	mov.w	fp, #0
   8823c:	e000      	b.n	88240 <__multiply+0xd0>
   8823e:	4611      	mov	r1, r2
   88240:	881a      	ldrh	r2, [r3, #0]
   88242:	0c00      	lsrs	r0, r0, #16
   88244:	fb09 0002 	mla	r0, r9, r2, r0
   88248:	fa1f fa8a 	uxth.w	sl, sl
   8824c:	4483      	add	fp, r0
   8824e:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
   88252:	460a      	mov	r2, r1
   88254:	f842 0b04 	str.w	r0, [r2], #4
   88258:	f853 7b04 	ldr.w	r7, [r3], #4
   8825c:	6848      	ldr	r0, [r1, #4]
   8825e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   88262:	b284      	uxth	r4, r0
   88264:	fb09 4a0a 	mla	sl, r9, sl, r4
   88268:	429d      	cmp	r5, r3
   8826a:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
   8826e:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
   88272:	d8e4      	bhi.n	8823e <__multiply+0xce>
   88274:	f8c1 a004 	str.w	sl, [r1, #4]
   88278:	45e0      	cmp	r8, ip
   8827a:	f106 0604 	add.w	r6, r6, #4
   8827e:	d8aa      	bhi.n	881d6 <__multiply+0x66>
   88280:	f8dd 8008 	ldr.w	r8, [sp, #8]
   88284:	9f03      	ldr	r7, [sp, #12]
   88286:	2f00      	cmp	r7, #0
   88288:	dd0a      	ble.n	882a0 <__multiply+0x130>
   8828a:	f858 3c04 	ldr.w	r3, [r8, #-4]
   8828e:	f1a8 0804 	sub.w	r8, r8, #4
   88292:	b11b      	cbz	r3, 8829c <__multiply+0x12c>
   88294:	e004      	b.n	882a0 <__multiply+0x130>
   88296:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   8829a:	b90b      	cbnz	r3, 882a0 <__multiply+0x130>
   8829c:	3f01      	subs	r7, #1
   8829e:	d1fa      	bne.n	88296 <__multiply+0x126>
   882a0:	9b01      	ldr	r3, [sp, #4]
   882a2:	4618      	mov	r0, r3
   882a4:	611f      	str	r7, [r3, #16]
   882a6:	b005      	add	sp, #20
   882a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000882ac <__pow5mult>:
   882ac:	f012 0303 	ands.w	r3, r2, #3
   882b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   882b4:	4614      	mov	r4, r2
   882b6:	4607      	mov	r7, r0
   882b8:	460e      	mov	r6, r1
   882ba:	d12c      	bne.n	88316 <__pow5mult+0x6a>
   882bc:	10a4      	asrs	r4, r4, #2
   882be:	d01c      	beq.n	882fa <__pow5mult+0x4e>
   882c0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
   882c2:	2d00      	cmp	r5, #0
   882c4:	d030      	beq.n	88328 <__pow5mult+0x7c>
   882c6:	f04f 0800 	mov.w	r8, #0
   882ca:	e004      	b.n	882d6 <__pow5mult+0x2a>
   882cc:	1064      	asrs	r4, r4, #1
   882ce:	d014      	beq.n	882fa <__pow5mult+0x4e>
   882d0:	6828      	ldr	r0, [r5, #0]
   882d2:	b1a8      	cbz	r0, 88300 <__pow5mult+0x54>
   882d4:	4605      	mov	r5, r0
   882d6:	07e3      	lsls	r3, r4, #31
   882d8:	d5f8      	bpl.n	882cc <__pow5mult+0x20>
   882da:	4638      	mov	r0, r7
   882dc:	4631      	mov	r1, r6
   882de:	462a      	mov	r2, r5
   882e0:	f7ff ff46 	bl	88170 <__multiply>
   882e4:	b1ae      	cbz	r6, 88312 <__pow5mult+0x66>
   882e6:	6872      	ldr	r2, [r6, #4]
   882e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
   882ea:	1064      	asrs	r4, r4, #1
   882ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   882f0:	6031      	str	r1, [r6, #0]
   882f2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
   882f6:	4606      	mov	r6, r0
   882f8:	d1ea      	bne.n	882d0 <__pow5mult+0x24>
   882fa:	4630      	mov	r0, r6
   882fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   88300:	4638      	mov	r0, r7
   88302:	4629      	mov	r1, r5
   88304:	462a      	mov	r2, r5
   88306:	f7ff ff33 	bl	88170 <__multiply>
   8830a:	6028      	str	r0, [r5, #0]
   8830c:	f8c0 8000 	str.w	r8, [r0]
   88310:	e7e0      	b.n	882d4 <__pow5mult+0x28>
   88312:	4606      	mov	r6, r0
   88314:	e7da      	b.n	882cc <__pow5mult+0x20>
   88316:	4a0b      	ldr	r2, [pc, #44]	; (88344 <__pow5mult+0x98>)
   88318:	3b01      	subs	r3, #1
   8831a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   8831e:	2300      	movs	r3, #0
   88320:	f7ff fe38 	bl	87f94 <__multadd>
   88324:	4606      	mov	r6, r0
   88326:	e7c9      	b.n	882bc <__pow5mult+0x10>
   88328:	2101      	movs	r1, #1
   8832a:	4638      	mov	r0, r7
   8832c:	f7ff fe02 	bl	87f34 <_Balloc>
   88330:	f240 2171 	movw	r1, #625	; 0x271
   88334:	2201      	movs	r2, #1
   88336:	2300      	movs	r3, #0
   88338:	6141      	str	r1, [r0, #20]
   8833a:	6102      	str	r2, [r0, #16]
   8833c:	4605      	mov	r5, r0
   8833e:	64b8      	str	r0, [r7, #72]	; 0x48
   88340:	6003      	str	r3, [r0, #0]
   88342:	e7c0      	b.n	882c6 <__pow5mult+0x1a>
   88344:	0008a470 	.word	0x0008a470

00088348 <__lshift>:
   88348:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8834c:	690b      	ldr	r3, [r1, #16]
   8834e:	ea4f 1a62 	mov.w	sl, r2, asr #5
   88352:	eb0a 0903 	add.w	r9, sl, r3
   88356:	688b      	ldr	r3, [r1, #8]
   88358:	f109 0601 	add.w	r6, r9, #1
   8835c:	429e      	cmp	r6, r3
   8835e:	460f      	mov	r7, r1
   88360:	4693      	mov	fp, r2
   88362:	4680      	mov	r8, r0
   88364:	6849      	ldr	r1, [r1, #4]
   88366:	dd04      	ble.n	88372 <__lshift+0x2a>
   88368:	005b      	lsls	r3, r3, #1
   8836a:	429e      	cmp	r6, r3
   8836c:	f101 0101 	add.w	r1, r1, #1
   88370:	dcfa      	bgt.n	88368 <__lshift+0x20>
   88372:	4640      	mov	r0, r8
   88374:	f7ff fdde 	bl	87f34 <_Balloc>
   88378:	f1ba 0f00 	cmp.w	sl, #0
   8837c:	f100 0414 	add.w	r4, r0, #20
   88380:	dd09      	ble.n	88396 <__lshift+0x4e>
   88382:	2300      	movs	r3, #0
   88384:	461a      	mov	r2, r3
   88386:	4625      	mov	r5, r4
   88388:	3301      	adds	r3, #1
   8838a:	4553      	cmp	r3, sl
   8838c:	f845 2b04 	str.w	r2, [r5], #4
   88390:	d1fa      	bne.n	88388 <__lshift+0x40>
   88392:	eb04 0483 	add.w	r4, r4, r3, lsl #2
   88396:	693a      	ldr	r2, [r7, #16]
   88398:	f107 0314 	add.w	r3, r7, #20
   8839c:	f01b 0b1f 	ands.w	fp, fp, #31
   883a0:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
   883a4:	d021      	beq.n	883ea <__lshift+0xa2>
   883a6:	f1cb 0a20 	rsb	sl, fp, #32
   883aa:	2200      	movs	r2, #0
   883ac:	e000      	b.n	883b0 <__lshift+0x68>
   883ae:	462c      	mov	r4, r5
   883b0:	6819      	ldr	r1, [r3, #0]
   883b2:	4625      	mov	r5, r4
   883b4:	fa01 f10b 	lsl.w	r1, r1, fp
   883b8:	430a      	orrs	r2, r1
   883ba:	f845 2b04 	str.w	r2, [r5], #4
   883be:	f853 2b04 	ldr.w	r2, [r3], #4
   883c2:	4563      	cmp	r3, ip
   883c4:	fa22 f20a 	lsr.w	r2, r2, sl
   883c8:	d3f1      	bcc.n	883ae <__lshift+0x66>
   883ca:	6062      	str	r2, [r4, #4]
   883cc:	b10a      	cbz	r2, 883d2 <__lshift+0x8a>
   883ce:	f109 0602 	add.w	r6, r9, #2
   883d2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
   883d6:	687a      	ldr	r2, [r7, #4]
   883d8:	3e01      	subs	r6, #1
   883da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   883de:	6106      	str	r6, [r0, #16]
   883e0:	6039      	str	r1, [r7, #0]
   883e2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   883e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   883ea:	f853 2b04 	ldr.w	r2, [r3], #4
   883ee:	459c      	cmp	ip, r3
   883f0:	f844 2b04 	str.w	r2, [r4], #4
   883f4:	d9ed      	bls.n	883d2 <__lshift+0x8a>
   883f6:	f853 2b04 	ldr.w	r2, [r3], #4
   883fa:	459c      	cmp	ip, r3
   883fc:	f844 2b04 	str.w	r2, [r4], #4
   88400:	d8f3      	bhi.n	883ea <__lshift+0xa2>
   88402:	e7e6      	b.n	883d2 <__lshift+0x8a>

00088404 <__mcmp>:
   88404:	6902      	ldr	r2, [r0, #16]
   88406:	690b      	ldr	r3, [r1, #16]
   88408:	b410      	push	{r4}
   8840a:	1ad2      	subs	r2, r2, r3
   8840c:	d115      	bne.n	8843a <__mcmp+0x36>
   8840e:	009b      	lsls	r3, r3, #2
   88410:	3014      	adds	r0, #20
   88412:	3114      	adds	r1, #20
   88414:	4419      	add	r1, r3
   88416:	4403      	add	r3, r0
   88418:	e001      	b.n	8841e <__mcmp+0x1a>
   8841a:	4298      	cmp	r0, r3
   8841c:	d211      	bcs.n	88442 <__mcmp+0x3e>
   8841e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   88422:	f851 4d04 	ldr.w	r4, [r1, #-4]!
   88426:	42a2      	cmp	r2, r4
   88428:	d0f7      	beq.n	8841a <__mcmp+0x16>
   8842a:	4294      	cmp	r4, r2
   8842c:	bf94      	ite	ls
   8842e:	2001      	movls	r0, #1
   88430:	f04f 30ff 	movhi.w	r0, #4294967295
   88434:	f85d 4b04 	ldr.w	r4, [sp], #4
   88438:	4770      	bx	lr
   8843a:	4610      	mov	r0, r2
   8843c:	f85d 4b04 	ldr.w	r4, [sp], #4
   88440:	4770      	bx	lr
   88442:	2000      	movs	r0, #0
   88444:	f85d 4b04 	ldr.w	r4, [sp], #4
   88448:	4770      	bx	lr
   8844a:	bf00      	nop

0008844c <__mdiff>:
   8844c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   88450:	460d      	mov	r5, r1
   88452:	4604      	mov	r4, r0
   88454:	4611      	mov	r1, r2
   88456:	4628      	mov	r0, r5
   88458:	4616      	mov	r6, r2
   8845a:	f7ff ffd3 	bl	88404 <__mcmp>
   8845e:	1e07      	subs	r7, r0, #0
   88460:	d056      	beq.n	88510 <__mdiff+0xc4>
   88462:	db4f      	blt.n	88504 <__mdiff+0xb8>
   88464:	f04f 0900 	mov.w	r9, #0
   88468:	6869      	ldr	r1, [r5, #4]
   8846a:	4620      	mov	r0, r4
   8846c:	f7ff fd62 	bl	87f34 <_Balloc>
   88470:	692f      	ldr	r7, [r5, #16]
   88472:	6932      	ldr	r2, [r6, #16]
   88474:	3514      	adds	r5, #20
   88476:	3614      	adds	r6, #20
   88478:	f8c0 900c 	str.w	r9, [r0, #12]
   8847c:	f100 0314 	add.w	r3, r0, #20
   88480:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   88484:	eb06 0882 	add.w	r8, r6, r2, lsl #2
   88488:	2100      	movs	r1, #0
   8848a:	f855 4b04 	ldr.w	r4, [r5], #4
   8848e:	f856 2b04 	ldr.w	r2, [r6], #4
   88492:	fa1f fa84 	uxth.w	sl, r4
   88496:	448a      	add	sl, r1
   88498:	fa1f f982 	uxth.w	r9, r2
   8849c:	0c11      	lsrs	r1, r2, #16
   8849e:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
   884a2:	ebc9 020a 	rsb	r2, r9, sl
   884a6:	eb01 4122 	add.w	r1, r1, r2, asr #16
   884aa:	b292      	uxth	r2, r2
   884ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   884b0:	45b0      	cmp	r8, r6
   884b2:	f843 2b04 	str.w	r2, [r3], #4
   884b6:	ea4f 4121 	mov.w	r1, r1, asr #16
   884ba:	462c      	mov	r4, r5
   884bc:	d8e5      	bhi.n	8848a <__mdiff+0x3e>
   884be:	45ac      	cmp	ip, r5
   884c0:	4698      	mov	r8, r3
   884c2:	d915      	bls.n	884f0 <__mdiff+0xa4>
   884c4:	f854 6b04 	ldr.w	r6, [r4], #4
   884c8:	b2b2      	uxth	r2, r6
   884ca:	4411      	add	r1, r2
   884cc:	0c36      	lsrs	r6, r6, #16
   884ce:	eb06 4621 	add.w	r6, r6, r1, asr #16
   884d2:	b289      	uxth	r1, r1
   884d4:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   884d8:	45a4      	cmp	ip, r4
   884da:	f843 2b04 	str.w	r2, [r3], #4
   884de:	ea4f 4126 	mov.w	r1, r6, asr #16
   884e2:	d8ef      	bhi.n	884c4 <__mdiff+0x78>
   884e4:	43eb      	mvns	r3, r5
   884e6:	4463      	add	r3, ip
   884e8:	f023 0303 	bic.w	r3, r3, #3
   884ec:	3304      	adds	r3, #4
   884ee:	4443      	add	r3, r8
   884f0:	3b04      	subs	r3, #4
   884f2:	b922      	cbnz	r2, 884fe <__mdiff+0xb2>
   884f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   884f8:	3f01      	subs	r7, #1
   884fa:	2a00      	cmp	r2, #0
   884fc:	d0fa      	beq.n	884f4 <__mdiff+0xa8>
   884fe:	6107      	str	r7, [r0, #16]
   88500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   88504:	462b      	mov	r3, r5
   88506:	f04f 0901 	mov.w	r9, #1
   8850a:	4635      	mov	r5, r6
   8850c:	461e      	mov	r6, r3
   8850e:	e7ab      	b.n	88468 <__mdiff+0x1c>
   88510:	4620      	mov	r0, r4
   88512:	4639      	mov	r1, r7
   88514:	f7ff fd0e 	bl	87f34 <_Balloc>
   88518:	2301      	movs	r3, #1
   8851a:	6147      	str	r7, [r0, #20]
   8851c:	6103      	str	r3, [r0, #16]
   8851e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   88522:	bf00      	nop

00088524 <__ulp>:
   88524:	4b0e      	ldr	r3, [pc, #56]	; (88560 <__ulp+0x3c>)
   88526:	400b      	ands	r3, r1
   88528:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   8852c:	2b00      	cmp	r3, #0
   8852e:	dd02      	ble.n	88536 <__ulp+0x12>
   88530:	4619      	mov	r1, r3
   88532:	2000      	movs	r0, #0
   88534:	4770      	bx	lr
   88536:	425b      	negs	r3, r3
   88538:	151b      	asrs	r3, r3, #20
   8853a:	2b13      	cmp	r3, #19
   8853c:	dd0a      	ble.n	88554 <__ulp+0x30>
   8853e:	2b32      	cmp	r3, #50	; 0x32
   88540:	bfdd      	ittte	le
   88542:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
   88546:	2201      	movle	r2, #1
   88548:	fa02 f303 	lslle.w	r3, r2, r3
   8854c:	2301      	movgt	r3, #1
   8854e:	2100      	movs	r1, #0
   88550:	4618      	mov	r0, r3
   88552:	4770      	bx	lr
   88554:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   88558:	fa42 f103 	asr.w	r1, r2, r3
   8855c:	2000      	movs	r0, #0
   8855e:	4770      	bx	lr
   88560:	7ff00000 	.word	0x7ff00000

00088564 <__b2d>:
   88564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88566:	6904      	ldr	r4, [r0, #16]
   88568:	f100 0614 	add.w	r6, r0, #20
   8856c:	eb06 0484 	add.w	r4, r6, r4, lsl #2
   88570:	f854 5c04 	ldr.w	r5, [r4, #-4]
   88574:	460f      	mov	r7, r1
   88576:	4628      	mov	r0, r5
   88578:	f7ff fda2 	bl	880c0 <__hi0bits>
   8857c:	f1c0 0320 	rsb	r3, r0, #32
   88580:	280a      	cmp	r0, #10
   88582:	603b      	str	r3, [r7, #0]
   88584:	f1a4 0104 	sub.w	r1, r4, #4
   88588:	dc19      	bgt.n	885be <__b2d+0x5a>
   8858a:	428e      	cmp	r6, r1
   8858c:	f1c0 070b 	rsb	r7, r0, #11
   88590:	bf38      	it	cc
   88592:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
   88596:	fa25 fc07 	lsr.w	ip, r5, r7
   8859a:	f100 0015 	add.w	r0, r0, #21
   8859e:	bf38      	it	cc
   885a0:	fa21 f707 	lsrcc.w	r7, r1, r7
   885a4:	fa05 f500 	lsl.w	r5, r5, r0
   885a8:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
   885ac:	bf28      	it	cs
   885ae:	2700      	movcs	r7, #0
   885b0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
   885b4:	ea47 0205 	orr.w	r2, r7, r5
   885b8:	4610      	mov	r0, r2
   885ba:	4619      	mov	r1, r3
   885bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   885be:	428e      	cmp	r6, r1
   885c0:	bf36      	itet	cc
   885c2:	f1a4 0108 	subcc.w	r1, r4, #8
   885c6:	2400      	movcs	r4, #0
   885c8:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
   885cc:	f1b0 070b 	subs.w	r7, r0, #11
   885d0:	d01b      	beq.n	8860a <__b2d+0xa6>
   885d2:	42b1      	cmp	r1, r6
   885d4:	bf88      	it	hi
   885d6:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
   885da:	fa05 f507 	lsl.w	r5, r5, r7
   885de:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
   885e2:	fa24 fc00 	lsr.w	ip, r4, r0
   885e6:	bf88      	it	hi
   885e8:	fa21 f000 	lsrhi.w	r0, r1, r0
   885ec:	fa04 f407 	lsl.w	r4, r4, r7
   885f0:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
   885f4:	bf98      	it	ls
   885f6:	2000      	movls	r0, #0
   885f8:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
   885fc:	ea45 030c 	orr.w	r3, r5, ip
   88600:	ea40 0204 	orr.w	r2, r0, r4
   88604:	4610      	mov	r0, r2
   88606:	4619      	mov	r1, r3
   88608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8860a:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
   8860e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
   88612:	4622      	mov	r2, r4
   88614:	4610      	mov	r0, r2
   88616:	4619      	mov	r1, r3
   88618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8861a:	bf00      	nop

0008861c <__d2b>:
   8861c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   88620:	2101      	movs	r1, #1
   88622:	b083      	sub	sp, #12
   88624:	461d      	mov	r5, r3
   88626:	f3c3 560a 	ubfx	r6, r3, #20, #11
   8862a:	4614      	mov	r4, r2
   8862c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   8862e:	f7ff fc81 	bl	87f34 <_Balloc>
   88632:	f3c5 0313 	ubfx	r3, r5, #0, #20
   88636:	4680      	mov	r8, r0
   88638:	b10e      	cbz	r6, 8863e <__d2b+0x22>
   8863a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8863e:	9301      	str	r3, [sp, #4]
   88640:	b324      	cbz	r4, 8868c <__d2b+0x70>
   88642:	a802      	add	r0, sp, #8
   88644:	f840 4d08 	str.w	r4, [r0, #-8]!
   88648:	4668      	mov	r0, sp
   8864a:	f7ff fd59 	bl	88100 <__lo0bits>
   8864e:	2800      	cmp	r0, #0
   88650:	d135      	bne.n	886be <__d2b+0xa2>
   88652:	e89d 000c 	ldmia.w	sp, {r2, r3}
   88656:	f8c8 2014 	str.w	r2, [r8, #20]
   8865a:	2b00      	cmp	r3, #0
   8865c:	bf0c      	ite	eq
   8865e:	2401      	moveq	r4, #1
   88660:	2402      	movne	r4, #2
   88662:	f8c8 3018 	str.w	r3, [r8, #24]
   88666:	f8c8 4010 	str.w	r4, [r8, #16]
   8866a:	b9de      	cbnz	r6, 886a4 <__d2b+0x88>
   8866c:	eb08 0384 	add.w	r3, r8, r4, lsl #2
   88670:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   88674:	6038      	str	r0, [r7, #0]
   88676:	6918      	ldr	r0, [r3, #16]
   88678:	f7ff fd22 	bl	880c0 <__hi0bits>
   8867c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8867e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   88682:	6018      	str	r0, [r3, #0]
   88684:	4640      	mov	r0, r8
   88686:	b003      	add	sp, #12
   88688:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8868c:	a801      	add	r0, sp, #4
   8868e:	f7ff fd37 	bl	88100 <__lo0bits>
   88692:	9b01      	ldr	r3, [sp, #4]
   88694:	2401      	movs	r4, #1
   88696:	3020      	adds	r0, #32
   88698:	f8c8 3014 	str.w	r3, [r8, #20]
   8869c:	f8c8 4010 	str.w	r4, [r8, #16]
   886a0:	2e00      	cmp	r6, #0
   886a2:	d0e3      	beq.n	8866c <__d2b+0x50>
   886a4:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
   886a8:	eb09 0300 	add.w	r3, r9, r0
   886ac:	603b      	str	r3, [r7, #0]
   886ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   886b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   886b4:	6018      	str	r0, [r3, #0]
   886b6:	4640      	mov	r0, r8
   886b8:	b003      	add	sp, #12
   886ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   886be:	9b01      	ldr	r3, [sp, #4]
   886c0:	f1c0 0120 	rsb	r1, r0, #32
   886c4:	fa03 f101 	lsl.w	r1, r3, r1
   886c8:	40c3      	lsrs	r3, r0
   886ca:	9a00      	ldr	r2, [sp, #0]
   886cc:	9301      	str	r3, [sp, #4]
   886ce:	430a      	orrs	r2, r1
   886d0:	f8c8 2014 	str.w	r2, [r8, #20]
   886d4:	e7c1      	b.n	8865a <__d2b+0x3e>
   886d6:	bf00      	nop

000886d8 <__ratio>:
   886d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   886da:	b083      	sub	sp, #12
   886dc:	460e      	mov	r6, r1
   886de:	4669      	mov	r1, sp
   886e0:	4607      	mov	r7, r0
   886e2:	f7ff ff3f 	bl	88564 <__b2d>
   886e6:	4604      	mov	r4, r0
   886e8:	460d      	mov	r5, r1
   886ea:	4630      	mov	r0, r6
   886ec:	a901      	add	r1, sp, #4
   886ee:	f7ff ff39 	bl	88564 <__b2d>
   886f2:	693f      	ldr	r7, [r7, #16]
   886f4:	6936      	ldr	r6, [r6, #16]
   886f6:	4602      	mov	r2, r0
   886f8:	460b      	mov	r3, r1
   886fa:	ebc6 0e07 	rsb	lr, r6, r7
   886fe:	e89d 0003 	ldmia.w	sp, {r0, r1}
   88702:	1a41      	subs	r1, r0, r1
   88704:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
   88708:	f1be 0f00 	cmp.w	lr, #0
   8870c:	dd08      	ble.n	88720 <__ratio+0x48>
   8870e:	eb05 510e 	add.w	r1, r5, lr, lsl #20
   88712:	460d      	mov	r5, r1
   88714:	4620      	mov	r0, r4
   88716:	4629      	mov	r1, r5
   88718:	f7fa fc5e 	bl	82fd8 <__aeabi_ddiv>
   8871c:	b003      	add	sp, #12
   8871e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   88720:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
   88724:	463b      	mov	r3, r7
   88726:	e7f5      	b.n	88714 <__ratio+0x3c>

00088728 <__copybits>:
   88728:	b470      	push	{r4, r5, r6}
   8872a:	6915      	ldr	r5, [r2, #16]
   8872c:	f102 0314 	add.w	r3, r2, #20
   88730:	3901      	subs	r1, #1
   88732:	114e      	asrs	r6, r1, #5
   88734:	eb03 0585 	add.w	r5, r3, r5, lsl #2
   88738:	3601      	adds	r6, #1
   8873a:	42ab      	cmp	r3, r5
   8873c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
   88740:	d20c      	bcs.n	8875c <__copybits+0x34>
   88742:	4601      	mov	r1, r0
   88744:	f853 4b04 	ldr.w	r4, [r3], #4
   88748:	429d      	cmp	r5, r3
   8874a:	f841 4b04 	str.w	r4, [r1], #4
   8874e:	d8f9      	bhi.n	88744 <__copybits+0x1c>
   88750:	1aab      	subs	r3, r5, r2
   88752:	3b15      	subs	r3, #21
   88754:	f023 0303 	bic.w	r3, r3, #3
   88758:	3304      	adds	r3, #4
   8875a:	4418      	add	r0, r3
   8875c:	4286      	cmp	r6, r0
   8875e:	d904      	bls.n	8876a <__copybits+0x42>
   88760:	2300      	movs	r3, #0
   88762:	f840 3b04 	str.w	r3, [r0], #4
   88766:	4286      	cmp	r6, r0
   88768:	d8fb      	bhi.n	88762 <__copybits+0x3a>
   8876a:	bc70      	pop	{r4, r5, r6}
   8876c:	4770      	bx	lr
   8876e:	bf00      	nop

00088770 <__any_on>:
   88770:	6903      	ldr	r3, [r0, #16]
   88772:	114a      	asrs	r2, r1, #5
   88774:	4293      	cmp	r3, r2
   88776:	b410      	push	{r4}
   88778:	f100 0414 	add.w	r4, r0, #20
   8877c:	da10      	bge.n	887a0 <__any_on+0x30>
   8877e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
   88782:	429c      	cmp	r4, r3
   88784:	d221      	bcs.n	887ca <__any_on+0x5a>
   88786:	f853 0c04 	ldr.w	r0, [r3, #-4]
   8878a:	3b04      	subs	r3, #4
   8878c:	b118      	cbz	r0, 88796 <__any_on+0x26>
   8878e:	e015      	b.n	887bc <__any_on+0x4c>
   88790:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   88794:	b992      	cbnz	r2, 887bc <__any_on+0x4c>
   88796:	429c      	cmp	r4, r3
   88798:	d3fa      	bcc.n	88790 <__any_on+0x20>
   8879a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8879e:	4770      	bx	lr
   887a0:	dd10      	ble.n	887c4 <__any_on+0x54>
   887a2:	f011 011f 	ands.w	r1, r1, #31
   887a6:	d00d      	beq.n	887c4 <__any_on+0x54>
   887a8:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
   887ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
   887b0:	fa20 f201 	lsr.w	r2, r0, r1
   887b4:	fa02 f101 	lsl.w	r1, r2, r1
   887b8:	4281      	cmp	r1, r0
   887ba:	d0e2      	beq.n	88782 <__any_on+0x12>
   887bc:	2001      	movs	r0, #1
   887be:	f85d 4b04 	ldr.w	r4, [sp], #4
   887c2:	4770      	bx	lr
   887c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
   887c8:	e7db      	b.n	88782 <__any_on+0x12>
   887ca:	2000      	movs	r0, #0
   887cc:	e7e5      	b.n	8879a <__any_on+0x2a>
   887ce:	bf00      	nop

000887d0 <_realloc_r>:
   887d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   887d4:	460c      	mov	r4, r1
   887d6:	b083      	sub	sp, #12
   887d8:	4690      	mov	r8, r2
   887da:	4681      	mov	r9, r0
   887dc:	2900      	cmp	r1, #0
   887de:	f000 80ba 	beq.w	88956 <_realloc_r+0x186>
   887e2:	f7ff fba3 	bl	87f2c <__malloc_lock>
   887e6:	f108 060b 	add.w	r6, r8, #11
   887ea:	f854 3c04 	ldr.w	r3, [r4, #-4]
   887ee:	2e16      	cmp	r6, #22
   887f0:	f023 0503 	bic.w	r5, r3, #3
   887f4:	f1a4 0708 	sub.w	r7, r4, #8
   887f8:	d84b      	bhi.n	88892 <_realloc_r+0xc2>
   887fa:	2110      	movs	r1, #16
   887fc:	460e      	mov	r6, r1
   887fe:	45b0      	cmp	r8, r6
   88800:	d84c      	bhi.n	8889c <_realloc_r+0xcc>
   88802:	428d      	cmp	r5, r1
   88804:	da51      	bge.n	888aa <_realloc_r+0xda>
   88806:	f8df b384 	ldr.w	fp, [pc, #900]	; 88b8c <_realloc_r+0x3bc>
   8880a:	1978      	adds	r0, r7, r5
   8880c:	f8db e008 	ldr.w	lr, [fp, #8]
   88810:	4586      	cmp	lr, r0
   88812:	f000 80a6 	beq.w	88962 <_realloc_r+0x192>
   88816:	6842      	ldr	r2, [r0, #4]
   88818:	f022 0c01 	bic.w	ip, r2, #1
   8881c:	4484      	add	ip, r0
   8881e:	f8dc c004 	ldr.w	ip, [ip, #4]
   88822:	f01c 0f01 	tst.w	ip, #1
   88826:	d054      	beq.n	888d2 <_realloc_r+0x102>
   88828:	2200      	movs	r2, #0
   8882a:	4610      	mov	r0, r2
   8882c:	07db      	lsls	r3, r3, #31
   8882e:	d46f      	bmi.n	88910 <_realloc_r+0x140>
   88830:	f854 3c08 	ldr.w	r3, [r4, #-8]
   88834:	ebc3 0a07 	rsb	sl, r3, r7
   88838:	f8da 3004 	ldr.w	r3, [sl, #4]
   8883c:	f023 0303 	bic.w	r3, r3, #3
   88840:	442b      	add	r3, r5
   88842:	2800      	cmp	r0, #0
   88844:	d062      	beq.n	8890c <_realloc_r+0x13c>
   88846:	4570      	cmp	r0, lr
   88848:	f000 80e9 	beq.w	88a1e <_realloc_r+0x24e>
   8884c:	eb02 0e03 	add.w	lr, r2, r3
   88850:	458e      	cmp	lr, r1
   88852:	db5b      	blt.n	8890c <_realloc_r+0x13c>
   88854:	68c3      	ldr	r3, [r0, #12]
   88856:	6882      	ldr	r2, [r0, #8]
   88858:	46d0      	mov	r8, sl
   8885a:	60d3      	str	r3, [r2, #12]
   8885c:	609a      	str	r2, [r3, #8]
   8885e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   88862:	f8da 300c 	ldr.w	r3, [sl, #12]
   88866:	1f2a      	subs	r2, r5, #4
   88868:	2a24      	cmp	r2, #36	; 0x24
   8886a:	60cb      	str	r3, [r1, #12]
   8886c:	6099      	str	r1, [r3, #8]
   8886e:	f200 8123 	bhi.w	88ab8 <_realloc_r+0x2e8>
   88872:	2a13      	cmp	r2, #19
   88874:	f240 80b0 	bls.w	889d8 <_realloc_r+0x208>
   88878:	6823      	ldr	r3, [r4, #0]
   8887a:	2a1b      	cmp	r2, #27
   8887c:	f8ca 3008 	str.w	r3, [sl, #8]
   88880:	6863      	ldr	r3, [r4, #4]
   88882:	f8ca 300c 	str.w	r3, [sl, #12]
   88886:	f200 812b 	bhi.w	88ae0 <_realloc_r+0x310>
   8888a:	3408      	adds	r4, #8
   8888c:	f10a 0310 	add.w	r3, sl, #16
   88890:	e0a3      	b.n	889da <_realloc_r+0x20a>
   88892:	f026 0607 	bic.w	r6, r6, #7
   88896:	2e00      	cmp	r6, #0
   88898:	4631      	mov	r1, r6
   8889a:	dab0      	bge.n	887fe <_realloc_r+0x2e>
   8889c:	230c      	movs	r3, #12
   8889e:	2000      	movs	r0, #0
   888a0:	f8c9 3000 	str.w	r3, [r9]
   888a4:	b003      	add	sp, #12
   888a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   888aa:	46a0      	mov	r8, r4
   888ac:	1baa      	subs	r2, r5, r6
   888ae:	2a0f      	cmp	r2, #15
   888b0:	f003 0301 	and.w	r3, r3, #1
   888b4:	d81a      	bhi.n	888ec <_realloc_r+0x11c>
   888b6:	432b      	orrs	r3, r5
   888b8:	607b      	str	r3, [r7, #4]
   888ba:	443d      	add	r5, r7
   888bc:	686b      	ldr	r3, [r5, #4]
   888be:	f043 0301 	orr.w	r3, r3, #1
   888c2:	606b      	str	r3, [r5, #4]
   888c4:	4648      	mov	r0, r9
   888c6:	f7ff fb33 	bl	87f30 <__malloc_unlock>
   888ca:	4640      	mov	r0, r8
   888cc:	b003      	add	sp, #12
   888ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   888d2:	f022 0203 	bic.w	r2, r2, #3
   888d6:	eb02 0c05 	add.w	ip, r2, r5
   888da:	458c      	cmp	ip, r1
   888dc:	dba6      	blt.n	8882c <_realloc_r+0x5c>
   888de:	68c2      	ldr	r2, [r0, #12]
   888e0:	6881      	ldr	r1, [r0, #8]
   888e2:	46a0      	mov	r8, r4
   888e4:	60ca      	str	r2, [r1, #12]
   888e6:	4665      	mov	r5, ip
   888e8:	6091      	str	r1, [r2, #8]
   888ea:	e7df      	b.n	888ac <_realloc_r+0xdc>
   888ec:	19b9      	adds	r1, r7, r6
   888ee:	4333      	orrs	r3, r6
   888f0:	f042 0001 	orr.w	r0, r2, #1
   888f4:	607b      	str	r3, [r7, #4]
   888f6:	440a      	add	r2, r1
   888f8:	6048      	str	r0, [r1, #4]
   888fa:	6853      	ldr	r3, [r2, #4]
   888fc:	3108      	adds	r1, #8
   888fe:	f043 0301 	orr.w	r3, r3, #1
   88902:	6053      	str	r3, [r2, #4]
   88904:	4648      	mov	r0, r9
   88906:	f7fe f89b 	bl	86a40 <_free_r>
   8890a:	e7db      	b.n	888c4 <_realloc_r+0xf4>
   8890c:	428b      	cmp	r3, r1
   8890e:	da33      	bge.n	88978 <_realloc_r+0x1a8>
   88910:	4641      	mov	r1, r8
   88912:	4648      	mov	r0, r9
   88914:	f7fe ff7a 	bl	8780c <_malloc_r>
   88918:	4680      	mov	r8, r0
   8891a:	2800      	cmp	r0, #0
   8891c:	d0d2      	beq.n	888c4 <_realloc_r+0xf4>
   8891e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   88922:	f1a0 0108 	sub.w	r1, r0, #8
   88926:	f023 0201 	bic.w	r2, r3, #1
   8892a:	443a      	add	r2, r7
   8892c:	4291      	cmp	r1, r2
   8892e:	f000 80bc 	beq.w	88aaa <_realloc_r+0x2da>
   88932:	1f2a      	subs	r2, r5, #4
   88934:	2a24      	cmp	r2, #36	; 0x24
   88936:	d86e      	bhi.n	88a16 <_realloc_r+0x246>
   88938:	2a13      	cmp	r2, #19
   8893a:	d842      	bhi.n	889c2 <_realloc_r+0x1f2>
   8893c:	4603      	mov	r3, r0
   8893e:	4622      	mov	r2, r4
   88940:	6811      	ldr	r1, [r2, #0]
   88942:	6019      	str	r1, [r3, #0]
   88944:	6851      	ldr	r1, [r2, #4]
   88946:	6059      	str	r1, [r3, #4]
   88948:	6892      	ldr	r2, [r2, #8]
   8894a:	609a      	str	r2, [r3, #8]
   8894c:	4621      	mov	r1, r4
   8894e:	4648      	mov	r0, r9
   88950:	f7fe f876 	bl	86a40 <_free_r>
   88954:	e7b6      	b.n	888c4 <_realloc_r+0xf4>
   88956:	4611      	mov	r1, r2
   88958:	b003      	add	sp, #12
   8895a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8895e:	f7fe bf55 	b.w	8780c <_malloc_r>
   88962:	f8de 2004 	ldr.w	r2, [lr, #4]
   88966:	f106 0c10 	add.w	ip, r6, #16
   8896a:	f022 0203 	bic.w	r2, r2, #3
   8896e:	1950      	adds	r0, r2, r5
   88970:	4560      	cmp	r0, ip
   88972:	da3d      	bge.n	889f0 <_realloc_r+0x220>
   88974:	4670      	mov	r0, lr
   88976:	e759      	b.n	8882c <_realloc_r+0x5c>
   88978:	46d0      	mov	r8, sl
   8897a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   8897e:	f8da 100c 	ldr.w	r1, [sl, #12]
   88982:	1f2a      	subs	r2, r5, #4
   88984:	2a24      	cmp	r2, #36	; 0x24
   88986:	60c1      	str	r1, [r0, #12]
   88988:	6088      	str	r0, [r1, #8]
   8898a:	f200 80a0 	bhi.w	88ace <_realloc_r+0x2fe>
   8898e:	2a13      	cmp	r2, #19
   88990:	f240 809b 	bls.w	88aca <_realloc_r+0x2fa>
   88994:	6821      	ldr	r1, [r4, #0]
   88996:	2a1b      	cmp	r2, #27
   88998:	f8ca 1008 	str.w	r1, [sl, #8]
   8899c:	6861      	ldr	r1, [r4, #4]
   8899e:	f8ca 100c 	str.w	r1, [sl, #12]
   889a2:	f200 80b2 	bhi.w	88b0a <_realloc_r+0x33a>
   889a6:	3408      	adds	r4, #8
   889a8:	f10a 0210 	add.w	r2, sl, #16
   889ac:	6821      	ldr	r1, [r4, #0]
   889ae:	461d      	mov	r5, r3
   889b0:	6011      	str	r1, [r2, #0]
   889b2:	6861      	ldr	r1, [r4, #4]
   889b4:	4657      	mov	r7, sl
   889b6:	6051      	str	r1, [r2, #4]
   889b8:	68a3      	ldr	r3, [r4, #8]
   889ba:	6093      	str	r3, [r2, #8]
   889bc:	f8da 3004 	ldr.w	r3, [sl, #4]
   889c0:	e774      	b.n	888ac <_realloc_r+0xdc>
   889c2:	6823      	ldr	r3, [r4, #0]
   889c4:	2a1b      	cmp	r2, #27
   889c6:	6003      	str	r3, [r0, #0]
   889c8:	6863      	ldr	r3, [r4, #4]
   889ca:	6043      	str	r3, [r0, #4]
   889cc:	d862      	bhi.n	88a94 <_realloc_r+0x2c4>
   889ce:	f100 0308 	add.w	r3, r0, #8
   889d2:	f104 0208 	add.w	r2, r4, #8
   889d6:	e7b3      	b.n	88940 <_realloc_r+0x170>
   889d8:	4643      	mov	r3, r8
   889da:	6822      	ldr	r2, [r4, #0]
   889dc:	4675      	mov	r5, lr
   889de:	601a      	str	r2, [r3, #0]
   889e0:	6862      	ldr	r2, [r4, #4]
   889e2:	4657      	mov	r7, sl
   889e4:	605a      	str	r2, [r3, #4]
   889e6:	68a2      	ldr	r2, [r4, #8]
   889e8:	609a      	str	r2, [r3, #8]
   889ea:	f8da 3004 	ldr.w	r3, [sl, #4]
   889ee:	e75d      	b.n	888ac <_realloc_r+0xdc>
   889f0:	1b83      	subs	r3, r0, r6
   889f2:	4437      	add	r7, r6
   889f4:	f043 0301 	orr.w	r3, r3, #1
   889f8:	f8cb 7008 	str.w	r7, [fp, #8]
   889fc:	607b      	str	r3, [r7, #4]
   889fe:	f854 3c04 	ldr.w	r3, [r4, #-4]
   88a02:	4648      	mov	r0, r9
   88a04:	f003 0301 	and.w	r3, r3, #1
   88a08:	431e      	orrs	r6, r3
   88a0a:	f844 6c04 	str.w	r6, [r4, #-4]
   88a0e:	f7ff fa8f 	bl	87f30 <__malloc_unlock>
   88a12:	4620      	mov	r0, r4
   88a14:	e75a      	b.n	888cc <_realloc_r+0xfc>
   88a16:	4621      	mov	r1, r4
   88a18:	f7ff fa22 	bl	87e60 <memmove>
   88a1c:	e796      	b.n	8894c <_realloc_r+0x17c>
   88a1e:	eb02 0c03 	add.w	ip, r2, r3
   88a22:	f106 0210 	add.w	r2, r6, #16
   88a26:	4594      	cmp	ip, r2
   88a28:	f6ff af70 	blt.w	8890c <_realloc_r+0x13c>
   88a2c:	4657      	mov	r7, sl
   88a2e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   88a32:	f8da 300c 	ldr.w	r3, [sl, #12]
   88a36:	1f2a      	subs	r2, r5, #4
   88a38:	2a24      	cmp	r2, #36	; 0x24
   88a3a:	60cb      	str	r3, [r1, #12]
   88a3c:	6099      	str	r1, [r3, #8]
   88a3e:	f200 8086 	bhi.w	88b4e <_realloc_r+0x37e>
   88a42:	2a13      	cmp	r2, #19
   88a44:	d977      	bls.n	88b36 <_realloc_r+0x366>
   88a46:	6823      	ldr	r3, [r4, #0]
   88a48:	2a1b      	cmp	r2, #27
   88a4a:	f8ca 3008 	str.w	r3, [sl, #8]
   88a4e:	6863      	ldr	r3, [r4, #4]
   88a50:	f8ca 300c 	str.w	r3, [sl, #12]
   88a54:	f200 8084 	bhi.w	88b60 <_realloc_r+0x390>
   88a58:	3408      	adds	r4, #8
   88a5a:	f10a 0310 	add.w	r3, sl, #16
   88a5e:	6822      	ldr	r2, [r4, #0]
   88a60:	601a      	str	r2, [r3, #0]
   88a62:	6862      	ldr	r2, [r4, #4]
   88a64:	605a      	str	r2, [r3, #4]
   88a66:	68a2      	ldr	r2, [r4, #8]
   88a68:	609a      	str	r2, [r3, #8]
   88a6a:	ebc6 020c 	rsb	r2, r6, ip
   88a6e:	eb0a 0306 	add.w	r3, sl, r6
   88a72:	f042 0201 	orr.w	r2, r2, #1
   88a76:	f8cb 3008 	str.w	r3, [fp, #8]
   88a7a:	605a      	str	r2, [r3, #4]
   88a7c:	f8da 3004 	ldr.w	r3, [sl, #4]
   88a80:	4648      	mov	r0, r9
   88a82:	f003 0301 	and.w	r3, r3, #1
   88a86:	431e      	orrs	r6, r3
   88a88:	f8ca 6004 	str.w	r6, [sl, #4]
   88a8c:	f7ff fa50 	bl	87f30 <__malloc_unlock>
   88a90:	4638      	mov	r0, r7
   88a92:	e71b      	b.n	888cc <_realloc_r+0xfc>
   88a94:	68a3      	ldr	r3, [r4, #8]
   88a96:	2a24      	cmp	r2, #36	; 0x24
   88a98:	6083      	str	r3, [r0, #8]
   88a9a:	68e3      	ldr	r3, [r4, #12]
   88a9c:	60c3      	str	r3, [r0, #12]
   88a9e:	d02b      	beq.n	88af8 <_realloc_r+0x328>
   88aa0:	f100 0310 	add.w	r3, r0, #16
   88aa4:	f104 0210 	add.w	r2, r4, #16
   88aa8:	e74a      	b.n	88940 <_realloc_r+0x170>
   88aaa:	f850 2c04 	ldr.w	r2, [r0, #-4]
   88aae:	46a0      	mov	r8, r4
   88ab0:	f022 0203 	bic.w	r2, r2, #3
   88ab4:	4415      	add	r5, r2
   88ab6:	e6f9      	b.n	888ac <_realloc_r+0xdc>
   88ab8:	4621      	mov	r1, r4
   88aba:	4640      	mov	r0, r8
   88abc:	4675      	mov	r5, lr
   88abe:	4657      	mov	r7, sl
   88ac0:	f7ff f9ce 	bl	87e60 <memmove>
   88ac4:	f8da 3004 	ldr.w	r3, [sl, #4]
   88ac8:	e6f0      	b.n	888ac <_realloc_r+0xdc>
   88aca:	4642      	mov	r2, r8
   88acc:	e76e      	b.n	889ac <_realloc_r+0x1dc>
   88ace:	4621      	mov	r1, r4
   88ad0:	4640      	mov	r0, r8
   88ad2:	461d      	mov	r5, r3
   88ad4:	4657      	mov	r7, sl
   88ad6:	f7ff f9c3 	bl	87e60 <memmove>
   88ada:	f8da 3004 	ldr.w	r3, [sl, #4]
   88ade:	e6e5      	b.n	888ac <_realloc_r+0xdc>
   88ae0:	68a3      	ldr	r3, [r4, #8]
   88ae2:	2a24      	cmp	r2, #36	; 0x24
   88ae4:	f8ca 3010 	str.w	r3, [sl, #16]
   88ae8:	68e3      	ldr	r3, [r4, #12]
   88aea:	f8ca 3014 	str.w	r3, [sl, #20]
   88aee:	d018      	beq.n	88b22 <_realloc_r+0x352>
   88af0:	3410      	adds	r4, #16
   88af2:	f10a 0318 	add.w	r3, sl, #24
   88af6:	e770      	b.n	889da <_realloc_r+0x20a>
   88af8:	6922      	ldr	r2, [r4, #16]
   88afa:	f100 0318 	add.w	r3, r0, #24
   88afe:	6102      	str	r2, [r0, #16]
   88b00:	6961      	ldr	r1, [r4, #20]
   88b02:	f104 0218 	add.w	r2, r4, #24
   88b06:	6141      	str	r1, [r0, #20]
   88b08:	e71a      	b.n	88940 <_realloc_r+0x170>
   88b0a:	68a1      	ldr	r1, [r4, #8]
   88b0c:	2a24      	cmp	r2, #36	; 0x24
   88b0e:	f8ca 1010 	str.w	r1, [sl, #16]
   88b12:	68e1      	ldr	r1, [r4, #12]
   88b14:	f8ca 1014 	str.w	r1, [sl, #20]
   88b18:	d00f      	beq.n	88b3a <_realloc_r+0x36a>
   88b1a:	3410      	adds	r4, #16
   88b1c:	f10a 0218 	add.w	r2, sl, #24
   88b20:	e744      	b.n	889ac <_realloc_r+0x1dc>
   88b22:	6922      	ldr	r2, [r4, #16]
   88b24:	f10a 0320 	add.w	r3, sl, #32
   88b28:	f8ca 2018 	str.w	r2, [sl, #24]
   88b2c:	6962      	ldr	r2, [r4, #20]
   88b2e:	3418      	adds	r4, #24
   88b30:	f8ca 201c 	str.w	r2, [sl, #28]
   88b34:	e751      	b.n	889da <_realloc_r+0x20a>
   88b36:	463b      	mov	r3, r7
   88b38:	e791      	b.n	88a5e <_realloc_r+0x28e>
   88b3a:	6921      	ldr	r1, [r4, #16]
   88b3c:	f10a 0220 	add.w	r2, sl, #32
   88b40:	f8ca 1018 	str.w	r1, [sl, #24]
   88b44:	6961      	ldr	r1, [r4, #20]
   88b46:	3418      	adds	r4, #24
   88b48:	f8ca 101c 	str.w	r1, [sl, #28]
   88b4c:	e72e      	b.n	889ac <_realloc_r+0x1dc>
   88b4e:	4621      	mov	r1, r4
   88b50:	4638      	mov	r0, r7
   88b52:	f8cd c004 	str.w	ip, [sp, #4]
   88b56:	f7ff f983 	bl	87e60 <memmove>
   88b5a:	f8dd c004 	ldr.w	ip, [sp, #4]
   88b5e:	e784      	b.n	88a6a <_realloc_r+0x29a>
   88b60:	68a3      	ldr	r3, [r4, #8]
   88b62:	2a24      	cmp	r2, #36	; 0x24
   88b64:	f8ca 3010 	str.w	r3, [sl, #16]
   88b68:	68e3      	ldr	r3, [r4, #12]
   88b6a:	f8ca 3014 	str.w	r3, [sl, #20]
   88b6e:	d003      	beq.n	88b78 <_realloc_r+0x3a8>
   88b70:	3410      	adds	r4, #16
   88b72:	f10a 0318 	add.w	r3, sl, #24
   88b76:	e772      	b.n	88a5e <_realloc_r+0x28e>
   88b78:	6922      	ldr	r2, [r4, #16]
   88b7a:	f10a 0320 	add.w	r3, sl, #32
   88b7e:	f8ca 2018 	str.w	r2, [sl, #24]
   88b82:	6962      	ldr	r2, [r4, #20]
   88b84:	3418      	adds	r4, #24
   88b86:	f8ca 201c 	str.w	r2, [sl, #28]
   88b8a:	e768      	b.n	88a5e <_realloc_r+0x28e>
   88b8c:	200704bc 	.word	0x200704bc

00088b90 <lflush>:
   88b90:	8983      	ldrh	r3, [r0, #12]
   88b92:	f003 0309 	and.w	r3, r3, #9
   88b96:	2b09      	cmp	r3, #9
   88b98:	d001      	beq.n	88b9e <lflush+0xe>
   88b9a:	2000      	movs	r0, #0
   88b9c:	4770      	bx	lr
   88b9e:	f7fd bd2b 	b.w	865f8 <fflush>
   88ba2:	bf00      	nop

00088ba4 <__srefill_r>:
   88ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   88ba6:	460c      	mov	r4, r1
   88ba8:	4605      	mov	r5, r0
   88baa:	b110      	cbz	r0, 88bb2 <__srefill_r+0xe>
   88bac:	6b83      	ldr	r3, [r0, #56]	; 0x38
   88bae:	2b00      	cmp	r3, #0
   88bb0:	d045      	beq.n	88c3e <__srefill_r+0x9a>
   88bb2:	89a2      	ldrh	r2, [r4, #12]
   88bb4:	b293      	uxth	r3, r2
   88bb6:	0499      	lsls	r1, r3, #18
   88bb8:	d407      	bmi.n	88bca <__srefill_r+0x26>
   88bba:	6e63      	ldr	r3, [r4, #100]	; 0x64
   88bbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   88bc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   88bc4:	6663      	str	r3, [r4, #100]	; 0x64
   88bc6:	81a2      	strh	r2, [r4, #12]
   88bc8:	b293      	uxth	r3, r2
   88bca:	2100      	movs	r1, #0
   88bcc:	069f      	lsls	r7, r3, #26
   88bce:	6061      	str	r1, [r4, #4]
   88bd0:	d432      	bmi.n	88c38 <__srefill_r+0x94>
   88bd2:	075e      	lsls	r6, r3, #29
   88bd4:	d521      	bpl.n	88c1a <__srefill_r+0x76>
   88bd6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   88bd8:	b161      	cbz	r1, 88bf4 <__srefill_r+0x50>
   88bda:	f104 0340 	add.w	r3, r4, #64	; 0x40
   88bde:	4299      	cmp	r1, r3
   88be0:	d002      	beq.n	88be8 <__srefill_r+0x44>
   88be2:	4628      	mov	r0, r5
   88be4:	f7fd ff2c 	bl	86a40 <_free_r>
   88be8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   88bea:	2000      	movs	r0, #0
   88bec:	6063      	str	r3, [r4, #4]
   88bee:	6320      	str	r0, [r4, #48]	; 0x30
   88bf0:	2b00      	cmp	r3, #0
   88bf2:	d13f      	bne.n	88c74 <__srefill_r+0xd0>
   88bf4:	6923      	ldr	r3, [r4, #16]
   88bf6:	2b00      	cmp	r3, #0
   88bf8:	d04c      	beq.n	88c94 <__srefill_r+0xf0>
   88bfa:	89a6      	ldrh	r6, [r4, #12]
   88bfc:	b2b7      	uxth	r7, r6
   88bfe:	07bb      	lsls	r3, r7, #30
   88c00:	d120      	bne.n	88c44 <__srefill_r+0xa0>
   88c02:	6922      	ldr	r2, [r4, #16]
   88c04:	4628      	mov	r0, r5
   88c06:	6022      	str	r2, [r4, #0]
   88c08:	6a25      	ldr	r5, [r4, #32]
   88c0a:	69e1      	ldr	r1, [r4, #28]
   88c0c:	6963      	ldr	r3, [r4, #20]
   88c0e:	47a8      	blx	r5
   88c10:	2800      	cmp	r0, #0
   88c12:	6060      	str	r0, [r4, #4]
   88c14:	dd09      	ble.n	88c2a <__srefill_r+0x86>
   88c16:	2000      	movs	r0, #0
   88c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88c1a:	06d8      	lsls	r0, r3, #27
   88c1c:	d53f      	bpl.n	88c9e <__srefill_r+0xfa>
   88c1e:	0719      	lsls	r1, r3, #28
   88c20:	d42b      	bmi.n	88c7a <__srefill_r+0xd6>
   88c22:	f042 0204 	orr.w	r2, r2, #4
   88c26:	81a2      	strh	r2, [r4, #12]
   88c28:	e7e4      	b.n	88bf4 <__srefill_r+0x50>
   88c2a:	d01c      	beq.n	88c66 <__srefill_r+0xc2>
   88c2c:	89a2      	ldrh	r2, [r4, #12]
   88c2e:	2300      	movs	r3, #0
   88c30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   88c34:	81a2      	strh	r2, [r4, #12]
   88c36:	6063      	str	r3, [r4, #4]
   88c38:	f04f 30ff 	mov.w	r0, #4294967295
   88c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88c3e:	f7fd fcf3 	bl	86628 <__sinit>
   88c42:	e7b6      	b.n	88bb2 <__srefill_r+0xe>
   88c44:	4a1a      	ldr	r2, [pc, #104]	; (88cb0 <__srefill_r+0x10c>)
   88c46:	2301      	movs	r3, #1
   88c48:	6810      	ldr	r0, [r2, #0]
   88c4a:	81a3      	strh	r3, [r4, #12]
   88c4c:	4919      	ldr	r1, [pc, #100]	; (88cb4 <__srefill_r+0x110>)
   88c4e:	f007 0709 	and.w	r7, r7, #9
   88c52:	f7fe f94d 	bl	86ef0 <_fwalk>
   88c56:	2f09      	cmp	r7, #9
   88c58:	81a6      	strh	r6, [r4, #12]
   88c5a:	d1d2      	bne.n	88c02 <__srefill_r+0x5e>
   88c5c:	4628      	mov	r0, r5
   88c5e:	4621      	mov	r1, r4
   88c60:	f7fd fc10 	bl	86484 <__sflush_r>
   88c64:	e7cd      	b.n	88c02 <__srefill_r+0x5e>
   88c66:	89a3      	ldrh	r3, [r4, #12]
   88c68:	f04f 30ff 	mov.w	r0, #4294967295
   88c6c:	f043 0320 	orr.w	r3, r3, #32
   88c70:	81a3      	strh	r3, [r4, #12]
   88c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88c74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   88c76:	6023      	str	r3, [r4, #0]
   88c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88c7a:	4628      	mov	r0, r5
   88c7c:	4621      	mov	r1, r4
   88c7e:	f7fd fca5 	bl	865cc <_fflush_r>
   88c82:	2800      	cmp	r0, #0
   88c84:	d1d8      	bne.n	88c38 <__srefill_r+0x94>
   88c86:	89a2      	ldrh	r2, [r4, #12]
   88c88:	60a0      	str	r0, [r4, #8]
   88c8a:	f022 0208 	bic.w	r2, r2, #8
   88c8e:	61a0      	str	r0, [r4, #24]
   88c90:	b292      	uxth	r2, r2
   88c92:	e7c6      	b.n	88c22 <__srefill_r+0x7e>
   88c94:	4628      	mov	r0, r5
   88c96:	4621      	mov	r1, r4
   88c98:	f7fe fd40 	bl	8771c <__smakebuf_r>
   88c9c:	e7ad      	b.n	88bfa <__srefill_r+0x56>
   88c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   88ca2:	2309      	movs	r3, #9
   88ca4:	602b      	str	r3, [r5, #0]
   88ca6:	f04f 30ff 	mov.w	r0, #4294967295
   88caa:	81a2      	strh	r2, [r4, #12]
   88cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   88cae:	bf00      	nop
   88cb0:	0008a094 	.word	0x0008a094
   88cb4:	00088b91 	.word	0x00088b91

00088cb8 <_sbrk_r>:
   88cb8:	b538      	push	{r3, r4, r5, lr}
   88cba:	4c07      	ldr	r4, [pc, #28]	; (88cd8 <_sbrk_r+0x20>)
   88cbc:	2300      	movs	r3, #0
   88cbe:	4605      	mov	r5, r0
   88cc0:	4608      	mov	r0, r1
   88cc2:	6023      	str	r3, [r4, #0]
   88cc4:	f7f9 fe2a 	bl	8291c <_sbrk>
   88cc8:	1c43      	adds	r3, r0, #1
   88cca:	d000      	beq.n	88cce <_sbrk_r+0x16>
   88ccc:	bd38      	pop	{r3, r4, r5, pc}
   88cce:	6823      	ldr	r3, [r4, #0]
   88cd0:	2b00      	cmp	r3, #0
   88cd2:	d0fb      	beq.n	88ccc <_sbrk_r+0x14>
   88cd4:	602b      	str	r3, [r5, #0]
   88cd6:	bd38      	pop	{r3, r4, r5, pc}
   88cd8:	20078bd4 	.word	0x20078bd4

00088cdc <__sccl>:
   88cdc:	b470      	push	{r4, r5, r6}
   88cde:	780c      	ldrb	r4, [r1, #0]
   88ce0:	2c5e      	cmp	r4, #94	; 0x5e
   88ce2:	d02e      	beq.n	88d42 <__sccl+0x66>
   88ce4:	2200      	movs	r2, #0
   88ce6:	1c4d      	adds	r5, r1, #1
   88ce8:	4616      	mov	r6, r2
   88cea:	2300      	movs	r3, #0
   88cec:	54c2      	strb	r2, [r0, r3]
   88cee:	3301      	adds	r3, #1
   88cf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   88cf4:	d1fa      	bne.n	88cec <__sccl+0x10>
   88cf6:	b184      	cbz	r4, 88d1a <__sccl+0x3e>
   88cf8:	f086 0201 	eor.w	r2, r6, #1
   88cfc:	5502      	strb	r2, [r0, r4]
   88cfe:	1c6e      	adds	r6, r5, #1
   88d00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
   88d04:	2b2d      	cmp	r3, #45	; 0x2d
   88d06:	d00e      	beq.n	88d26 <__sccl+0x4a>
   88d08:	2b5d      	cmp	r3, #93	; 0x5d
   88d0a:	d009      	beq.n	88d20 <__sccl+0x44>
   88d0c:	b113      	cbz	r3, 88d14 <__sccl+0x38>
   88d0e:	461c      	mov	r4, r3
   88d10:	4635      	mov	r5, r6
   88d12:	e7f3      	b.n	88cfc <__sccl+0x20>
   88d14:	4628      	mov	r0, r5
   88d16:	bc70      	pop	{r4, r5, r6}
   88d18:	4770      	bx	lr
   88d1a:	1e68      	subs	r0, r5, #1
   88d1c:	bc70      	pop	{r4, r5, r6}
   88d1e:	4770      	bx	lr
   88d20:	4630      	mov	r0, r6
   88d22:	bc70      	pop	{r4, r5, r6}
   88d24:	4770      	bx	lr
   88d26:	7869      	ldrb	r1, [r5, #1]
   88d28:	295d      	cmp	r1, #93	; 0x5d
   88d2a:	d0f0      	beq.n	88d0e <__sccl+0x32>
   88d2c:	428c      	cmp	r4, r1
   88d2e:	dcee      	bgt.n	88d0e <__sccl+0x32>
   88d30:	3502      	adds	r5, #2
   88d32:	1903      	adds	r3, r0, r4
   88d34:	3401      	adds	r4, #1
   88d36:	42a1      	cmp	r1, r4
   88d38:	f803 2f01 	strb.w	r2, [r3, #1]!
   88d3c:	dcfa      	bgt.n	88d34 <__sccl+0x58>
   88d3e:	3602      	adds	r6, #2
   88d40:	e7de      	b.n	88d00 <__sccl+0x24>
   88d42:	2201      	movs	r2, #1
   88d44:	784c      	ldrb	r4, [r1, #1]
   88d46:	4616      	mov	r6, r2
   88d48:	1c8d      	adds	r5, r1, #2
   88d4a:	e7ce      	b.n	88cea <__sccl+0xe>

00088d4c <__sread>:
   88d4c:	b510      	push	{r4, lr}
   88d4e:	460c      	mov	r4, r1
   88d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88d54:	f000 fd52 	bl	897fc <_read_r>
   88d58:	2800      	cmp	r0, #0
   88d5a:	db03      	blt.n	88d64 <__sread+0x18>
   88d5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   88d5e:	4403      	add	r3, r0
   88d60:	6523      	str	r3, [r4, #80]	; 0x50
   88d62:	bd10      	pop	{r4, pc}
   88d64:	89a3      	ldrh	r3, [r4, #12]
   88d66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   88d6a:	81a3      	strh	r3, [r4, #12]
   88d6c:	bd10      	pop	{r4, pc}
   88d6e:	bf00      	nop

00088d70 <__swrite>:
   88d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   88d74:	460c      	mov	r4, r1
   88d76:	8989      	ldrh	r1, [r1, #12]
   88d78:	461d      	mov	r5, r3
   88d7a:	05cb      	lsls	r3, r1, #23
   88d7c:	4616      	mov	r6, r2
   88d7e:	4607      	mov	r7, r0
   88d80:	d506      	bpl.n	88d90 <__swrite+0x20>
   88d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   88d86:	2200      	movs	r2, #0
   88d88:	2302      	movs	r3, #2
   88d8a:	f000 fd23 	bl	897d4 <_lseek_r>
   88d8e:	89a1      	ldrh	r1, [r4, #12]
   88d90:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   88d94:	81a1      	strh	r1, [r4, #12]
   88d96:	4638      	mov	r0, r7
   88d98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   88d9c:	4632      	mov	r2, r6
   88d9e:	462b      	mov	r3, r5
   88da0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   88da4:	f000 bbfe 	b.w	895a4 <_write_r>

00088da8 <__sseek>:
   88da8:	b510      	push	{r4, lr}
   88daa:	460c      	mov	r4, r1
   88dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88db0:	f000 fd10 	bl	897d4 <_lseek_r>
   88db4:	89a3      	ldrh	r3, [r4, #12]
   88db6:	1c42      	adds	r2, r0, #1
   88db8:	bf0e      	itee	eq
   88dba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   88dbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   88dc2:	6520      	strne	r0, [r4, #80]	; 0x50
   88dc4:	81a3      	strh	r3, [r4, #12]
   88dc6:	bd10      	pop	{r4, pc}

00088dc8 <__sclose>:
   88dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   88dcc:	f000 bc82 	b.w	896d4 <_close_r>

00088dd0 <_strtol_r>:
   88dd0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88dd4:	4c42      	ldr	r4, [pc, #264]	; (88ee0 <_strtol_r+0x110>)
   88dd6:	b082      	sub	sp, #8
   88dd8:	f8d4 c000 	ldr.w	ip, [r4]
   88ddc:	9001      	str	r0, [sp, #4]
   88dde:	460e      	mov	r6, r1
   88de0:	e000      	b.n	88de4 <_strtol_r+0x14>
   88de2:	4626      	mov	r6, r4
   88de4:	4634      	mov	r4, r6
   88de6:	f814 5b01 	ldrb.w	r5, [r4], #1
   88dea:	eb0c 0005 	add.w	r0, ip, r5
   88dee:	7840      	ldrb	r0, [r0, #1]
   88df0:	f000 0008 	and.w	r0, r0, #8
   88df4:	f000 0aff 	and.w	sl, r0, #255	; 0xff
   88df8:	2800      	cmp	r0, #0
   88dfa:	d1f2      	bne.n	88de2 <_strtol_r+0x12>
   88dfc:	2d2d      	cmp	r5, #45	; 0x2d
   88dfe:	d05b      	beq.n	88eb8 <_strtol_r+0xe8>
   88e00:	2d2b      	cmp	r5, #43	; 0x2b
   88e02:	bf04      	itt	eq
   88e04:	7875      	ldrbeq	r5, [r6, #1]
   88e06:	1cb4      	addeq	r4, r6, #2
   88e08:	f033 0010 	bics.w	r0, r3, #16
   88e0c:	d03c      	beq.n	88e88 <_strtol_r+0xb8>
   88e0e:	4699      	mov	r9, r3
   88e10:	f1ba 0f00 	cmp.w	sl, #0
   88e14:	bf0c      	ite	eq
   88e16:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
   88e1a:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
   88e1e:	fbbb f8f9 	udiv	r8, fp, r9
   88e22:	2700      	movs	r7, #0
   88e24:	fb09 bb18 	mls	fp, r9, r8, fp
   88e28:	4638      	mov	r0, r7
   88e2a:	e00c      	b.n	88e46 <_strtol_r+0x76>
   88e2c:	3d30      	subs	r5, #48	; 0x30
   88e2e:	42ab      	cmp	r3, r5
   88e30:	dd19      	ble.n	88e66 <_strtol_r+0x96>
   88e32:	1c7e      	adds	r6, r7, #1
   88e34:	d005      	beq.n	88e42 <_strtol_r+0x72>
   88e36:	4540      	cmp	r0, r8
   88e38:	d823      	bhi.n	88e82 <_strtol_r+0xb2>
   88e3a:	d020      	beq.n	88e7e <_strtol_r+0xae>
   88e3c:	fb09 5000 	mla	r0, r9, r0, r5
   88e40:	2701      	movs	r7, #1
   88e42:	f814 5b01 	ldrb.w	r5, [r4], #1
   88e46:	eb0c 0605 	add.w	r6, ip, r5
   88e4a:	7876      	ldrb	r6, [r6, #1]
   88e4c:	f016 0f04 	tst.w	r6, #4
   88e50:	d1ec      	bne.n	88e2c <_strtol_r+0x5c>
   88e52:	f016 0603 	ands.w	r6, r6, #3
   88e56:	d006      	beq.n	88e66 <_strtol_r+0x96>
   88e58:	2e01      	cmp	r6, #1
   88e5a:	bf14      	ite	ne
   88e5c:	2657      	movne	r6, #87	; 0x57
   88e5e:	2637      	moveq	r6, #55	; 0x37
   88e60:	1bad      	subs	r5, r5, r6
   88e62:	42ab      	cmp	r3, r5
   88e64:	dce5      	bgt.n	88e32 <_strtol_r+0x62>
   88e66:	1c7b      	adds	r3, r7, #1
   88e68:	d015      	beq.n	88e96 <_strtol_r+0xc6>
   88e6a:	f1ba 0f00 	cmp.w	sl, #0
   88e6e:	d121      	bne.n	88eb4 <_strtol_r+0xe4>
   88e70:	b10a      	cbz	r2, 88e76 <_strtol_r+0xa6>
   88e72:	b9ef      	cbnz	r7, 88eb0 <_strtol_r+0xe0>
   88e74:	6011      	str	r1, [r2, #0]
   88e76:	b002      	add	sp, #8
   88e78:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   88e7c:	4770      	bx	lr
   88e7e:	455d      	cmp	r5, fp
   88e80:	dddc      	ble.n	88e3c <_strtol_r+0x6c>
   88e82:	f04f 37ff 	mov.w	r7, #4294967295
   88e86:	e7dc      	b.n	88e42 <_strtol_r+0x72>
   88e88:	2d30      	cmp	r5, #48	; 0x30
   88e8a:	d01a      	beq.n	88ec2 <_strtol_r+0xf2>
   88e8c:	2b00      	cmp	r3, #0
   88e8e:	d1be      	bne.n	88e0e <_strtol_r+0x3e>
   88e90:	230a      	movs	r3, #10
   88e92:	4699      	mov	r9, r3
   88e94:	e7bc      	b.n	88e10 <_strtol_r+0x40>
   88e96:	9901      	ldr	r1, [sp, #4]
   88e98:	f1ba 0f00 	cmp.w	sl, #0
   88e9c:	f04f 0322 	mov.w	r3, #34	; 0x22
   88ea0:	bf0c      	ite	eq
   88ea2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   88ea6:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
   88eaa:	600b      	str	r3, [r1, #0]
   88eac:	2a00      	cmp	r2, #0
   88eae:	d0e2      	beq.n	88e76 <_strtol_r+0xa6>
   88eb0:	1e61      	subs	r1, r4, #1
   88eb2:	e7df      	b.n	88e74 <_strtol_r+0xa4>
   88eb4:	4240      	negs	r0, r0
   88eb6:	e7db      	b.n	88e70 <_strtol_r+0xa0>
   88eb8:	1cb4      	adds	r4, r6, #2
   88eba:	7875      	ldrb	r5, [r6, #1]
   88ebc:	f04f 0a01 	mov.w	sl, #1
   88ec0:	e7a2      	b.n	88e08 <_strtol_r+0x38>
   88ec2:	7820      	ldrb	r0, [r4, #0]
   88ec4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   88ec8:	2858      	cmp	r0, #88	; 0x58
   88eca:	d003      	beq.n	88ed4 <_strtol_r+0x104>
   88ecc:	2b00      	cmp	r3, #0
   88ece:	d19e      	bne.n	88e0e <_strtol_r+0x3e>
   88ed0:	2308      	movs	r3, #8
   88ed2:	e79c      	b.n	88e0e <_strtol_r+0x3e>
   88ed4:	2310      	movs	r3, #16
   88ed6:	7865      	ldrb	r5, [r4, #1]
   88ed8:	4699      	mov	r9, r3
   88eda:	3402      	adds	r4, #2
   88edc:	e798      	b.n	88e10 <_strtol_r+0x40>
   88ede:	bf00      	nop
   88ee0:	2007045c 	.word	0x2007045c

00088ee4 <_strtoll_r>:
   88ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   88ee8:	4c64      	ldr	r4, [pc, #400]	; (8907c <_strtoll_r+0x198>)
   88eea:	b087      	sub	sp, #28
   88eec:	4694      	mov	ip, r2
   88eee:	9104      	str	r1, [sp, #16]
   88ef0:	f8d4 8000 	ldr.w	r8, [r4]
   88ef4:	9005      	str	r0, [sp, #20]
   88ef6:	4699      	mov	r9, r3
   88ef8:	460a      	mov	r2, r1
   88efa:	e000      	b.n	88efe <_strtoll_r+0x1a>
   88efc:	4632      	mov	r2, r6
   88efe:	4616      	mov	r6, r2
   88f00:	f816 7b01 	ldrb.w	r7, [r6], #1
   88f04:	eb08 0307 	add.w	r3, r8, r7
   88f08:	785b      	ldrb	r3, [r3, #1]
   88f0a:	f003 0308 	and.w	r3, r3, #8
   88f0e:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   88f12:	2b00      	cmp	r3, #0
   88f14:	d1f2      	bne.n	88efc <_strtoll_r+0x18>
   88f16:	2f2d      	cmp	r7, #45	; 0x2d
   88f18:	f000 808d 	beq.w	89036 <_strtoll_r+0x152>
   88f1c:	2f2b      	cmp	r7, #43	; 0x2b
   88f1e:	bf08      	it	eq
   88f20:	7857      	ldrbeq	r7, [r2, #1]
   88f22:	9102      	str	r1, [sp, #8]
   88f24:	bf08      	it	eq
   88f26:	1c96      	addeq	r6, r2, #2
   88f28:	f039 0110 	bics.w	r1, r9, #16
   88f2c:	d05e      	beq.n	88fec <_strtoll_r+0x108>
   88f2e:	46ca      	mov	sl, r9
   88f30:	ea4f 7be9 	mov.w	fp, r9, asr #31
   88f34:	9c02      	ldr	r4, [sp, #8]
   88f36:	2c00      	cmp	r4, #0
   88f38:	d066      	beq.n	89008 <_strtoll_r+0x124>
   88f3a:	2400      	movs	r4, #0
   88f3c:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   88f40:	4620      	mov	r0, r4
   88f42:	4629      	mov	r1, r5
   88f44:	4652      	mov	r2, sl
   88f46:	465b      	mov	r3, fp
   88f48:	f8cd c004 	str.w	ip, [sp, #4]
   88f4c:	f000 fd3a 	bl	899c4 <__aeabi_uldivmod>
   88f50:	4620      	mov	r0, r4
   88f52:	9203      	str	r2, [sp, #12]
   88f54:	465b      	mov	r3, fp
   88f56:	4652      	mov	r2, sl
   88f58:	4629      	mov	r1, r5
   88f5a:	f000 fd33 	bl	899c4 <__aeabi_uldivmod>
   88f5e:	2400      	movs	r4, #0
   88f60:	2200      	movs	r2, #0
   88f62:	2300      	movs	r3, #0
   88f64:	f8dd c004 	ldr.w	ip, [sp, #4]
   88f68:	e019      	b.n	88f9e <_strtoll_r+0xba>
   88f6a:	3f30      	subs	r7, #48	; 0x30
   88f6c:	45b9      	cmp	r9, r7
   88f6e:	dd26      	ble.n	88fbe <_strtoll_r+0xda>
   88f70:	1c65      	adds	r5, r4, #1
   88f72:	d012      	beq.n	88f9a <_strtoll_r+0xb6>
   88f74:	4299      	cmp	r1, r3
   88f76:	bf08      	it	eq
   88f78:	4290      	cmpeq	r0, r2
   88f7a:	d334      	bcc.n	88fe6 <_strtoll_r+0x102>
   88f7c:	428b      	cmp	r3, r1
   88f7e:	bf08      	it	eq
   88f80:	4282      	cmpeq	r2, r0
   88f82:	d02d      	beq.n	88fe0 <_strtoll_r+0xfc>
   88f84:	fb02 f40b 	mul.w	r4, r2, fp
   88f88:	fb0a 4403 	mla	r4, sl, r3, r4
   88f8c:	fba2 230a 	umull	r2, r3, r2, sl
   88f90:	4423      	add	r3, r4
   88f92:	19d2      	adds	r2, r2, r7
   88f94:	eb43 73e7 	adc.w	r3, r3, r7, asr #31
   88f98:	2401      	movs	r4, #1
   88f9a:	f816 7b01 	ldrb.w	r7, [r6], #1
   88f9e:	eb08 0507 	add.w	r5, r8, r7
   88fa2:	786d      	ldrb	r5, [r5, #1]
   88fa4:	f015 0f04 	tst.w	r5, #4
   88fa8:	d1df      	bne.n	88f6a <_strtoll_r+0x86>
   88faa:	f015 0503 	ands.w	r5, r5, #3
   88fae:	d006      	beq.n	88fbe <_strtoll_r+0xda>
   88fb0:	2d01      	cmp	r5, #1
   88fb2:	bf14      	ite	ne
   88fb4:	2557      	movne	r5, #87	; 0x57
   88fb6:	2537      	moveq	r5, #55	; 0x37
   88fb8:	1b7f      	subs	r7, r7, r5
   88fba:	45b9      	cmp	r9, r7
   88fbc:	dcd8      	bgt.n	88f70 <_strtoll_r+0x8c>
   88fbe:	1c61      	adds	r1, r4, #1
   88fc0:	d027      	beq.n	89012 <_strtoll_r+0x12e>
   88fc2:	9902      	ldr	r1, [sp, #8]
   88fc4:	2900      	cmp	r1, #0
   88fc6:	d132      	bne.n	8902e <_strtoll_r+0x14a>
   88fc8:	4610      	mov	r0, r2
   88fca:	4619      	mov	r1, r3
   88fcc:	f1bc 0f00 	cmp.w	ip, #0
   88fd0:	d003      	beq.n	88fda <_strtoll_r+0xf6>
   88fd2:	bb54      	cbnz	r4, 8902a <_strtoll_r+0x146>
   88fd4:	9e04      	ldr	r6, [sp, #16]
   88fd6:	f8cc 6000 	str.w	r6, [ip]
   88fda:	b007      	add	sp, #28
   88fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   88fe0:	9c03      	ldr	r4, [sp, #12]
   88fe2:	42a7      	cmp	r7, r4
   88fe4:	ddce      	ble.n	88f84 <_strtoll_r+0xa0>
   88fe6:	f04f 34ff 	mov.w	r4, #4294967295
   88fea:	e7d6      	b.n	88f9a <_strtoll_r+0xb6>
   88fec:	2f30      	cmp	r7, #48	; 0x30
   88fee:	d027      	beq.n	89040 <_strtoll_r+0x15c>
   88ff0:	f1b9 0f00 	cmp.w	r9, #0
   88ff4:	d19b      	bne.n	88f2e <_strtoll_r+0x4a>
   88ff6:	9c02      	ldr	r4, [sp, #8]
   88ff8:	f04f 0a0a 	mov.w	sl, #10
   88ffc:	f04f 0b00 	mov.w	fp, #0
   89000:	f04f 090a 	mov.w	r9, #10
   89004:	2c00      	cmp	r4, #0
   89006:	d198      	bne.n	88f3a <_strtoll_r+0x56>
   89008:	f04f 34ff 	mov.w	r4, #4294967295
   8900c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   89010:	e796      	b.n	88f40 <_strtoll_r+0x5c>
   89012:	9c02      	ldr	r4, [sp, #8]
   89014:	bb24      	cbnz	r4, 89060 <_strtoll_r+0x17c>
   89016:	f04f 30ff 	mov.w	r0, #4294967295
   8901a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   8901e:	9c05      	ldr	r4, [sp, #20]
   89020:	2322      	movs	r3, #34	; 0x22
   89022:	6023      	str	r3, [r4, #0]
   89024:	f1bc 0f00 	cmp.w	ip, #0
   89028:	d0d7      	beq.n	88fda <_strtoll_r+0xf6>
   8902a:	3e01      	subs	r6, #1
   8902c:	e7d3      	b.n	88fd6 <_strtoll_r+0xf2>
   8902e:	4252      	negs	r2, r2
   89030:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   89034:	e7c8      	b.n	88fc8 <_strtoll_r+0xe4>
   89036:	2401      	movs	r4, #1
   89038:	1c96      	adds	r6, r2, #2
   8903a:	7857      	ldrb	r7, [r2, #1]
   8903c:	9402      	str	r4, [sp, #8]
   8903e:	e773      	b.n	88f28 <_strtoll_r+0x44>
   89040:	7833      	ldrb	r3, [r6, #0]
   89042:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   89046:	2b58      	cmp	r3, #88	; 0x58
   89048:	d00e      	beq.n	89068 <_strtoll_r+0x184>
   8904a:	f1b9 0f00 	cmp.w	r9, #0
   8904e:	f47f af6e 	bne.w	88f2e <_strtoll_r+0x4a>
   89052:	f04f 0a08 	mov.w	sl, #8
   89056:	f04f 0b00 	mov.w	fp, #0
   8905a:	f04f 0908 	mov.w	r9, #8
   8905e:	e769      	b.n	88f34 <_strtoll_r+0x50>
   89060:	2000      	movs	r0, #0
   89062:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   89066:	e7da      	b.n	8901e <_strtoll_r+0x13a>
   89068:	7877      	ldrb	r7, [r6, #1]
   8906a:	f04f 0a10 	mov.w	sl, #16
   8906e:	f04f 0b00 	mov.w	fp, #0
   89072:	3602      	adds	r6, #2
   89074:	f04f 0910 	mov.w	r9, #16
   89078:	e75c      	b.n	88f34 <_strtoll_r+0x50>
   8907a:	bf00      	nop
   8907c:	2007045c 	.word	0x2007045c

00089080 <_strtoul_r>:
   89080:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89084:	4c48      	ldr	r4, [pc, #288]	; (891a8 <_strtoul_r+0x128>)
   89086:	b082      	sub	sp, #8
   89088:	f8d4 c000 	ldr.w	ip, [r4]
   8908c:	9001      	str	r0, [sp, #4]
   8908e:	460e      	mov	r6, r1
   89090:	e000      	b.n	89094 <_strtoul_r+0x14>
   89092:	4626      	mov	r6, r4
   89094:	4634      	mov	r4, r6
   89096:	f814 5b01 	ldrb.w	r5, [r4], #1
   8909a:	eb0c 0005 	add.w	r0, ip, r5
   8909e:	7840      	ldrb	r0, [r0, #1]
   890a0:	f000 0008 	and.w	r0, r0, #8
   890a4:	f000 07ff 	and.w	r7, r0, #255	; 0xff
   890a8:	2800      	cmp	r0, #0
   890aa:	d1f2      	bne.n	89092 <_strtoul_r+0x12>
   890ac:	2d2d      	cmp	r5, #45	; 0x2d
   890ae:	d056      	beq.n	8915e <_strtoul_r+0xde>
   890b0:	2d2b      	cmp	r5, #43	; 0x2b
   890b2:	bf08      	it	eq
   890b4:	7875      	ldrbeq	r5, [r6, #1]
   890b6:	46ba      	mov	sl, r7
   890b8:	bf08      	it	eq
   890ba:	1cb4      	addeq	r4, r6, #2
   890bc:	f033 0010 	bics.w	r0, r3, #16
   890c0:	d039      	beq.n	89136 <_strtoul_r+0xb6>
   890c2:	f04f 38ff 	mov.w	r8, #4294967295
   890c6:	fbb8 f8f3 	udiv	r8, r8, r3
   890ca:	fb03 fb08 	mul.w	fp, r3, r8
   890ce:	4699      	mov	r9, r3
   890d0:	ea6f 0b0b 	mvn.w	fp, fp
   890d4:	2700      	movs	r7, #0
   890d6:	4638      	mov	r0, r7
   890d8:	e00c      	b.n	890f4 <_strtoul_r+0x74>
   890da:	3d30      	subs	r5, #48	; 0x30
   890dc:	42ab      	cmp	r3, r5
   890de:	dd19      	ble.n	89114 <_strtoul_r+0x94>
   890e0:	2f00      	cmp	r7, #0
   890e2:	db25      	blt.n	89130 <_strtoul_r+0xb0>
   890e4:	4540      	cmp	r0, r8
   890e6:	d823      	bhi.n	89130 <_strtoul_r+0xb0>
   890e8:	d020      	beq.n	8912c <_strtoul_r+0xac>
   890ea:	fb09 5000 	mla	r0, r9, r0, r5
   890ee:	2701      	movs	r7, #1
   890f0:	f814 5b01 	ldrb.w	r5, [r4], #1
   890f4:	eb0c 0605 	add.w	r6, ip, r5
   890f8:	7876      	ldrb	r6, [r6, #1]
   890fa:	f016 0f04 	tst.w	r6, #4
   890fe:	d1ec      	bne.n	890da <_strtoul_r+0x5a>
   89100:	f016 0603 	ands.w	r6, r6, #3
   89104:	d006      	beq.n	89114 <_strtoul_r+0x94>
   89106:	2e01      	cmp	r6, #1
   89108:	bf14      	ite	ne
   8910a:	2657      	movne	r6, #87	; 0x57
   8910c:	2637      	moveq	r6, #55	; 0x37
   8910e:	1bad      	subs	r5, r5, r6
   89110:	42ab      	cmp	r3, r5
   89112:	dce5      	bgt.n	890e0 <_strtoul_r+0x60>
   89114:	2f00      	cmp	r7, #0
   89116:	db1c      	blt.n	89152 <_strtoul_r+0xd2>
   89118:	f1ba 0f00 	cmp.w	sl, #0
   8911c:	d117      	bne.n	8914e <_strtoul_r+0xce>
   8911e:	b10a      	cbz	r2, 89124 <_strtoul_r+0xa4>
   89120:	b99f      	cbnz	r7, 8914a <_strtoul_r+0xca>
   89122:	6011      	str	r1, [r2, #0]
   89124:	b002      	add	sp, #8
   89126:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8912a:	4770      	bx	lr
   8912c:	455d      	cmp	r5, fp
   8912e:	dddc      	ble.n	890ea <_strtoul_r+0x6a>
   89130:	f04f 37ff 	mov.w	r7, #4294967295
   89134:	e7dc      	b.n	890f0 <_strtoul_r+0x70>
   89136:	2d30      	cmp	r5, #48	; 0x30
   89138:	d016      	beq.n	89168 <_strtoul_r+0xe8>
   8913a:	bb5b      	cbnz	r3, 89194 <_strtoul_r+0x114>
   8913c:	230a      	movs	r3, #10
   8913e:	4699      	mov	r9, r3
   89140:	f04f 0b05 	mov.w	fp, #5
   89144:	f8df 8064 	ldr.w	r8, [pc, #100]	; 891ac <_strtoul_r+0x12c>
   89148:	e7c4      	b.n	890d4 <_strtoul_r+0x54>
   8914a:	1e61      	subs	r1, r4, #1
   8914c:	e7e9      	b.n	89122 <_strtoul_r+0xa2>
   8914e:	4240      	negs	r0, r0
   89150:	e7e5      	b.n	8911e <_strtoul_r+0x9e>
   89152:	9801      	ldr	r0, [sp, #4]
   89154:	2322      	movs	r3, #34	; 0x22
   89156:	6003      	str	r3, [r0, #0]
   89158:	f04f 30ff 	mov.w	r0, #4294967295
   8915c:	e7df      	b.n	8911e <_strtoul_r+0x9e>
   8915e:	1cb4      	adds	r4, r6, #2
   89160:	7875      	ldrb	r5, [r6, #1]
   89162:	f04f 0a01 	mov.w	sl, #1
   89166:	e7a9      	b.n	890bc <_strtoul_r+0x3c>
   89168:	7820      	ldrb	r0, [r4, #0]
   8916a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
   8916e:	2858      	cmp	r0, #88	; 0x58
   89170:	d007      	beq.n	89182 <_strtoul_r+0x102>
   89172:	b97b      	cbnz	r3, 89194 <_strtoul_r+0x114>
   89174:	2308      	movs	r3, #8
   89176:	4699      	mov	r9, r3
   89178:	f04f 0b07 	mov.w	fp, #7
   8917c:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
   89180:	e7a8      	b.n	890d4 <_strtoul_r+0x54>
   89182:	2310      	movs	r3, #16
   89184:	7865      	ldrb	r5, [r4, #1]
   89186:	4699      	mov	r9, r3
   89188:	f04f 0b0f 	mov.w	fp, #15
   8918c:	3402      	adds	r4, #2
   8918e:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
   89192:	e79f      	b.n	890d4 <_strtoul_r+0x54>
   89194:	f04f 38ff 	mov.w	r8, #4294967295
   89198:	fbb8 f8f3 	udiv	r8, r8, r3
   8919c:	fb03 fb08 	mul.w	fp, r3, r8
   891a0:	4699      	mov	r9, r3
   891a2:	ea6f 0b0b 	mvn.w	fp, fp
   891a6:	e795      	b.n	890d4 <_strtoul_r+0x54>
   891a8:	2007045c 	.word	0x2007045c
   891ac:	19999999 	.word	0x19999999

000891b0 <_strtoull_r>:
   891b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   891b4:	4c60      	ldr	r4, [pc, #384]	; (89338 <_strtoull_r+0x188>)
   891b6:	b085      	sub	sp, #20
   891b8:	9200      	str	r2, [sp, #0]
   891ba:	9101      	str	r1, [sp, #4]
   891bc:	f8d4 8000 	ldr.w	r8, [r4]
   891c0:	9003      	str	r0, [sp, #12]
   891c2:	4699      	mov	r9, r3
   891c4:	460a      	mov	r2, r1
   891c6:	e000      	b.n	891ca <_strtoull_r+0x1a>
   891c8:	4632      	mov	r2, r6
   891ca:	4616      	mov	r6, r2
   891cc:	f816 7b01 	ldrb.w	r7, [r6], #1
   891d0:	eb08 0307 	add.w	r3, r8, r7
   891d4:	785b      	ldrb	r3, [r3, #1]
   891d6:	f003 0308 	and.w	r3, r3, #8
   891da:	f003 01ff 	and.w	r1, r3, #255	; 0xff
   891de:	2b00      	cmp	r3, #0
   891e0:	d1f2      	bne.n	891c8 <_strtoull_r+0x18>
   891e2:	2f2d      	cmp	r7, #45	; 0x2d
   891e4:	d07d      	beq.n	892e2 <_strtoull_r+0x132>
   891e6:	2f2b      	cmp	r7, #43	; 0x2b
   891e8:	bf08      	it	eq
   891ea:	7857      	ldrbeq	r7, [r2, #1]
   891ec:	9102      	str	r1, [sp, #8]
   891ee:	bf08      	it	eq
   891f0:	1c96      	addeq	r6, r2, #2
   891f2:	f039 0210 	bics.w	r2, r9, #16
   891f6:	d055      	beq.n	892a4 <_strtoull_r+0xf4>
   891f8:	ea4f 7be9 	mov.w	fp, r9, asr #31
   891fc:	464a      	mov	r2, r9
   891fe:	465b      	mov	r3, fp
   89200:	f04f 30ff 	mov.w	r0, #4294967295
   89204:	f04f 31ff 	mov.w	r1, #4294967295
   89208:	f000 fbdc 	bl	899c4 <__aeabi_uldivmod>
   8920c:	464a      	mov	r2, r9
   8920e:	4604      	mov	r4, r0
   89210:	460d      	mov	r5, r1
   89212:	465b      	mov	r3, fp
   89214:	f04f 30ff 	mov.w	r0, #4294967295
   89218:	f04f 31ff 	mov.w	r1, #4294967295
   8921c:	f000 fbd2 	bl	899c4 <__aeabi_uldivmod>
   89220:	46ca      	mov	sl, r9
   89222:	4694      	mov	ip, r2
   89224:	2300      	movs	r3, #0
   89226:	2000      	movs	r0, #0
   89228:	2100      	movs	r1, #0
   8922a:	e019      	b.n	89260 <_strtoull_r+0xb0>
   8922c:	3f30      	subs	r7, #48	; 0x30
   8922e:	45b9      	cmp	r9, r7
   89230:	dd26      	ble.n	89280 <_strtoull_r+0xd0>
   89232:	2b00      	cmp	r3, #0
   89234:	db33      	blt.n	8929e <_strtoull_r+0xee>
   89236:	428d      	cmp	r5, r1
   89238:	bf08      	it	eq
   8923a:	4284      	cmpeq	r4, r0
   8923c:	d32f      	bcc.n	8929e <_strtoull_r+0xee>
   8923e:	42a9      	cmp	r1, r5
   89240:	bf08      	it	eq
   89242:	42a0      	cmpeq	r0, r4
   89244:	d029      	beq.n	8929a <_strtoull_r+0xea>
   89246:	fb00 f30b 	mul.w	r3, r0, fp
   8924a:	fb0a 3301 	mla	r3, sl, r1, r3
   8924e:	fba0 010a 	umull	r0, r1, r0, sl
   89252:	4419      	add	r1, r3
   89254:	19c0      	adds	r0, r0, r7
   89256:	eb41 71e7 	adc.w	r1, r1, r7, asr #31
   8925a:	2301      	movs	r3, #1
   8925c:	f816 7b01 	ldrb.w	r7, [r6], #1
   89260:	eb08 0207 	add.w	r2, r8, r7
   89264:	7852      	ldrb	r2, [r2, #1]
   89266:	f012 0f04 	tst.w	r2, #4
   8926a:	d1df      	bne.n	8922c <_strtoull_r+0x7c>
   8926c:	f012 0203 	ands.w	r2, r2, #3
   89270:	d006      	beq.n	89280 <_strtoull_r+0xd0>
   89272:	2a01      	cmp	r2, #1
   89274:	bf14      	ite	ne
   89276:	2257      	movne	r2, #87	; 0x57
   89278:	2237      	moveq	r2, #55	; 0x37
   8927a:	1abf      	subs	r7, r7, r2
   8927c:	45b9      	cmp	r9, r7
   8927e:	dcd8      	bgt.n	89232 <_strtoull_r+0x82>
   89280:	2b00      	cmp	r3, #0
   89282:	db26      	blt.n	892d2 <_strtoull_r+0x122>
   89284:	9a02      	ldr	r2, [sp, #8]
   89286:	bb02      	cbnz	r2, 892ca <_strtoull_r+0x11a>
   89288:	9a00      	ldr	r2, [sp, #0]
   8928a:	b11a      	cbz	r2, 89294 <_strtoull_r+0xe4>
   8928c:	b9db      	cbnz	r3, 892c6 <_strtoull_r+0x116>
   8928e:	9e01      	ldr	r6, [sp, #4]
   89290:	9b00      	ldr	r3, [sp, #0]
   89292:	601e      	str	r6, [r3, #0]
   89294:	b005      	add	sp, #20
   89296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8929a:	4567      	cmp	r7, ip
   8929c:	ddd3      	ble.n	89246 <_strtoull_r+0x96>
   8929e:	f04f 33ff 	mov.w	r3, #4294967295
   892a2:	e7db      	b.n	8925c <_strtoull_r+0xac>
   892a4:	2f30      	cmp	r7, #48	; 0x30
   892a6:	d021      	beq.n	892ec <_strtoull_r+0x13c>
   892a8:	f1b9 0f00 	cmp.w	r9, #0
   892ac:	d1a4      	bne.n	891f8 <_strtoull_r+0x48>
   892ae:	f04f 0c05 	mov.w	ip, #5
   892b2:	f04f 3499 	mov.w	r4, #2576980377	; 0x99999999
   892b6:	4d21      	ldr	r5, [pc, #132]	; (8933c <_strtoull_r+0x18c>)
   892b8:	f04f 0a0a 	mov.w	sl, #10
   892bc:	f04f 0b00 	mov.w	fp, #0
   892c0:	f04f 090a 	mov.w	r9, #10
   892c4:	e7ae      	b.n	89224 <_strtoull_r+0x74>
   892c6:	3e01      	subs	r6, #1
   892c8:	e7e2      	b.n	89290 <_strtoull_r+0xe0>
   892ca:	4240      	negs	r0, r0
   892cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   892d0:	e7da      	b.n	89288 <_strtoull_r+0xd8>
   892d2:	9903      	ldr	r1, [sp, #12]
   892d4:	2222      	movs	r2, #34	; 0x22
   892d6:	600a      	str	r2, [r1, #0]
   892d8:	f04f 30ff 	mov.w	r0, #4294967295
   892dc:	f04f 31ff 	mov.w	r1, #4294967295
   892e0:	e7d2      	b.n	89288 <_strtoull_r+0xd8>
   892e2:	2101      	movs	r1, #1
   892e4:	1c96      	adds	r6, r2, #2
   892e6:	7857      	ldrb	r7, [r2, #1]
   892e8:	9102      	str	r1, [sp, #8]
   892ea:	e782      	b.n	891f2 <_strtoull_r+0x42>
   892ec:	7833      	ldrb	r3, [r6, #0]
   892ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
   892f2:	2b58      	cmp	r3, #88	; 0x58
   892f4:	d010      	beq.n	89318 <_strtoull_r+0x168>
   892f6:	f1b9 0f00 	cmp.w	r9, #0
   892fa:	f47f af7d 	bne.w	891f8 <_strtoull_r+0x48>
   892fe:	f04f 0c07 	mov.w	ip, #7
   89302:	f04f 34ff 	mov.w	r4, #4294967295
   89306:	f06f 4560 	mvn.w	r5, #3758096384	; 0xe0000000
   8930a:	f04f 0a08 	mov.w	sl, #8
   8930e:	f04f 0b00 	mov.w	fp, #0
   89312:	f04f 0908 	mov.w	r9, #8
   89316:	e785      	b.n	89224 <_strtoull_r+0x74>
   89318:	7877      	ldrb	r7, [r6, #1]
   8931a:	f04f 0c0f 	mov.w	ip, #15
   8931e:	3602      	adds	r6, #2
   89320:	f04f 34ff 	mov.w	r4, #4294967295
   89324:	f06f 4570 	mvn.w	r5, #4026531840	; 0xf0000000
   89328:	f04f 0a10 	mov.w	sl, #16
   8932c:	f04f 0b00 	mov.w	fp, #0
   89330:	f04f 0910 	mov.w	r9, #16
   89334:	e776      	b.n	89224 <_strtoull_r+0x74>
   89336:	bf00      	nop
   89338:	2007045c 	.word	0x2007045c
   8933c:	19999999 	.word	0x19999999

00089340 <__submore>:
   89340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   89344:	460c      	mov	r4, r1
   89346:	6b09      	ldr	r1, [r1, #48]	; 0x30
   89348:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8934c:	4299      	cmp	r1, r3
   8934e:	d014      	beq.n	8937a <__submore+0x3a>
   89350:	6b66      	ldr	r6, [r4, #52]	; 0x34
   89352:	0077      	lsls	r7, r6, #1
   89354:	463a      	mov	r2, r7
   89356:	f7ff fa3b 	bl	887d0 <_realloc_r>
   8935a:	4605      	mov	r5, r0
   8935c:	b348      	cbz	r0, 893b2 <__submore+0x72>
   8935e:	eb00 0806 	add.w	r8, r0, r6
   89362:	4632      	mov	r2, r6
   89364:	4640      	mov	r0, r8
   89366:	4629      	mov	r1, r5
   89368:	f7fa fadc 	bl	83924 <memcpy>
   8936c:	f8c4 8000 	str.w	r8, [r4]
   89370:	6325      	str	r5, [r4, #48]	; 0x30
   89372:	6367      	str	r7, [r4, #52]	; 0x34
   89374:	2000      	movs	r0, #0
   89376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8937a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8937e:	f7fe fa45 	bl	8780c <_malloc_r>
   89382:	4603      	mov	r3, r0
   89384:	b1a8      	cbz	r0, 893b2 <__submore+0x72>
   89386:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
   8938a:	f44f 6180 	mov.w	r1, #1024	; 0x400
   8938e:	6320      	str	r0, [r4, #48]	; 0x30
   89390:	6361      	str	r1, [r4, #52]	; 0x34
   89392:	f880 23ff 	strb.w	r2, [r0, #1023]	; 0x3ff
   89396:	f894 1041 	ldrb.w	r1, [r4, #65]	; 0x41
   8939a:	f200 32fd 	addw	r2, r0, #1021	; 0x3fd
   8939e:	f880 13fe 	strb.w	r1, [r0, #1022]	; 0x3fe
   893a2:	f894 1040 	ldrb.w	r1, [r4, #64]	; 0x40
   893a6:	2000      	movs	r0, #0
   893a8:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
   893ac:	6022      	str	r2, [r4, #0]
   893ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   893b2:	f04f 30ff 	mov.w	r0, #4294967295
   893b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   893ba:	bf00      	nop

000893bc <_ungetc_r>:
   893bc:	b570      	push	{r4, r5, r6, lr}
   893be:	460e      	mov	r6, r1
   893c0:	3101      	adds	r1, #1
   893c2:	4614      	mov	r4, r2
   893c4:	4605      	mov	r5, r0
   893c6:	d031      	beq.n	8942c <_ungetc_r+0x70>
   893c8:	b110      	cbz	r0, 893d0 <_ungetc_r+0x14>
   893ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
   893cc:	2b00      	cmp	r3, #0
   893ce:	d030      	beq.n	89432 <_ungetc_r+0x76>
   893d0:	89a3      	ldrh	r3, [r4, #12]
   893d2:	049a      	lsls	r2, r3, #18
   893d4:	d405      	bmi.n	893e2 <_ungetc_r+0x26>
   893d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
   893d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   893dc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   893e0:	6662      	str	r2, [r4, #100]	; 0x64
   893e2:	f023 0320 	bic.w	r3, r3, #32
   893e6:	b29b      	uxth	r3, r3
   893e8:	b29a      	uxth	r2, r3
   893ea:	0750      	lsls	r0, r2, #29
   893ec:	81a3      	strh	r3, [r4, #12]
   893ee:	d406      	bmi.n	893fe <_ungetc_r+0x42>
   893f0:	06d1      	lsls	r1, r2, #27
   893f2:	d51b      	bpl.n	8942c <_ungetc_r+0x70>
   893f4:	0712      	lsls	r2, r2, #28
   893f6:	d438      	bmi.n	8946a <_ungetc_r+0xae>
   893f8:	f043 0304 	orr.w	r3, r3, #4
   893fc:	81a3      	strh	r3, [r4, #12]
   893fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
   89400:	b2f6      	uxtb	r6, r6
   89402:	b1cb      	cbz	r3, 89438 <_ungetc_r+0x7c>
   89404:	6862      	ldr	r2, [r4, #4]
   89406:	6b63      	ldr	r3, [r4, #52]	; 0x34
   89408:	429a      	cmp	r2, r3
   8940a:	da09      	bge.n	89420 <_ungetc_r+0x64>
   8940c:	6823      	ldr	r3, [r4, #0]
   8940e:	4630      	mov	r0, r6
   89410:	1e5a      	subs	r2, r3, #1
   89412:	6022      	str	r2, [r4, #0]
   89414:	f803 6c01 	strb.w	r6, [r3, #-1]
   89418:	6863      	ldr	r3, [r4, #4]
   8941a:	3301      	adds	r3, #1
   8941c:	6063      	str	r3, [r4, #4]
   8941e:	bd70      	pop	{r4, r5, r6, pc}
   89420:	4628      	mov	r0, r5
   89422:	4621      	mov	r1, r4
   89424:	f7ff ff8c 	bl	89340 <__submore>
   89428:	2800      	cmp	r0, #0
   8942a:	d0ef      	beq.n	8940c <_ungetc_r+0x50>
   8942c:	f04f 30ff 	mov.w	r0, #4294967295
   89430:	bd70      	pop	{r4, r5, r6, pc}
   89432:	f7fd f8f9 	bl	86628 <__sinit>
   89436:	e7cb      	b.n	893d0 <_ungetc_r+0x14>
   89438:	6923      	ldr	r3, [r4, #16]
   8943a:	6822      	ldr	r2, [r4, #0]
   8943c:	b12b      	cbz	r3, 8944a <_ungetc_r+0x8e>
   8943e:	4293      	cmp	r3, r2
   89440:	d203      	bcs.n	8944a <_ungetc_r+0x8e>
   89442:	f812 0c01 	ldrb.w	r0, [r2, #-1]
   89446:	42b0      	cmp	r0, r6
   89448:	d01c      	beq.n	89484 <_ungetc_r+0xc8>
   8944a:	6861      	ldr	r1, [r4, #4]
   8944c:	4623      	mov	r3, r4
   8944e:	f104 0540 	add.w	r5, r4, #64	; 0x40
   89452:	2003      	movs	r0, #3
   89454:	63a2      	str	r2, [r4, #56]	; 0x38
   89456:	6360      	str	r0, [r4, #52]	; 0x34
   89458:	63e1      	str	r1, [r4, #60]	; 0x3c
   8945a:	6325      	str	r5, [r4, #48]	; 0x30
   8945c:	2201      	movs	r2, #1
   8945e:	f803 6f42 	strb.w	r6, [r3, #66]!
   89462:	6023      	str	r3, [r4, #0]
   89464:	4630      	mov	r0, r6
   89466:	6062      	str	r2, [r4, #4]
   89468:	bd70      	pop	{r4, r5, r6, pc}
   8946a:	4628      	mov	r0, r5
   8946c:	4621      	mov	r1, r4
   8946e:	f7fd f8ad 	bl	865cc <_fflush_r>
   89472:	2800      	cmp	r0, #0
   89474:	d1da      	bne.n	8942c <_ungetc_r+0x70>
   89476:	89a3      	ldrh	r3, [r4, #12]
   89478:	60a0      	str	r0, [r4, #8]
   8947a:	f023 0308 	bic.w	r3, r3, #8
   8947e:	61a0      	str	r0, [r4, #24]
   89480:	b29b      	uxth	r3, r3
   89482:	e7b9      	b.n	893f8 <_ungetc_r+0x3c>
   89484:	6863      	ldr	r3, [r4, #4]
   89486:	3a01      	subs	r2, #1
   89488:	3301      	adds	r3, #1
   8948a:	e884 000c 	stmia.w	r4, {r2, r3}
   8948e:	bd70      	pop	{r4, r5, r6, pc}

00089490 <__swbuf_r>:
   89490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   89492:	460d      	mov	r5, r1
   89494:	4614      	mov	r4, r2
   89496:	4607      	mov	r7, r0
   89498:	b110      	cbz	r0, 894a0 <__swbuf_r+0x10>
   8949a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8949c:	2b00      	cmp	r3, #0
   8949e:	d048      	beq.n	89532 <__swbuf_r+0xa2>
   894a0:	89a2      	ldrh	r2, [r4, #12]
   894a2:	69a0      	ldr	r0, [r4, #24]
   894a4:	b293      	uxth	r3, r2
   894a6:	60a0      	str	r0, [r4, #8]
   894a8:	0718      	lsls	r0, r3, #28
   894aa:	d538      	bpl.n	8951e <__swbuf_r+0x8e>
   894ac:	6926      	ldr	r6, [r4, #16]
   894ae:	2e00      	cmp	r6, #0
   894b0:	d035      	beq.n	8951e <__swbuf_r+0x8e>
   894b2:	0499      	lsls	r1, r3, #18
   894b4:	b2ed      	uxtb	r5, r5
   894b6:	d515      	bpl.n	894e4 <__swbuf_r+0x54>
   894b8:	6823      	ldr	r3, [r4, #0]
   894ba:	6962      	ldr	r2, [r4, #20]
   894bc:	1b9e      	subs	r6, r3, r6
   894be:	4296      	cmp	r6, r2
   894c0:	da1c      	bge.n	894fc <__swbuf_r+0x6c>
   894c2:	3601      	adds	r6, #1
   894c4:	68a2      	ldr	r2, [r4, #8]
   894c6:	1c59      	adds	r1, r3, #1
   894c8:	3a01      	subs	r2, #1
   894ca:	60a2      	str	r2, [r4, #8]
   894cc:	6021      	str	r1, [r4, #0]
   894ce:	701d      	strb	r5, [r3, #0]
   894d0:	6963      	ldr	r3, [r4, #20]
   894d2:	42b3      	cmp	r3, r6
   894d4:	d01a      	beq.n	8950c <__swbuf_r+0x7c>
   894d6:	89a3      	ldrh	r3, [r4, #12]
   894d8:	07db      	lsls	r3, r3, #31
   894da:	d501      	bpl.n	894e0 <__swbuf_r+0x50>
   894dc:	2d0a      	cmp	r5, #10
   894de:	d015      	beq.n	8950c <__swbuf_r+0x7c>
   894e0:	4628      	mov	r0, r5
   894e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   894e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   894e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   894ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   894ee:	6663      	str	r3, [r4, #100]	; 0x64
   894f0:	6823      	ldr	r3, [r4, #0]
   894f2:	81a2      	strh	r2, [r4, #12]
   894f4:	6962      	ldr	r2, [r4, #20]
   894f6:	1b9e      	subs	r6, r3, r6
   894f8:	4296      	cmp	r6, r2
   894fa:	dbe2      	blt.n	894c2 <__swbuf_r+0x32>
   894fc:	4638      	mov	r0, r7
   894fe:	4621      	mov	r1, r4
   89500:	f7fd f864 	bl	865cc <_fflush_r>
   89504:	b940      	cbnz	r0, 89518 <__swbuf_r+0x88>
   89506:	6823      	ldr	r3, [r4, #0]
   89508:	2601      	movs	r6, #1
   8950a:	e7db      	b.n	894c4 <__swbuf_r+0x34>
   8950c:	4638      	mov	r0, r7
   8950e:	4621      	mov	r1, r4
   89510:	f7fd f85c 	bl	865cc <_fflush_r>
   89514:	2800      	cmp	r0, #0
   89516:	d0e3      	beq.n	894e0 <__swbuf_r+0x50>
   89518:	f04f 30ff 	mov.w	r0, #4294967295
   8951c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8951e:	4638      	mov	r0, r7
   89520:	4621      	mov	r1, r4
   89522:	f7fc ff3d 	bl	863a0 <__swsetup_r>
   89526:	2800      	cmp	r0, #0
   89528:	d1f6      	bne.n	89518 <__swbuf_r+0x88>
   8952a:	89a2      	ldrh	r2, [r4, #12]
   8952c:	6926      	ldr	r6, [r4, #16]
   8952e:	b293      	uxth	r3, r2
   89530:	e7bf      	b.n	894b2 <__swbuf_r+0x22>
   89532:	f7fd f879 	bl	86628 <__sinit>
   89536:	e7b3      	b.n	894a0 <__swbuf_r+0x10>

00089538 <_wcrtomb_r>:
   89538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8953c:	461e      	mov	r6, r3
   8953e:	b086      	sub	sp, #24
   89540:	460c      	mov	r4, r1
   89542:	4605      	mov	r5, r0
   89544:	4617      	mov	r7, r2
   89546:	4b0f      	ldr	r3, [pc, #60]	; (89584 <_wcrtomb_r+0x4c>)
   89548:	b191      	cbz	r1, 89570 <_wcrtomb_r+0x38>
   8954a:	f8d3 8000 	ldr.w	r8, [r3]
   8954e:	f7fe f8d7 	bl	87700 <__locale_charset>
   89552:	9600      	str	r6, [sp, #0]
   89554:	4603      	mov	r3, r0
   89556:	4621      	mov	r1, r4
   89558:	463a      	mov	r2, r7
   8955a:	4628      	mov	r0, r5
   8955c:	47c0      	blx	r8
   8955e:	1c43      	adds	r3, r0, #1
   89560:	d103      	bne.n	8956a <_wcrtomb_r+0x32>
   89562:	2200      	movs	r2, #0
   89564:	238a      	movs	r3, #138	; 0x8a
   89566:	6032      	str	r2, [r6, #0]
   89568:	602b      	str	r3, [r5, #0]
   8956a:	b006      	add	sp, #24
   8956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   89570:	681f      	ldr	r7, [r3, #0]
   89572:	f7fe f8c5 	bl	87700 <__locale_charset>
   89576:	9600      	str	r6, [sp, #0]
   89578:	4603      	mov	r3, r0
   8957a:	4622      	mov	r2, r4
   8957c:	4628      	mov	r0, r5
   8957e:	a903      	add	r1, sp, #12
   89580:	47b8      	blx	r7
   89582:	e7ec      	b.n	8955e <_wcrtomb_r+0x26>
   89584:	200708d0 	.word	0x200708d0

00089588 <__ascii_wctomb>:
   89588:	b121      	cbz	r1, 89594 <__ascii_wctomb+0xc>
   8958a:	2aff      	cmp	r2, #255	; 0xff
   8958c:	d804      	bhi.n	89598 <__ascii_wctomb+0x10>
   8958e:	700a      	strb	r2, [r1, #0]
   89590:	2001      	movs	r0, #1
   89592:	4770      	bx	lr
   89594:	4608      	mov	r0, r1
   89596:	4770      	bx	lr
   89598:	238a      	movs	r3, #138	; 0x8a
   8959a:	6003      	str	r3, [r0, #0]
   8959c:	f04f 30ff 	mov.w	r0, #4294967295
   895a0:	4770      	bx	lr
   895a2:	bf00      	nop

000895a4 <_write_r>:
   895a4:	b570      	push	{r4, r5, r6, lr}
   895a6:	4c08      	ldr	r4, [pc, #32]	; (895c8 <_write_r+0x24>)
   895a8:	4606      	mov	r6, r0
   895aa:	2500      	movs	r5, #0
   895ac:	4608      	mov	r0, r1
   895ae:	4611      	mov	r1, r2
   895b0:	461a      	mov	r2, r3
   895b2:	6025      	str	r5, [r4, #0]
   895b4:	f7f8 fdae 	bl	82114 <_write>
   895b8:	1c43      	adds	r3, r0, #1
   895ba:	d000      	beq.n	895be <_write_r+0x1a>
   895bc:	bd70      	pop	{r4, r5, r6, pc}
   895be:	6823      	ldr	r3, [r4, #0]
   895c0:	2b00      	cmp	r3, #0
   895c2:	d0fb      	beq.n	895bc <_write_r+0x18>
   895c4:	6033      	str	r3, [r6, #0]
   895c6:	bd70      	pop	{r4, r5, r6, pc}
   895c8:	20078bd4 	.word	0x20078bd4

000895cc <__register_exitproc>:
   895cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   895ce:	4c27      	ldr	r4, [pc, #156]	; (8966c <__register_exitproc+0xa0>)
   895d0:	b085      	sub	sp, #20
   895d2:	6826      	ldr	r6, [r4, #0]
   895d4:	4607      	mov	r7, r0
   895d6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   895da:	2c00      	cmp	r4, #0
   895dc:	d040      	beq.n	89660 <__register_exitproc+0x94>
   895de:	6865      	ldr	r5, [r4, #4]
   895e0:	2d1f      	cmp	r5, #31
   895e2:	dd1e      	ble.n	89622 <__register_exitproc+0x56>
   895e4:	4822      	ldr	r0, [pc, #136]	; (89670 <__register_exitproc+0xa4>)
   895e6:	b918      	cbnz	r0, 895f0 <__register_exitproc+0x24>
   895e8:	f04f 30ff 	mov.w	r0, #4294967295
   895ec:	b005      	add	sp, #20
   895ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   895f0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   895f4:	9103      	str	r1, [sp, #12]
   895f6:	9202      	str	r2, [sp, #8]
   895f8:	9301      	str	r3, [sp, #4]
   895fa:	f7fe f8ff 	bl	877fc <malloc>
   895fe:	9903      	ldr	r1, [sp, #12]
   89600:	4604      	mov	r4, r0
   89602:	9a02      	ldr	r2, [sp, #8]
   89604:	9b01      	ldr	r3, [sp, #4]
   89606:	2800      	cmp	r0, #0
   89608:	d0ee      	beq.n	895e8 <__register_exitproc+0x1c>
   8960a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8960e:	2000      	movs	r0, #0
   89610:	6025      	str	r5, [r4, #0]
   89612:	6060      	str	r0, [r4, #4]
   89614:	4605      	mov	r5, r0
   89616:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8961a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8961e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   89622:	b93f      	cbnz	r7, 89634 <__register_exitproc+0x68>
   89624:	1c6b      	adds	r3, r5, #1
   89626:	2000      	movs	r0, #0
   89628:	3502      	adds	r5, #2
   8962a:	6063      	str	r3, [r4, #4]
   8962c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   89630:	b005      	add	sp, #20
   89632:	bdf0      	pop	{r4, r5, r6, r7, pc}
   89634:	2601      	movs	r6, #1
   89636:	40ae      	lsls	r6, r5
   89638:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   8963c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   89640:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   89644:	2f02      	cmp	r7, #2
   89646:	ea42 0206 	orr.w	r2, r2, r6
   8964a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8964e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   89652:	d1e7      	bne.n	89624 <__register_exitproc+0x58>
   89654:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   89658:	431e      	orrs	r6, r3
   8965a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8965e:	e7e1      	b.n	89624 <__register_exitproc+0x58>
   89660:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   89664:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   89668:	e7b9      	b.n	895de <__register_exitproc+0x12>
   8966a:	bf00      	nop
   8966c:	0008a094 	.word	0x0008a094
   89670:	000877fd 	.word	0x000877fd

00089674 <_calloc_r>:
   89674:	b510      	push	{r4, lr}
   89676:	fb02 f101 	mul.w	r1, r2, r1
   8967a:	f7fe f8c7 	bl	8780c <_malloc_r>
   8967e:	4604      	mov	r4, r0
   89680:	b168      	cbz	r0, 8969e <_calloc_r+0x2a>
   89682:	f850 2c04 	ldr.w	r2, [r0, #-4]
   89686:	f022 0203 	bic.w	r2, r2, #3
   8968a:	3a04      	subs	r2, #4
   8968c:	2a24      	cmp	r2, #36	; 0x24
   8968e:	d818      	bhi.n	896c2 <_calloc_r+0x4e>
   89690:	2a13      	cmp	r2, #19
   89692:	d806      	bhi.n	896a2 <_calloc_r+0x2e>
   89694:	4603      	mov	r3, r0
   89696:	2200      	movs	r2, #0
   89698:	601a      	str	r2, [r3, #0]
   8969a:	605a      	str	r2, [r3, #4]
   8969c:	609a      	str	r2, [r3, #8]
   8969e:	4620      	mov	r0, r4
   896a0:	bd10      	pop	{r4, pc}
   896a2:	2300      	movs	r3, #0
   896a4:	2a1b      	cmp	r2, #27
   896a6:	6003      	str	r3, [r0, #0]
   896a8:	6043      	str	r3, [r0, #4]
   896aa:	d90f      	bls.n	896cc <_calloc_r+0x58>
   896ac:	2a24      	cmp	r2, #36	; 0x24
   896ae:	6083      	str	r3, [r0, #8]
   896b0:	60c3      	str	r3, [r0, #12]
   896b2:	bf05      	ittet	eq
   896b4:	6103      	streq	r3, [r0, #16]
   896b6:	6143      	streq	r3, [r0, #20]
   896b8:	f100 0310 	addne.w	r3, r0, #16
   896bc:	f100 0318 	addeq.w	r3, r0, #24
   896c0:	e7e9      	b.n	89696 <_calloc_r+0x22>
   896c2:	2100      	movs	r1, #0
   896c4:	f7fa f9a4 	bl	83a10 <memset>
   896c8:	4620      	mov	r0, r4
   896ca:	bd10      	pop	{r4, pc}
   896cc:	f100 0308 	add.w	r3, r0, #8
   896d0:	e7e1      	b.n	89696 <_calloc_r+0x22>
   896d2:	bf00      	nop

000896d4 <_close_r>:
   896d4:	b538      	push	{r3, r4, r5, lr}
   896d6:	4c07      	ldr	r4, [pc, #28]	; (896f4 <_close_r+0x20>)
   896d8:	2300      	movs	r3, #0
   896da:	4605      	mov	r5, r0
   896dc:	4608      	mov	r0, r1
   896de:	6023      	str	r3, [r4, #0]
   896e0:	f7f9 f936 	bl	82950 <_close>
   896e4:	1c43      	adds	r3, r0, #1
   896e6:	d000      	beq.n	896ea <_close_r+0x16>
   896e8:	bd38      	pop	{r3, r4, r5, pc}
   896ea:	6823      	ldr	r3, [r4, #0]
   896ec:	2b00      	cmp	r3, #0
   896ee:	d0fb      	beq.n	896e8 <_close_r+0x14>
   896f0:	602b      	str	r3, [r5, #0]
   896f2:	bd38      	pop	{r3, r4, r5, pc}
   896f4:	20078bd4 	.word	0x20078bd4

000896f8 <_fclose_r>:
   896f8:	b570      	push	{r4, r5, r6, lr}
   896fa:	460c      	mov	r4, r1
   896fc:	4605      	mov	r5, r0
   896fe:	b131      	cbz	r1, 8970e <_fclose_r+0x16>
   89700:	b110      	cbz	r0, 89708 <_fclose_r+0x10>
   89702:	6b83      	ldr	r3, [r0, #56]	; 0x38
   89704:	2b00      	cmp	r3, #0
   89706:	d02f      	beq.n	89768 <_fclose_r+0x70>
   89708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8970c:	b90b      	cbnz	r3, 89712 <_fclose_r+0x1a>
   8970e:	2000      	movs	r0, #0
   89710:	bd70      	pop	{r4, r5, r6, pc}
   89712:	4628      	mov	r0, r5
   89714:	4621      	mov	r1, r4
   89716:	f7fc ff59 	bl	865cc <_fflush_r>
   8971a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8971c:	4606      	mov	r6, r0
   8971e:	b133      	cbz	r3, 8972e <_fclose_r+0x36>
   89720:	4628      	mov	r0, r5
   89722:	69e1      	ldr	r1, [r4, #28]
   89724:	4798      	blx	r3
   89726:	2800      	cmp	r0, #0
   89728:	bfb8      	it	lt
   8972a:	f04f 36ff 	movlt.w	r6, #4294967295
   8972e:	89a3      	ldrh	r3, [r4, #12]
   89730:	061b      	lsls	r3, r3, #24
   89732:	d41c      	bmi.n	8976e <_fclose_r+0x76>
   89734:	6b21      	ldr	r1, [r4, #48]	; 0x30
   89736:	b141      	cbz	r1, 8974a <_fclose_r+0x52>
   89738:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8973c:	4299      	cmp	r1, r3
   8973e:	d002      	beq.n	89746 <_fclose_r+0x4e>
   89740:	4628      	mov	r0, r5
   89742:	f7fd f97d 	bl	86a40 <_free_r>
   89746:	2300      	movs	r3, #0
   89748:	6323      	str	r3, [r4, #48]	; 0x30
   8974a:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8974c:	b121      	cbz	r1, 89758 <_fclose_r+0x60>
   8974e:	4628      	mov	r0, r5
   89750:	f7fd f976 	bl	86a40 <_free_r>
   89754:	2300      	movs	r3, #0
   89756:	6463      	str	r3, [r4, #68]	; 0x44
   89758:	f7fc ffe0 	bl	8671c <__sfp_lock_acquire>
   8975c:	2300      	movs	r3, #0
   8975e:	81a3      	strh	r3, [r4, #12]
   89760:	f7fc ffde 	bl	86720 <__sfp_lock_release>
   89764:	4630      	mov	r0, r6
   89766:	bd70      	pop	{r4, r5, r6, pc}
   89768:	f7fc ff5e 	bl	86628 <__sinit>
   8976c:	e7cc      	b.n	89708 <_fclose_r+0x10>
   8976e:	4628      	mov	r0, r5
   89770:	6921      	ldr	r1, [r4, #16]
   89772:	f7fd f965 	bl	86a40 <_free_r>
   89776:	e7dd      	b.n	89734 <_fclose_r+0x3c>

00089778 <fclose>:
   89778:	4b02      	ldr	r3, [pc, #8]	; (89784 <fclose+0xc>)
   8977a:	4601      	mov	r1, r0
   8977c:	6818      	ldr	r0, [r3, #0]
   8977e:	f7ff bfbb 	b.w	896f8 <_fclose_r>
   89782:	bf00      	nop
   89784:	20070458 	.word	0x20070458

00089788 <_fstat_r>:
   89788:	b538      	push	{r3, r4, r5, lr}
   8978a:	4c08      	ldr	r4, [pc, #32]	; (897ac <_fstat_r+0x24>)
   8978c:	2300      	movs	r3, #0
   8978e:	4605      	mov	r5, r0
   89790:	4608      	mov	r0, r1
   89792:	4611      	mov	r1, r2
   89794:	6023      	str	r3, [r4, #0]
   89796:	f7f9 f8df 	bl	82958 <_fstat>
   8979a:	1c43      	adds	r3, r0, #1
   8979c:	d000      	beq.n	897a0 <_fstat_r+0x18>
   8979e:	bd38      	pop	{r3, r4, r5, pc}
   897a0:	6823      	ldr	r3, [r4, #0]
   897a2:	2b00      	cmp	r3, #0
   897a4:	d0fb      	beq.n	8979e <_fstat_r+0x16>
   897a6:	602b      	str	r3, [r5, #0]
   897a8:	bd38      	pop	{r3, r4, r5, pc}
   897aa:	bf00      	nop
   897ac:	20078bd4 	.word	0x20078bd4

000897b0 <_isatty_r>:
   897b0:	b538      	push	{r3, r4, r5, lr}
   897b2:	4c07      	ldr	r4, [pc, #28]	; (897d0 <_isatty_r+0x20>)
   897b4:	2300      	movs	r3, #0
   897b6:	4605      	mov	r5, r0
   897b8:	4608      	mov	r0, r1
   897ba:	6023      	str	r3, [r4, #0]
   897bc:	f7f9 f8d2 	bl	82964 <_isatty>
   897c0:	1c43      	adds	r3, r0, #1
   897c2:	d000      	beq.n	897c6 <_isatty_r+0x16>
   897c4:	bd38      	pop	{r3, r4, r5, pc}
   897c6:	6823      	ldr	r3, [r4, #0]
   897c8:	2b00      	cmp	r3, #0
   897ca:	d0fb      	beq.n	897c4 <_isatty_r+0x14>
   897cc:	602b      	str	r3, [r5, #0]
   897ce:	bd38      	pop	{r3, r4, r5, pc}
   897d0:	20078bd4 	.word	0x20078bd4

000897d4 <_lseek_r>:
   897d4:	b570      	push	{r4, r5, r6, lr}
   897d6:	4c08      	ldr	r4, [pc, #32]	; (897f8 <_lseek_r+0x24>)
   897d8:	4606      	mov	r6, r0
   897da:	2500      	movs	r5, #0
   897dc:	4608      	mov	r0, r1
   897de:	4611      	mov	r1, r2
   897e0:	461a      	mov	r2, r3
   897e2:	6025      	str	r5, [r4, #0]
   897e4:	f7f9 f8c0 	bl	82968 <_lseek>
   897e8:	1c43      	adds	r3, r0, #1
   897ea:	d000      	beq.n	897ee <_lseek_r+0x1a>
   897ec:	bd70      	pop	{r4, r5, r6, pc}
   897ee:	6823      	ldr	r3, [r4, #0]
   897f0:	2b00      	cmp	r3, #0
   897f2:	d0fb      	beq.n	897ec <_lseek_r+0x18>
   897f4:	6033      	str	r3, [r6, #0]
   897f6:	bd70      	pop	{r4, r5, r6, pc}
   897f8:	20078bd4 	.word	0x20078bd4

000897fc <_read_r>:
   897fc:	b570      	push	{r4, r5, r6, lr}
   897fe:	4c08      	ldr	r4, [pc, #32]	; (89820 <_read_r+0x24>)
   89800:	4606      	mov	r6, r0
   89802:	2500      	movs	r5, #0
   89804:	4608      	mov	r0, r1
   89806:	4611      	mov	r1, r2
   89808:	461a      	mov	r2, r3
   8980a:	6025      	str	r5, [r4, #0]
   8980c:	f7f6 fc9c 	bl	80148 <_read>
   89810:	1c43      	adds	r3, r0, #1
   89812:	d000      	beq.n	89816 <_read_r+0x1a>
   89814:	bd70      	pop	{r4, r5, r6, pc}
   89816:	6823      	ldr	r3, [r4, #0]
   89818:	2b00      	cmp	r3, #0
   8981a:	d0fb      	beq.n	89814 <_read_r+0x18>
   8981c:	6033      	str	r3, [r6, #0]
   8981e:	bd70      	pop	{r4, r5, r6, pc}
   89820:	20078bd4 	.word	0x20078bd4

00089824 <__gedf2>:
   89824:	f04f 3cff 	mov.w	ip, #4294967295
   89828:	e006      	b.n	89838 <__cmpdf2+0x4>
   8982a:	bf00      	nop

0008982c <__ledf2>:
   8982c:	f04f 0c01 	mov.w	ip, #1
   89830:	e002      	b.n	89838 <__cmpdf2+0x4>
   89832:	bf00      	nop

00089834 <__cmpdf2>:
   89834:	f04f 0c01 	mov.w	ip, #1
   89838:	f84d cd04 	str.w	ip, [sp, #-4]!
   8983c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   89840:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   89844:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   89848:	bf18      	it	ne
   8984a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8984e:	d01b      	beq.n	89888 <__cmpdf2+0x54>
   89850:	b001      	add	sp, #4
   89852:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   89856:	bf0c      	ite	eq
   89858:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8985c:	ea91 0f03 	teqne	r1, r3
   89860:	bf02      	ittt	eq
   89862:	ea90 0f02 	teqeq	r0, r2
   89866:	2000      	moveq	r0, #0
   89868:	4770      	bxeq	lr
   8986a:	f110 0f00 	cmn.w	r0, #0
   8986e:	ea91 0f03 	teq	r1, r3
   89872:	bf58      	it	pl
   89874:	4299      	cmppl	r1, r3
   89876:	bf08      	it	eq
   89878:	4290      	cmpeq	r0, r2
   8987a:	bf2c      	ite	cs
   8987c:	17d8      	asrcs	r0, r3, #31
   8987e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   89882:	f040 0001 	orr.w	r0, r0, #1
   89886:	4770      	bx	lr
   89888:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8988c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   89890:	d102      	bne.n	89898 <__cmpdf2+0x64>
   89892:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   89896:	d107      	bne.n	898a8 <__cmpdf2+0x74>
   89898:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8989c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   898a0:	d1d6      	bne.n	89850 <__cmpdf2+0x1c>
   898a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   898a6:	d0d3      	beq.n	89850 <__cmpdf2+0x1c>
   898a8:	f85d 0b04 	ldr.w	r0, [sp], #4
   898ac:	4770      	bx	lr
   898ae:	bf00      	nop

000898b0 <__aeabi_cdrcmple>:
   898b0:	4684      	mov	ip, r0
   898b2:	4610      	mov	r0, r2
   898b4:	4662      	mov	r2, ip
   898b6:	468c      	mov	ip, r1
   898b8:	4619      	mov	r1, r3
   898ba:	4663      	mov	r3, ip
   898bc:	e000      	b.n	898c0 <__aeabi_cdcmpeq>
   898be:	bf00      	nop

000898c0 <__aeabi_cdcmpeq>:
   898c0:	b501      	push	{r0, lr}
   898c2:	f7ff ffb7 	bl	89834 <__cmpdf2>
   898c6:	2800      	cmp	r0, #0
   898c8:	bf48      	it	mi
   898ca:	f110 0f00 	cmnmi.w	r0, #0
   898ce:	bd01      	pop	{r0, pc}

000898d0 <__aeabi_dcmpeq>:
   898d0:	f84d ed08 	str.w	lr, [sp, #-8]!
   898d4:	f7ff fff4 	bl	898c0 <__aeabi_cdcmpeq>
   898d8:	bf0c      	ite	eq
   898da:	2001      	moveq	r0, #1
   898dc:	2000      	movne	r0, #0
   898de:	f85d fb08 	ldr.w	pc, [sp], #8
   898e2:	bf00      	nop

000898e4 <__aeabi_dcmplt>:
   898e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   898e8:	f7ff ffea 	bl	898c0 <__aeabi_cdcmpeq>
   898ec:	bf34      	ite	cc
   898ee:	2001      	movcc	r0, #1
   898f0:	2000      	movcs	r0, #0
   898f2:	f85d fb08 	ldr.w	pc, [sp], #8
   898f6:	bf00      	nop

000898f8 <__aeabi_dcmple>:
   898f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   898fc:	f7ff ffe0 	bl	898c0 <__aeabi_cdcmpeq>
   89900:	bf94      	ite	ls
   89902:	2001      	movls	r0, #1
   89904:	2000      	movhi	r0, #0
   89906:	f85d fb08 	ldr.w	pc, [sp], #8
   8990a:	bf00      	nop

0008990c <__aeabi_dcmpge>:
   8990c:	f84d ed08 	str.w	lr, [sp, #-8]!
   89910:	f7ff ffce 	bl	898b0 <__aeabi_cdrcmple>
   89914:	bf94      	ite	ls
   89916:	2001      	movls	r0, #1
   89918:	2000      	movhi	r0, #0
   8991a:	f85d fb08 	ldr.w	pc, [sp], #8
   8991e:	bf00      	nop

00089920 <__aeabi_dcmpgt>:
   89920:	f84d ed08 	str.w	lr, [sp, #-8]!
   89924:	f7ff ffc4 	bl	898b0 <__aeabi_cdrcmple>
   89928:	bf34      	ite	cc
   8992a:	2001      	movcc	r0, #1
   8992c:	2000      	movcs	r0, #0
   8992e:	f85d fb08 	ldr.w	pc, [sp], #8
   89932:	bf00      	nop

00089934 <__aeabi_d2iz>:
   89934:	ea4f 0241 	mov.w	r2, r1, lsl #1
   89938:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8993c:	d215      	bcs.n	8996a <__aeabi_d2iz+0x36>
   8993e:	d511      	bpl.n	89964 <__aeabi_d2iz+0x30>
   89940:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   89944:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   89948:	d912      	bls.n	89970 <__aeabi_d2iz+0x3c>
   8994a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8994e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   89952:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   89956:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8995a:	fa23 f002 	lsr.w	r0, r3, r2
   8995e:	bf18      	it	ne
   89960:	4240      	negne	r0, r0
   89962:	4770      	bx	lr
   89964:	f04f 0000 	mov.w	r0, #0
   89968:	4770      	bx	lr
   8996a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8996e:	d105      	bne.n	8997c <__aeabi_d2iz+0x48>
   89970:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   89974:	bf08      	it	eq
   89976:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8997a:	4770      	bx	lr
   8997c:	f04f 0000 	mov.w	r0, #0
   89980:	4770      	bx	lr
   89982:	bf00      	nop

00089984 <__aeabi_d2uiz>:
   89984:	004a      	lsls	r2, r1, #1
   89986:	d211      	bcs.n	899ac <__aeabi_d2uiz+0x28>
   89988:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8998c:	d211      	bcs.n	899b2 <__aeabi_d2uiz+0x2e>
   8998e:	d50d      	bpl.n	899ac <__aeabi_d2uiz+0x28>
   89990:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   89994:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   89998:	d40e      	bmi.n	899b8 <__aeabi_d2uiz+0x34>
   8999a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8999e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   899a2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   899a6:	fa23 f002 	lsr.w	r0, r3, r2
   899aa:	4770      	bx	lr
   899ac:	f04f 0000 	mov.w	r0, #0
   899b0:	4770      	bx	lr
   899b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   899b6:	d102      	bne.n	899be <__aeabi_d2uiz+0x3a>
   899b8:	f04f 30ff 	mov.w	r0, #4294967295
   899bc:	4770      	bx	lr
   899be:	f04f 0000 	mov.w	r0, #0
   899c2:	4770      	bx	lr

000899c4 <__aeabi_uldivmod>:
   899c4:	b94b      	cbnz	r3, 899da <__aeabi_uldivmod+0x16>
   899c6:	b942      	cbnz	r2, 899da <__aeabi_uldivmod+0x16>
   899c8:	2900      	cmp	r1, #0
   899ca:	bf08      	it	eq
   899cc:	2800      	cmpeq	r0, #0
   899ce:	d002      	beq.n	899d6 <__aeabi_uldivmod+0x12>
   899d0:	f04f 31ff 	mov.w	r1, #4294967295
   899d4:	4608      	mov	r0, r1
   899d6:	f000 b83b 	b.w	89a50 <__aeabi_idiv0>
   899da:	b082      	sub	sp, #8
   899dc:	46ec      	mov	ip, sp
   899de:	e92d 5000 	stmdb	sp!, {ip, lr}
   899e2:	f000 f81d 	bl	89a20 <__gnu_uldivmod_helper>
   899e6:	f8dd e004 	ldr.w	lr, [sp, #4]
   899ea:	b002      	add	sp, #8
   899ec:	bc0c      	pop	{r2, r3}
   899ee:	4770      	bx	lr

000899f0 <__gnu_ldivmod_helper>:
   899f0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   899f4:	9e08      	ldr	r6, [sp, #32]
   899f6:	4614      	mov	r4, r2
   899f8:	461d      	mov	r5, r3
   899fa:	4680      	mov	r8, r0
   899fc:	4689      	mov	r9, r1
   899fe:	f000 f829 	bl	89a54 <__divdi3>
   89a02:	fb04 f301 	mul.w	r3, r4, r1
   89a06:	fba4 ab00 	umull	sl, fp, r4, r0
   89a0a:	fb00 3205 	mla	r2, r0, r5, r3
   89a0e:	4493      	add	fp, r2
   89a10:	ebb8 080a 	subs.w	r8, r8, sl
   89a14:	eb69 090b 	sbc.w	r9, r9, fp
   89a18:	e9c6 8900 	strd	r8, r9, [r6]
   89a1c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00089a20 <__gnu_uldivmod_helper>:
   89a20:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   89a24:	9e08      	ldr	r6, [sp, #32]
   89a26:	4614      	mov	r4, r2
   89a28:	461d      	mov	r5, r3
   89a2a:	4680      	mov	r8, r0
   89a2c:	4689      	mov	r9, r1
   89a2e:	f000 f961 	bl	89cf4 <__udivdi3>
   89a32:	fb00 f505 	mul.w	r5, r0, r5
   89a36:	fba0 ab04 	umull	sl, fp, r0, r4
   89a3a:	fb04 5401 	mla	r4, r4, r1, r5
   89a3e:	44a3      	add	fp, r4
   89a40:	ebb8 080a 	subs.w	r8, r8, sl
   89a44:	eb69 090b 	sbc.w	r9, r9, fp
   89a48:	e9c6 8900 	strd	r8, r9, [r6]
   89a4c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00089a50 <__aeabi_idiv0>:
   89a50:	4770      	bx	lr
   89a52:	bf00      	nop

00089a54 <__divdi3>:
   89a54:	2900      	cmp	r1, #0
   89a56:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89a5a:	f2c0 80a1 	blt.w	89ba0 <__divdi3+0x14c>
   89a5e:	2400      	movs	r4, #0
   89a60:	2b00      	cmp	r3, #0
   89a62:	f2c0 8098 	blt.w	89b96 <__divdi3+0x142>
   89a66:	4615      	mov	r5, r2
   89a68:	4606      	mov	r6, r0
   89a6a:	460f      	mov	r7, r1
   89a6c:	2b00      	cmp	r3, #0
   89a6e:	d13f      	bne.n	89af0 <__divdi3+0x9c>
   89a70:	428a      	cmp	r2, r1
   89a72:	d958      	bls.n	89b26 <__divdi3+0xd2>
   89a74:	fab2 f382 	clz	r3, r2
   89a78:	b14b      	cbz	r3, 89a8e <__divdi3+0x3a>
   89a7a:	f1c3 0220 	rsb	r2, r3, #32
   89a7e:	fa01 f703 	lsl.w	r7, r1, r3
   89a82:	fa20 f202 	lsr.w	r2, r0, r2
   89a86:	409d      	lsls	r5, r3
   89a88:	fa00 f603 	lsl.w	r6, r0, r3
   89a8c:	4317      	orrs	r7, r2
   89a8e:	0c29      	lsrs	r1, r5, #16
   89a90:	fbb7 f2f1 	udiv	r2, r7, r1
   89a94:	fb01 7712 	mls	r7, r1, r2, r7
   89a98:	b2a8      	uxth	r0, r5
   89a9a:	fb00 f302 	mul.w	r3, r0, r2
   89a9e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   89aa2:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   89aa6:	42bb      	cmp	r3, r7
   89aa8:	d909      	bls.n	89abe <__divdi3+0x6a>
   89aaa:	197f      	adds	r7, r7, r5
   89aac:	f102 3cff 	add.w	ip, r2, #4294967295
   89ab0:	f080 8105 	bcs.w	89cbe <__divdi3+0x26a>
   89ab4:	42bb      	cmp	r3, r7
   89ab6:	f240 8102 	bls.w	89cbe <__divdi3+0x26a>
   89aba:	3a02      	subs	r2, #2
   89abc:	442f      	add	r7, r5
   89abe:	1aff      	subs	r7, r7, r3
   89ac0:	fbb7 f3f1 	udiv	r3, r7, r1
   89ac4:	fb01 7113 	mls	r1, r1, r3, r7
   89ac8:	fb00 f003 	mul.w	r0, r0, r3
   89acc:	b2b6      	uxth	r6, r6
   89ace:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   89ad2:	4288      	cmp	r0, r1
   89ad4:	d908      	bls.n	89ae8 <__divdi3+0x94>
   89ad6:	1949      	adds	r1, r1, r5
   89ad8:	f103 37ff 	add.w	r7, r3, #4294967295
   89adc:	f080 80f1 	bcs.w	89cc2 <__divdi3+0x26e>
   89ae0:	4288      	cmp	r0, r1
   89ae2:	f240 80ee 	bls.w	89cc2 <__divdi3+0x26e>
   89ae6:	3b02      	subs	r3, #2
   89ae8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   89aec:	2300      	movs	r3, #0
   89aee:	e003      	b.n	89af8 <__divdi3+0xa4>
   89af0:	428b      	cmp	r3, r1
   89af2:	d90a      	bls.n	89b0a <__divdi3+0xb6>
   89af4:	2300      	movs	r3, #0
   89af6:	461a      	mov	r2, r3
   89af8:	4610      	mov	r0, r2
   89afa:	4619      	mov	r1, r3
   89afc:	b114      	cbz	r4, 89b04 <__divdi3+0xb0>
   89afe:	4240      	negs	r0, r0
   89b00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   89b04:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89b08:	4770      	bx	lr
   89b0a:	fab3 f883 	clz	r8, r3
   89b0e:	f1b8 0f00 	cmp.w	r8, #0
   89b12:	f040 8088 	bne.w	89c26 <__divdi3+0x1d2>
   89b16:	428b      	cmp	r3, r1
   89b18:	d302      	bcc.n	89b20 <__divdi3+0xcc>
   89b1a:	4282      	cmp	r2, r0
   89b1c:	f200 80e2 	bhi.w	89ce4 <__divdi3+0x290>
   89b20:	2300      	movs	r3, #0
   89b22:	2201      	movs	r2, #1
   89b24:	e7e8      	b.n	89af8 <__divdi3+0xa4>
   89b26:	b912      	cbnz	r2, 89b2e <__divdi3+0xda>
   89b28:	2301      	movs	r3, #1
   89b2a:	fbb3 f5f2 	udiv	r5, r3, r2
   89b2e:	fab5 f285 	clz	r2, r5
   89b32:	2a00      	cmp	r2, #0
   89b34:	d13a      	bne.n	89bac <__divdi3+0x158>
   89b36:	1b7f      	subs	r7, r7, r5
   89b38:	0c28      	lsrs	r0, r5, #16
   89b3a:	fa1f fc85 	uxth.w	ip, r5
   89b3e:	2301      	movs	r3, #1
   89b40:	fbb7 f1f0 	udiv	r1, r7, r0
   89b44:	fb00 7711 	mls	r7, r0, r1, r7
   89b48:	fb0c f201 	mul.w	r2, ip, r1
   89b4c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   89b50:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   89b54:	42ba      	cmp	r2, r7
   89b56:	d907      	bls.n	89b68 <__divdi3+0x114>
   89b58:	197f      	adds	r7, r7, r5
   89b5a:	f101 38ff 	add.w	r8, r1, #4294967295
   89b5e:	d202      	bcs.n	89b66 <__divdi3+0x112>
   89b60:	42ba      	cmp	r2, r7
   89b62:	f200 80c4 	bhi.w	89cee <__divdi3+0x29a>
   89b66:	4641      	mov	r1, r8
   89b68:	1abf      	subs	r7, r7, r2
   89b6a:	fbb7 f2f0 	udiv	r2, r7, r0
   89b6e:	fb00 7012 	mls	r0, r0, r2, r7
   89b72:	fb0c fc02 	mul.w	ip, ip, r2
   89b76:	b2b6      	uxth	r6, r6
   89b78:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   89b7c:	4584      	cmp	ip, r0
   89b7e:	d907      	bls.n	89b90 <__divdi3+0x13c>
   89b80:	1940      	adds	r0, r0, r5
   89b82:	f102 37ff 	add.w	r7, r2, #4294967295
   89b86:	d202      	bcs.n	89b8e <__divdi3+0x13a>
   89b88:	4584      	cmp	ip, r0
   89b8a:	f200 80ae 	bhi.w	89cea <__divdi3+0x296>
   89b8e:	463a      	mov	r2, r7
   89b90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   89b94:	e7b0      	b.n	89af8 <__divdi3+0xa4>
   89b96:	43e4      	mvns	r4, r4
   89b98:	4252      	negs	r2, r2
   89b9a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   89b9e:	e762      	b.n	89a66 <__divdi3+0x12>
   89ba0:	4240      	negs	r0, r0
   89ba2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   89ba6:	f04f 34ff 	mov.w	r4, #4294967295
   89baa:	e759      	b.n	89a60 <__divdi3+0xc>
   89bac:	4095      	lsls	r5, r2
   89bae:	f1c2 0920 	rsb	r9, r2, #32
   89bb2:	fa27 f109 	lsr.w	r1, r7, r9
   89bb6:	fa26 f909 	lsr.w	r9, r6, r9
   89bba:	4097      	lsls	r7, r2
   89bbc:	0c28      	lsrs	r0, r5, #16
   89bbe:	fbb1 f8f0 	udiv	r8, r1, r0
   89bc2:	fb00 1118 	mls	r1, r0, r8, r1
   89bc6:	fa1f fc85 	uxth.w	ip, r5
   89bca:	fb0c f308 	mul.w	r3, ip, r8
   89bce:	ea49 0907 	orr.w	r9, r9, r7
   89bd2:	ea4f 4719 	mov.w	r7, r9, lsr #16
   89bd6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   89bda:	428b      	cmp	r3, r1
   89bdc:	fa06 f602 	lsl.w	r6, r6, r2
   89be0:	d908      	bls.n	89bf4 <__divdi3+0x1a0>
   89be2:	1949      	adds	r1, r1, r5
   89be4:	f108 32ff 	add.w	r2, r8, #4294967295
   89be8:	d27a      	bcs.n	89ce0 <__divdi3+0x28c>
   89bea:	428b      	cmp	r3, r1
   89bec:	d978      	bls.n	89ce0 <__divdi3+0x28c>
   89bee:	f1a8 0802 	sub.w	r8, r8, #2
   89bf2:	4429      	add	r1, r5
   89bf4:	1ac9      	subs	r1, r1, r3
   89bf6:	fbb1 f3f0 	udiv	r3, r1, r0
   89bfa:	fb00 1713 	mls	r7, r0, r3, r1
   89bfe:	fb0c f203 	mul.w	r2, ip, r3
   89c02:	fa1f f989 	uxth.w	r9, r9
   89c06:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   89c0a:	42ba      	cmp	r2, r7
   89c0c:	d907      	bls.n	89c1e <__divdi3+0x1ca>
   89c0e:	197f      	adds	r7, r7, r5
   89c10:	f103 31ff 	add.w	r1, r3, #4294967295
   89c14:	d260      	bcs.n	89cd8 <__divdi3+0x284>
   89c16:	42ba      	cmp	r2, r7
   89c18:	d95e      	bls.n	89cd8 <__divdi3+0x284>
   89c1a:	3b02      	subs	r3, #2
   89c1c:	442f      	add	r7, r5
   89c1e:	1abf      	subs	r7, r7, r2
   89c20:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   89c24:	e78c      	b.n	89b40 <__divdi3+0xec>
   89c26:	f1c8 0220 	rsb	r2, r8, #32
   89c2a:	fa25 f102 	lsr.w	r1, r5, r2
   89c2e:	fa03 fc08 	lsl.w	ip, r3, r8
   89c32:	fa27 f302 	lsr.w	r3, r7, r2
   89c36:	fa20 f202 	lsr.w	r2, r0, r2
   89c3a:	fa07 f708 	lsl.w	r7, r7, r8
   89c3e:	ea41 0c0c 	orr.w	ip, r1, ip
   89c42:	ea4f 491c 	mov.w	r9, ip, lsr #16
   89c46:	fbb3 f1f9 	udiv	r1, r3, r9
   89c4a:	fb09 3311 	mls	r3, r9, r1, r3
   89c4e:	fa1f fa8c 	uxth.w	sl, ip
   89c52:	fb0a fb01 	mul.w	fp, sl, r1
   89c56:	4317      	orrs	r7, r2
   89c58:	0c3a      	lsrs	r2, r7, #16
   89c5a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   89c5e:	459b      	cmp	fp, r3
   89c60:	fa05 f008 	lsl.w	r0, r5, r8
   89c64:	d908      	bls.n	89c78 <__divdi3+0x224>
   89c66:	eb13 030c 	adds.w	r3, r3, ip
   89c6a:	f101 32ff 	add.w	r2, r1, #4294967295
   89c6e:	d235      	bcs.n	89cdc <__divdi3+0x288>
   89c70:	459b      	cmp	fp, r3
   89c72:	d933      	bls.n	89cdc <__divdi3+0x288>
   89c74:	3902      	subs	r1, #2
   89c76:	4463      	add	r3, ip
   89c78:	ebcb 0303 	rsb	r3, fp, r3
   89c7c:	fbb3 f2f9 	udiv	r2, r3, r9
   89c80:	fb09 3312 	mls	r3, r9, r2, r3
   89c84:	fb0a fa02 	mul.w	sl, sl, r2
   89c88:	b2bf      	uxth	r7, r7
   89c8a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   89c8e:	45ba      	cmp	sl, r7
   89c90:	d908      	bls.n	89ca4 <__divdi3+0x250>
   89c92:	eb17 070c 	adds.w	r7, r7, ip
   89c96:	f102 33ff 	add.w	r3, r2, #4294967295
   89c9a:	d21b      	bcs.n	89cd4 <__divdi3+0x280>
   89c9c:	45ba      	cmp	sl, r7
   89c9e:	d919      	bls.n	89cd4 <__divdi3+0x280>
   89ca0:	3a02      	subs	r2, #2
   89ca2:	4467      	add	r7, ip
   89ca4:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   89ca8:	fba5 0100 	umull	r0, r1, r5, r0
   89cac:	ebca 0707 	rsb	r7, sl, r7
   89cb0:	428f      	cmp	r7, r1
   89cb2:	f04f 0300 	mov.w	r3, #0
   89cb6:	d30a      	bcc.n	89cce <__divdi3+0x27a>
   89cb8:	d005      	beq.n	89cc6 <__divdi3+0x272>
   89cba:	462a      	mov	r2, r5
   89cbc:	e71c      	b.n	89af8 <__divdi3+0xa4>
   89cbe:	4662      	mov	r2, ip
   89cc0:	e6fd      	b.n	89abe <__divdi3+0x6a>
   89cc2:	463b      	mov	r3, r7
   89cc4:	e710      	b.n	89ae8 <__divdi3+0x94>
   89cc6:	fa06 f608 	lsl.w	r6, r6, r8
   89cca:	4286      	cmp	r6, r0
   89ccc:	d2f5      	bcs.n	89cba <__divdi3+0x266>
   89cce:	1e6a      	subs	r2, r5, #1
   89cd0:	2300      	movs	r3, #0
   89cd2:	e711      	b.n	89af8 <__divdi3+0xa4>
   89cd4:	461a      	mov	r2, r3
   89cd6:	e7e5      	b.n	89ca4 <__divdi3+0x250>
   89cd8:	460b      	mov	r3, r1
   89cda:	e7a0      	b.n	89c1e <__divdi3+0x1ca>
   89cdc:	4611      	mov	r1, r2
   89cde:	e7cb      	b.n	89c78 <__divdi3+0x224>
   89ce0:	4690      	mov	r8, r2
   89ce2:	e787      	b.n	89bf4 <__divdi3+0x1a0>
   89ce4:	4643      	mov	r3, r8
   89ce6:	4642      	mov	r2, r8
   89ce8:	e706      	b.n	89af8 <__divdi3+0xa4>
   89cea:	3a02      	subs	r2, #2
   89cec:	e750      	b.n	89b90 <__divdi3+0x13c>
   89cee:	3902      	subs	r1, #2
   89cf0:	442f      	add	r7, r5
   89cf2:	e739      	b.n	89b68 <__divdi3+0x114>

00089cf4 <__udivdi3>:
   89cf4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89cf8:	4614      	mov	r4, r2
   89cfa:	4605      	mov	r5, r0
   89cfc:	460e      	mov	r6, r1
   89cfe:	2b00      	cmp	r3, #0
   89d00:	d143      	bne.n	89d8a <__udivdi3+0x96>
   89d02:	428a      	cmp	r2, r1
   89d04:	d953      	bls.n	89dae <__udivdi3+0xba>
   89d06:	fab2 f782 	clz	r7, r2
   89d0a:	b157      	cbz	r7, 89d22 <__udivdi3+0x2e>
   89d0c:	f1c7 0620 	rsb	r6, r7, #32
   89d10:	fa20 f606 	lsr.w	r6, r0, r6
   89d14:	fa01 f307 	lsl.w	r3, r1, r7
   89d18:	fa02 f407 	lsl.w	r4, r2, r7
   89d1c:	fa00 f507 	lsl.w	r5, r0, r7
   89d20:	431e      	orrs	r6, r3
   89d22:	0c21      	lsrs	r1, r4, #16
   89d24:	fbb6 f2f1 	udiv	r2, r6, r1
   89d28:	fb01 6612 	mls	r6, r1, r2, r6
   89d2c:	b2a0      	uxth	r0, r4
   89d2e:	fb00 f302 	mul.w	r3, r0, r2
   89d32:	0c2f      	lsrs	r7, r5, #16
   89d34:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   89d38:	42b3      	cmp	r3, r6
   89d3a:	d909      	bls.n	89d50 <__udivdi3+0x5c>
   89d3c:	1936      	adds	r6, r6, r4
   89d3e:	f102 37ff 	add.w	r7, r2, #4294967295
   89d42:	f080 80fd 	bcs.w	89f40 <__udivdi3+0x24c>
   89d46:	42b3      	cmp	r3, r6
   89d48:	f240 80fa 	bls.w	89f40 <__udivdi3+0x24c>
   89d4c:	3a02      	subs	r2, #2
   89d4e:	4426      	add	r6, r4
   89d50:	1af6      	subs	r6, r6, r3
   89d52:	fbb6 f3f1 	udiv	r3, r6, r1
   89d56:	fb01 6113 	mls	r1, r1, r3, r6
   89d5a:	fb00 f003 	mul.w	r0, r0, r3
   89d5e:	b2ad      	uxth	r5, r5
   89d60:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   89d64:	4288      	cmp	r0, r1
   89d66:	d908      	bls.n	89d7a <__udivdi3+0x86>
   89d68:	1909      	adds	r1, r1, r4
   89d6a:	f103 36ff 	add.w	r6, r3, #4294967295
   89d6e:	f080 80e9 	bcs.w	89f44 <__udivdi3+0x250>
   89d72:	4288      	cmp	r0, r1
   89d74:	f240 80e6 	bls.w	89f44 <__udivdi3+0x250>
   89d78:	3b02      	subs	r3, #2
   89d7a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   89d7e:	2300      	movs	r3, #0
   89d80:	4610      	mov	r0, r2
   89d82:	4619      	mov	r1, r3
   89d84:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89d88:	4770      	bx	lr
   89d8a:	428b      	cmp	r3, r1
   89d8c:	d84c      	bhi.n	89e28 <__udivdi3+0x134>
   89d8e:	fab3 f683 	clz	r6, r3
   89d92:	2e00      	cmp	r6, #0
   89d94:	d14f      	bne.n	89e36 <__udivdi3+0x142>
   89d96:	428b      	cmp	r3, r1
   89d98:	d302      	bcc.n	89da0 <__udivdi3+0xac>
   89d9a:	4282      	cmp	r2, r0
   89d9c:	f200 80dd 	bhi.w	89f5a <__udivdi3+0x266>
   89da0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89da4:	2300      	movs	r3, #0
   89da6:	2201      	movs	r2, #1
   89da8:	4610      	mov	r0, r2
   89daa:	4619      	mov	r1, r3
   89dac:	4770      	bx	lr
   89dae:	b912      	cbnz	r2, 89db6 <__udivdi3+0xc2>
   89db0:	2401      	movs	r4, #1
   89db2:	fbb4 f4f2 	udiv	r4, r4, r2
   89db6:	fab4 f284 	clz	r2, r4
   89dba:	2a00      	cmp	r2, #0
   89dbc:	f040 8082 	bne.w	89ec4 <__udivdi3+0x1d0>
   89dc0:	1b09      	subs	r1, r1, r4
   89dc2:	0c26      	lsrs	r6, r4, #16
   89dc4:	b2a7      	uxth	r7, r4
   89dc6:	2301      	movs	r3, #1
   89dc8:	fbb1 f0f6 	udiv	r0, r1, r6
   89dcc:	fb06 1110 	mls	r1, r6, r0, r1
   89dd0:	fb07 f200 	mul.w	r2, r7, r0
   89dd4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   89dd8:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   89ddc:	428a      	cmp	r2, r1
   89dde:	d907      	bls.n	89df0 <__udivdi3+0xfc>
   89de0:	1909      	adds	r1, r1, r4
   89de2:	f100 3cff 	add.w	ip, r0, #4294967295
   89de6:	d202      	bcs.n	89dee <__udivdi3+0xfa>
   89de8:	428a      	cmp	r2, r1
   89dea:	f200 80c8 	bhi.w	89f7e <__udivdi3+0x28a>
   89dee:	4660      	mov	r0, ip
   89df0:	1a89      	subs	r1, r1, r2
   89df2:	fbb1 f2f6 	udiv	r2, r1, r6
   89df6:	fb06 1112 	mls	r1, r6, r2, r1
   89dfa:	fb07 f702 	mul.w	r7, r7, r2
   89dfe:	b2ad      	uxth	r5, r5
   89e00:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   89e04:	42af      	cmp	r7, r5
   89e06:	d908      	bls.n	89e1a <__udivdi3+0x126>
   89e08:	192c      	adds	r4, r5, r4
   89e0a:	f102 31ff 	add.w	r1, r2, #4294967295
   89e0e:	f080 809b 	bcs.w	89f48 <__udivdi3+0x254>
   89e12:	42a7      	cmp	r7, r4
   89e14:	f240 8098 	bls.w	89f48 <__udivdi3+0x254>
   89e18:	3a02      	subs	r2, #2
   89e1a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   89e1e:	4610      	mov	r0, r2
   89e20:	4619      	mov	r1, r3
   89e22:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89e26:	4770      	bx	lr
   89e28:	2300      	movs	r3, #0
   89e2a:	461a      	mov	r2, r3
   89e2c:	4610      	mov	r0, r2
   89e2e:	4619      	mov	r1, r3
   89e30:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   89e34:	4770      	bx	lr
   89e36:	f1c6 0520 	rsb	r5, r6, #32
   89e3a:	fa22 f705 	lsr.w	r7, r2, r5
   89e3e:	fa03 f406 	lsl.w	r4, r3, r6
   89e42:	fa21 f305 	lsr.w	r3, r1, r5
   89e46:	fa01 fb06 	lsl.w	fp, r1, r6
   89e4a:	fa20 f505 	lsr.w	r5, r0, r5
   89e4e:	433c      	orrs	r4, r7
   89e50:	ea4f 4814 	mov.w	r8, r4, lsr #16
   89e54:	fbb3 fcf8 	udiv	ip, r3, r8
   89e58:	fb08 331c 	mls	r3, r8, ip, r3
   89e5c:	fa1f f984 	uxth.w	r9, r4
   89e60:	fb09 fa0c 	mul.w	sl, r9, ip
   89e64:	ea45 0b0b 	orr.w	fp, r5, fp
   89e68:	ea4f 451b 	mov.w	r5, fp, lsr #16
   89e6c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   89e70:	459a      	cmp	sl, r3
   89e72:	fa02 f206 	lsl.w	r2, r2, r6
   89e76:	d904      	bls.n	89e82 <__udivdi3+0x18e>
   89e78:	191b      	adds	r3, r3, r4
   89e7a:	f10c 35ff 	add.w	r5, ip, #4294967295
   89e7e:	d36f      	bcc.n	89f60 <__udivdi3+0x26c>
   89e80:	46ac      	mov	ip, r5
   89e82:	ebca 0303 	rsb	r3, sl, r3
   89e86:	fbb3 f5f8 	udiv	r5, r3, r8
   89e8a:	fb08 3315 	mls	r3, r8, r5, r3
   89e8e:	fb09 f905 	mul.w	r9, r9, r5
   89e92:	fa1f fb8b 	uxth.w	fp, fp
   89e96:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   89e9a:	45b9      	cmp	r9, r7
   89e9c:	d904      	bls.n	89ea8 <__udivdi3+0x1b4>
   89e9e:	193f      	adds	r7, r7, r4
   89ea0:	f105 33ff 	add.w	r3, r5, #4294967295
   89ea4:	d362      	bcc.n	89f6c <__udivdi3+0x278>
   89ea6:	461d      	mov	r5, r3
   89ea8:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   89eac:	fbac 2302 	umull	r2, r3, ip, r2
   89eb0:	ebc9 0707 	rsb	r7, r9, r7
   89eb4:	429f      	cmp	r7, r3
   89eb6:	f04f 0500 	mov.w	r5, #0
   89eba:	d34a      	bcc.n	89f52 <__udivdi3+0x25e>
   89ebc:	d046      	beq.n	89f4c <__udivdi3+0x258>
   89ebe:	4662      	mov	r2, ip
   89ec0:	462b      	mov	r3, r5
   89ec2:	e75d      	b.n	89d80 <__udivdi3+0x8c>
   89ec4:	4094      	lsls	r4, r2
   89ec6:	f1c2 0920 	rsb	r9, r2, #32
   89eca:	fa21 fc09 	lsr.w	ip, r1, r9
   89ece:	4091      	lsls	r1, r2
   89ed0:	fa20 f909 	lsr.w	r9, r0, r9
   89ed4:	0c26      	lsrs	r6, r4, #16
   89ed6:	fbbc f8f6 	udiv	r8, ip, r6
   89eda:	fb06 cc18 	mls	ip, r6, r8, ip
   89ede:	b2a7      	uxth	r7, r4
   89ee0:	fb07 f308 	mul.w	r3, r7, r8
   89ee4:	ea49 0901 	orr.w	r9, r9, r1
   89ee8:	ea4f 4119 	mov.w	r1, r9, lsr #16
   89eec:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   89ef0:	4563      	cmp	r3, ip
   89ef2:	fa00 f502 	lsl.w	r5, r0, r2
   89ef6:	d909      	bls.n	89f0c <__udivdi3+0x218>
   89ef8:	eb1c 0c04 	adds.w	ip, ip, r4
   89efc:	f108 32ff 	add.w	r2, r8, #4294967295
   89f00:	d23b      	bcs.n	89f7a <__udivdi3+0x286>
   89f02:	4563      	cmp	r3, ip
   89f04:	d939      	bls.n	89f7a <__udivdi3+0x286>
   89f06:	f1a8 0802 	sub.w	r8, r8, #2
   89f0a:	44a4      	add	ip, r4
   89f0c:	ebc3 0c0c 	rsb	ip, r3, ip
   89f10:	fbbc f3f6 	udiv	r3, ip, r6
   89f14:	fb06 c113 	mls	r1, r6, r3, ip
   89f18:	fb07 f203 	mul.w	r2, r7, r3
   89f1c:	fa1f f989 	uxth.w	r9, r9
   89f20:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   89f24:	428a      	cmp	r2, r1
   89f26:	d907      	bls.n	89f38 <__udivdi3+0x244>
   89f28:	1909      	adds	r1, r1, r4
   89f2a:	f103 30ff 	add.w	r0, r3, #4294967295
   89f2e:	d222      	bcs.n	89f76 <__udivdi3+0x282>
   89f30:	428a      	cmp	r2, r1
   89f32:	d920      	bls.n	89f76 <__udivdi3+0x282>
   89f34:	3b02      	subs	r3, #2
   89f36:	4421      	add	r1, r4
   89f38:	1a89      	subs	r1, r1, r2
   89f3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   89f3e:	e743      	b.n	89dc8 <__udivdi3+0xd4>
   89f40:	463a      	mov	r2, r7
   89f42:	e705      	b.n	89d50 <__udivdi3+0x5c>
   89f44:	4633      	mov	r3, r6
   89f46:	e718      	b.n	89d7a <__udivdi3+0x86>
   89f48:	460a      	mov	r2, r1
   89f4a:	e766      	b.n	89e1a <__udivdi3+0x126>
   89f4c:	40b0      	lsls	r0, r6
   89f4e:	4290      	cmp	r0, r2
   89f50:	d2b5      	bcs.n	89ebe <__udivdi3+0x1ca>
   89f52:	f10c 32ff 	add.w	r2, ip, #4294967295
   89f56:	2300      	movs	r3, #0
   89f58:	e712      	b.n	89d80 <__udivdi3+0x8c>
   89f5a:	4633      	mov	r3, r6
   89f5c:	4632      	mov	r2, r6
   89f5e:	e70f      	b.n	89d80 <__udivdi3+0x8c>
   89f60:	459a      	cmp	sl, r3
   89f62:	d98d      	bls.n	89e80 <__udivdi3+0x18c>
   89f64:	f1ac 0c02 	sub.w	ip, ip, #2
   89f68:	4423      	add	r3, r4
   89f6a:	e78a      	b.n	89e82 <__udivdi3+0x18e>
   89f6c:	45b9      	cmp	r9, r7
   89f6e:	d99a      	bls.n	89ea6 <__udivdi3+0x1b2>
   89f70:	3d02      	subs	r5, #2
   89f72:	4427      	add	r7, r4
   89f74:	e798      	b.n	89ea8 <__udivdi3+0x1b4>
   89f76:	4603      	mov	r3, r0
   89f78:	e7de      	b.n	89f38 <__udivdi3+0x244>
   89f7a:	4690      	mov	r8, r2
   89f7c:	e7c6      	b.n	89f0c <__udivdi3+0x218>
   89f7e:	3802      	subs	r0, #2
   89f80:	4421      	add	r1, r4
   89f82:	e735      	b.n	89df0 <__udivdi3+0xfc>
   89f84:	00000001 	.word	0x00000001
   89f88:	00000002 	.word	0x00000002
   89f8c:	00000004 	.word	0x00000004
   89f90:	00000008 	.word	0x00000008
   89f94:	00000010 	.word	0x00000010
   89f98:	00000020 	.word	0x00000020
   89f9c:	00000040 	.word	0x00000040
   89fa0:	00000080 	.word	0x00000080
   89fa4:	00000100 	.word	0x00000100
   89fa8:	00000200 	.word	0x00000200
   89fac:	00000400 	.word	0x00000400
   89fb0:	0a206425 	.word	0x0a206425
   89fb4:	00000000 	.word	0x00000000
   89fb8:	25206425 	.word	0x25206425
   89fbc:	64252064 	.word	0x64252064
   89fc0:	00000a20 	.word	0x00000a20
   89fc4:	00007325 	.word	0x00007325
   89fc8:	09097325 	.word	0x09097325
   89fcc:	25096325 	.word	0x25096325
   89fd0:	75250975 	.word	0x75250975
   89fd4:	0d752509 	.word	0x0d752509
   89fd8:	0000000a 	.word	0x0000000a
   89fdc:	454c4449 	.word	0x454c4449
   89fe0:	00000000 	.word	0x00000000
   89fe4:	20726d54 	.word	0x20726d54
   89fe8:	00637653 	.word	0x00637653
   89fec:	2d444950 	.word	0x2d444950
   89ff0:	6c676572 	.word	0x6c676572
   89ff4:	6e697265 	.word	0x6e697265
   89ff8:	00000067 	.word	0x00000067
   89ffc:	7373694d 	.word	0x7373694d
   8a000:	6b63796c 	.word	0x6b63796c
   8a004:	73656461 	.word	0x73656461
   8a008:	64656d20 	.word	0x64656d20
   8a00c:	74746120 	.word	0x74746120
   8a010:	616b7320 	.word	0x616b7320
   8a014:	70206170 	.word	0x70206170
   8a018:	65636f72 	.word	0x65636f72
   8a01c:	66207373 	.word	0x66207373
   8a020:	502072f6 	.word	0x502072f6
   8a024:	722d4449 	.word	0x722d4449
   8a028:	656c6765 	.word	0x656c6765
   8a02c:	676e6972 	.word	0x676e6972
   8a030:	000a0d2e 	.word	0x000a0d2e
   8a034:	6c74614d 	.word	0x6c74614d
   8a038:	6b2d6261 	.word	0x6b2d6261
   8a03c:	756d6d6f 	.word	0x756d6d6f
   8a040:	616b696e 	.word	0x616b696e
   8a044:	6e6f6974 	.word	0x6e6f6974
   8a048:	00000000 	.word	0x00000000
   8a04c:	7373694d 	.word	0x7373694d
   8a050:	6b63796c 	.word	0x6b63796c
   8a054:	73656461 	.word	0x73656461
   8a058:	64656d20 	.word	0x64656d20
   8a05c:	74746120 	.word	0x74746120
   8a060:	616b7320 	.word	0x616b7320
   8a064:	70206170 	.word	0x70206170
   8a068:	65636f72 	.word	0x65636f72
   8a06c:	66207373 	.word	0x66207373
   8a070:	6b2072f6 	.word	0x6b2072f6
   8a074:	756d6d6f 	.word	0x756d6d6f
   8a078:	616b696e 	.word	0x616b696e
   8a07c:	6e6f6974 	.word	0x6e6f6974
   8a080:	64656d20 	.word	0x64656d20
   8a084:	74614d20 	.word	0x74614d20
   8a088:	2e62616c 	.word	0x2e62616c
   8a08c:	00000a0d 	.word	0x00000a0d
   8a090:	00000043 	.word	0x00000043

0008a094 <_global_impure_ptr>:
   8a094:	20070030                                0.. 

0008a098 <fpi.5238>:
   8a098:	00000035 fffffbce 000003cb 00000001     5...............
   8a0a8:	00000000 0000666e 74696e69 00000079     ....nf..inity...
   8a0b8:	00006e61                                an..

0008a0bc <fpinan.5274>:
   8a0bc:	00000034 fffffbce 000003cb 00000001     4...............
   8a0cc:	00000000                                ....

0008a0d0 <tinytens>:
   8a0d0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   8a0e0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   8a0f0:	64ac6f43 11680628 33323130 37363534     Co.d(.h.01234567
   8a100:	42413938 46454443 00000000 33323130     89ABCDEF....0123
   8a110:	37363534 62613938 66656463 00000000     456789abcdef....
   8a120:	6c756e28 0000296c                       (null)..

0008a128 <zeroes.6721>:
   8a128:	30303030 30303030 30303030 30303030     0000000000000000

0008a138 <blanks.6720>:
   8a138:	20202020 20202020 20202020 20202020                     

0008a148 <basefix.6187>:
   8a148:	0001000a 00030002 00050004 00070006     ................
   8a158:	00090008 000b000a 000d000c 000f000e     ................
   8a168:	00000010                                ....

0008a16c <_ctype_>:
   8a16c:	20202000 20202020 28282020 20282828     .         ((((( 
   8a17c:	20202020 20202020 20202020 20202020                     
   8a18c:	10108820 10101010 10101010 10101010      ...............
   8a19c:	04040410 04040404 10040404 10101010     ................
   8a1ac:	41411010 41414141 01010101 01010101     ..AAAAAA........
   8a1bc:	01010101 01010101 01010101 10101010     ................
   8a1cc:	42421010 42424242 02020202 02020202     ..BBBBBB........
   8a1dc:	02020202 02020202 02020202 10101010     ................
   8a1ec:	00000020 00000000 00000000 00000000      ...............
	...

0008a270 <__hexdig>:
	...
   8a2a0:	13121110 17161514 00001918 00000000     ................
   8a2b0:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
   8a2d0:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
   8a370:	49534f50 00000058 0000002e 00000000     POSIX...........

0008a380 <__mprec_tens>:
   8a380:	00000000 3ff00000 00000000 40240000     .......?......$@
   8a390:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   8a3a0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   8a3b0:	00000000 412e8480 00000000 416312d0     .......A......cA
   8a3c0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   8a3d0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   8a3e0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   8a3f0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   8a400:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   8a410:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   8a420:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   8a430:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   8a440:	79d99db4 44ea7843                       ...yCx.D

0008a448 <__mprec_bigtens>:
   8a448:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   8a458:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   8a468:	7f73bf3c 75154fdd                       <.s..O.u

0008a470 <p05.5269>:
   8a470:	00000005 00000019 0000007d              ........}...

0008a47c <_init>:
   8a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8a47e:	bf00      	nop
   8a480:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8a482:	bc08      	pop	{r3}
   8a484:	469e      	mov	lr, r3
   8a486:	4770      	bx	lr

0008a488 <__init_array_start>:
   8a488:	00086465 	.word	0x00086465

0008a48c <__frame_dummy_init_array_entry>:
   8a48c:	00080119                                ....

0008a490 <_fini>:
   8a490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8a492:	bf00      	nop
   8a494:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8a496:	bc08      	pop	{r3}
   8a498:	469e      	mov	lr, r3
   8a49a:	4770      	bx	lr

0008a49c <__fini_array_start>:
   8a49c:	000800f5 	.word	0x000800f5
