C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5670:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5670:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5684:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5684:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5698:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:5698:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:7666:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:7666:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13316:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13317:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13318:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13319:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K3 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13320:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K4 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13350:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13351:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13352:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13353:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13354:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13355:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13356:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13357:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13358:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13359:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13409:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13410:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13411:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13438:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13439:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13440:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13441:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13442:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13443:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13479:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13480:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13754:5: warning: Added loop label VITIS_LOOP_61_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_61_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13754:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13800:5: warning: Added loop label VITIS_LOOP_117_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_117_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13800:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13963:9: warning: Added loop label VITIS_LOOP_289_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_289_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:13963:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14115:9: warning: Added loop label VITIS_LOOP_449_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_449_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14115:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14295:5: warning: Added loop label VITIS_LOOP_629_1:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_629_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14295:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14299:5: warning: Added loop label VITIS_LOOP_633_2:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_633_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14299:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14409:5: warning: Added loop label VITIS_LOOP_743_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_743_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14409:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14499:7: warning: Added loop label VITIS_LOOP_840_1:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_840_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14499:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14518:7: warning: Added loop label VITIS_LOOP_859_2:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_859_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14518:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14808:5: warning: Added loop label VITIS_LOOP_1173_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1173_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14808:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14891:5: warning: Added loop label VITIS_LOOP_1256_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1256_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:14891:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15297:13: warning: Added loop label VITIS_LOOP_68_1:   [xilinx-label-all-loops]
            for (int j = 3; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_68_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15297:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15303:17: warning: Added loop label VITIS_LOOP_74_2:   [xilinx-label-all-loops]
                for (int j = 3; j >= I_+1; j--){
                ^~~
                VITIS_LOOP_74_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15303:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15307:17: warning: Added loop label VITIS_LOOP_78_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--){
                ^~~
                VITIS_LOOP_78_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15307:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15354:13: warning: Added loop label VITIS_LOOP_145_4:   [xilinx-label-all-loops]
            for (int j = 9; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_145_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15354:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15360:17: warning: Added loop label VITIS_LOOP_151_5:   [xilinx-label-all-loops]
                for (int j = 9; j >= I_+4; j--){
                ^~~
                VITIS_LOOP_151_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15360:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15364:17: warning: Added loop label VITIS_LOOP_155_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--){
                ^~~
                VITIS_LOOP_155_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15364:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15379:9: warning: Added loop label VITIS_LOOP_170_7:   [xilinx-label-all-loops]
        for (int j = 14; j < 22; j++){
        ^~~
        VITIS_LOOP_170_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15379:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15387:17: warning: Added loop label VITIS_LOOP_178_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++){
                ^~~
                VITIS_LOOP_178_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15387:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15452:13: warning: Added loop label VITIS_LOOP_243_9:   [xilinx-label-all-loops]
            for (int j = 21; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_243_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15452:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15458:17: warning: Added loop label VITIS_LOOP_249_10:   [xilinx-label-all-loops]
                for (int j = 21; j >= I_+10; j--) {
                ^~~
                VITIS_LOOP_249_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15458:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15462:17: warning: Added loop label VITIS_LOOP_253_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_253_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15462:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15477:9: warning: Added loop label VITIS_LOOP_268_12:   [xilinx-label-all-loops]
        for (int j = 27; j < 46; j++){
        ^~~
        VITIS_LOOP_268_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15477:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15485:17: warning: Added loop label VITIS_LOOP_276_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_276_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15485:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15714:13: warning: Added loop label VITIS_LOOP_505_14:   [xilinx-label-all-loops]
            for (int j = 45; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_505_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15714:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15720:17: warning: Added loop label VITIS_LOOP_511_15:   [xilinx-label-all-loops]
                for (int j = 45; j >= I_+22; j--){
                ^~~
                VITIS_LOOP_511_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15720:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15724:17: warning: Added loop label VITIS_LOOP_515_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_515_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15724:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15734:9: warning: Added loop label VITIS_LOOP_525_17:   [xilinx-label-all-loops]
        for (int j = 32-F_; j < 32+I_; j++){
        ^~~
        VITIS_LOOP_525_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15734:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15738:9: warning: Added loop label VITIS_LOOP_529_18:   [xilinx-label-all-loops]
        for (int j = 32+I_; j <= 64; j++){
        ^~~
        VITIS_LOOP_529_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15738:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15748:9: warning: Added loop label VITIS_LOOP_539_19:   [xilinx-label-all-loops]
        for (int j = 37; j < 64; j++) {
        ^~~
        VITIS_LOOP_539_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15748:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15756:17: warning: Added loop label VITIS_LOOP_547_20:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++){
                ^~~
                VITIS_LOOP_547_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:15756:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16117:13: warning: Added loop label VITIS_LOOP_908_21:   [xilinx-label-all-loops]
            for (int j = 63; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_908_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16117:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16123:17: warning: Added loop label VITIS_LOOP_914_22:   [xilinx-label-all-loops]
                for (int j = 63; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_914_22: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16123:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16127:17: warning: Added loop label VITIS_LOOP_918_23:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_918_23: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16127:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16243:13: warning: Added loop label VITIS_LOOP_1034_1:   [xilinx-label-all-loops]
            for (int j = 4; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_1034_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16243:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16249:17: warning: Added loop label VITIS_LOOP_1040_2:   [xilinx-label-all-loops]
                for (int j = 4; j >= I_+1; j--) {
                ^~~
                VITIS_LOOP_1040_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16249:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16253:17: warning: Added loop label VITIS_LOOP_1044_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1044_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16253:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16340:13: warning: Added loop label VITIS_LOOP_1131_4:   [xilinx-label-all-loops]
            for (int j = 10; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_1131_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16340:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16346:17: warning: Added loop label VITIS_LOOP_1137_5:   [xilinx-label-all-loops]
                for (int j = 10; j >= I_+4; j--) {
                ^~~
                VITIS_LOOP_1137_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16346:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16350:17: warning: Added loop label VITIS_LOOP_1141_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1141_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16350:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16369:9: warning: Added loop label VITIS_LOOP_1160_7:   [xilinx-label-all-loops]
        for (int j = wf+3; j < w-1; j++) {
        ^~~
        VITIS_LOOP_1160_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16369:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16376:17: warning: Added loop label VITIS_LOOP_1167_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++) {
                ^~~
                VITIS_LOOP_1167_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16376:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16492:13: warning: Added loop label VITIS_LOOP_1283_9:   [xilinx-label-all-loops]
            for (int j = 22; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_1283_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16492:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16498:17: warning: Added loop label VITIS_LOOP_1289_10:   [xilinx-label-all-loops]
                for (int j = 22; j >= I_+10; j--){
                ^~~
                VITIS_LOOP_1289_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16498:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16502:17: warning: Added loop label VITIS_LOOP_1293_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1293_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16502:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16522:9: warning: Added loop label VITIS_LOOP_1313_12:   [xilinx-label-all-loops]
        for (int j = wf+4; j < w-1; j++){
        ^~~
        VITIS_LOOP_1313_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16522:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16529:17: warning: Added loop label VITIS_LOOP_1320_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_1320_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16529:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16791:13: warning: Added loop label VITIS_LOOP_1582_14:   [xilinx-label-all-loops]
            for (int j = 46; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_1582_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16791:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16797:17: warning: Added loop label VITIS_LOOP_1588_15:   [xilinx-label-all-loops]
                for (int j = 46; j >= I_+22; j--) {
                ^~~
                VITIS_LOOP_1588_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16797:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16801:17: warning: Added loop label VITIS_LOOP_1592_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1592_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16801:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16825:9: warning: Added loop label VITIS_LOOP_1616_17:   [xilinx-label-all-loops]
        for (int j = wf+5; j < w-1; j++){
        ^~~
        VITIS_LOOP_1616_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16825:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16832:17: warning: Added loop label VITIS_LOOP_1623_18:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++) {
                ^~~
                VITIS_LOOP_1623_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:16832:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17262:13: warning: Added loop label VITIS_LOOP_2053_19:   [xilinx-label-all-loops]
            for (int j = 64; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_2053_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17262:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17268:17: warning: Added loop label VITIS_LOOP_2059_20:   [xilinx-label-all-loops]
                for (int j = 64; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_2059_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17268:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17272:17: warning: Added loop label VITIS_LOOP_2063_21:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_2063_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17272:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17401:13: warning: Added loop label VITIS_LOOP_2192_1:   [xilinx-label-all-loops]
            for(int j=3; j>=I+1; j--) {
            ^~~
            VITIS_LOOP_2192_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17401:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17408:17: warning: Added loop label VITIS_LOOP_2199_2:   [xilinx-label-all-loops]
                for(int j=3; j>=I+1; j--) {
                ^~~
                VITIS_LOOP_2199_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17408:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17412:17: warning: Added loop label VITIS_LOOP_2203_3:   [xilinx-label-all-loops]
                for(int j=I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2203_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17412:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17459:13: warning: Added loop label VITIS_LOOP_2250_4:   [xilinx-label-all-loops]
            for(int j=7; j>=3+I; j--) {
            ^~~
            VITIS_LOOP_2250_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17459:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17466:17: warning: Added loop label VITIS_LOOP_2257_5:   [xilinx-label-all-loops]
                for(int j=7; j>=3+I; j--) {
                ^~~
                VITIS_LOOP_2257_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17466:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17470:17: warning: Added loop label VITIS_LOOP_2261_6:   [xilinx-label-all-loops]
                for(int j=I+2; j>=0; j--) {
                ^~~
                VITIS_LOOP_2261_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17470:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17488:9: warning: Added loop label VITIS_LOOP_2279_7:   [xilinx-label-all-loops]
        for(int j=11; j<16; j++) {
        ^~~
        VITIS_LOOP_2279_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17488:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17543:13: warning: Added loop label VITIS_LOOP_2334_8:   [xilinx-label-all-loops]
            for(int j=15; j>=7+I; j--) {
            ^~~
            VITIS_LOOP_2334_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17543:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17550:17: warning: Added loop label VITIS_LOOP_2341_9:   [xilinx-label-all-loops]
                for(int j=15; j>=7+I; j--) {
                ^~~
                VITIS_LOOP_2341_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17550:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17554:17: warning: Added loop label VITIS_LOOP_2345_10:   [xilinx-label-all-loops]
                for(int j=6+I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2345_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17554:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17572:9: warning: Added loop label VITIS_LOOP_2363_11:   [xilinx-label-all-loops]
        for(int j=20; j<32; j++) {
        ^~~
        VITIS_LOOP_2363_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17572:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17661:13: warning: Added loop label VITIS_LOOP_2452_12:   [xilinx-label-all-loops]
            for(int j=31; j>=I+15; j--) {
            ^~~
            VITIS_LOOP_2452_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17661:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17668:17: warning: Added loop label VITIS_LOOP_2459_13:   [xilinx-label-all-loops]
                for(int j=31; j>=I+15; j--) {
                ^~~
                VITIS_LOOP_2459_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17668:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17672:17: warning: Added loop label VITIS_LOOP_2463_14:   [xilinx-label-all-loops]
                for(int j=I+14; j>=0; j--) {
                ^~~
                VITIS_LOOP_2463_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17672:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17682:9: warning: Added loop label VITIS_LOOP_2473_15:   [xilinx-label-all-loops]
        for(int j=32-F; j<32+I; j++) {
        ^~~
        VITIS_LOOP_2473_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17682:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17686:9: warning: Added loop label VITIS_LOOP_2477_16:   [xilinx-label-all-loops]
        for(int j=32+I; j<=64; j++) {
        ^~~
        VITIS_LOOP_2477_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17686:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17697:9: warning: Added loop label VITIS_LOOP_2488_17:   [xilinx-label-all-loops]
        for(int j=37; j<64; j++) {
        ^~~
        VITIS_LOOP_2488_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17697:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17705:17: warning: Added loop label VITIS_LOOP_2496_18:   [xilinx-label-all-loops]
                for(int j=0; j<64; j++) {
                ^~~
                VITIS_LOOP_2496_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:17705:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18030:13: warning: Added loop label VITIS_LOOP_2821_19:   [xilinx-label-all-loops]
            for(int j=63; j>=I+31; j--) {
            ^~~
            VITIS_LOOP_2821_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18030:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18037:17: warning: Added loop label VITIS_LOOP_2828_20:   [xilinx-label-all-loops]
                for(int j=63; j>=I+31; j--) {
                ^~~
                VITIS_LOOP_2828_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18037:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18041:17: warning: Added loop label VITIS_LOOP_2832_21:   [xilinx-label-all-loops]
                for(int j=I+30; j>=0; j--) {
                ^~~
                VITIS_LOOP_2832_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18041:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18129:4: warning: Added loop label VITIS_LOOP_2920_1:   [xilinx-label-all-loops]
   for(int j = 5; j>=I_+2; j--) {
   ^~~
   VITIS_LOOP_2920_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18129:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18136:5: warning: Added loop label VITIS_LOOP_2927_2:   [xilinx-label-all-loops]
    for(int j = 5; j>=I_+2; j--) {
    ^~~
    VITIS_LOOP_2927_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18136:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18140:5: warning: Added loop label VITIS_LOOP_2931_3:   [xilinx-label-all-loops]
    for(int j = I_+1; j>=0; j--) {
    ^~~
    VITIS_LOOP_2931_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18140:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18155:3: warning: Added loop label VITIS_LOOP_2946_4:   [xilinx-label-all-loops]
  for(int j = 11; j >=7; j--) {
  ^~~
  VITIS_LOOP_2946_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18155:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18187:4: warning: Added loop label VITIS_LOOP_2978_5:   [xilinx-label-all-loops]
   for(int j = 11; j >= I_+5; j--) {
   ^~~
   VITIS_LOOP_2978_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18187:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18194:5: warning: Added loop label VITIS_LOOP_2985_6:   [xilinx-label-all-loops]
    for(int j = 11; j>= I_+5; j--) {
    ^~~
    VITIS_LOOP_2985_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18194:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18198:5: warning: Added loop label VITIS_LOOP_2989_7:   [xilinx-label-all-loops]
    for(int j = I_+4; j>=0; j--) {
    ^~~
    VITIS_LOOP_2989_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18198:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18213:3: warning: Added loop label VITIS_LOOP_3004_8:   [xilinx-label-all-loops]
  for(int j = 25; j>=15; j--) {
  ^~~
  VITIS_LOOP_3004_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18213:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18263:4: warning: Added loop label VITIS_LOOP_3054_9:   [xilinx-label-all-loops]
   for(int j = 25; j>= I_+12; j--) {
   ^~~
   VITIS_LOOP_3054_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18263:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18270:5: warning: Added loop label VITIS_LOOP_3061_10:   [xilinx-label-all-loops]
    for(int j = 25; j>=I_+12; j--) {
    ^~~
    VITIS_LOOP_3061_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18270:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18274:5: warning: Added loop label VITIS_LOOP_3065_11:   [xilinx-label-all-loops]
    for(int j = I_+11; j>=0; j--) {
    ^~~
    VITIS_LOOP_3065_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18274:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18289:3: warning: Added loop label VITIS_LOOP_3080_12:   [xilinx-label-all-loops]
  for(int j = 51; j >= 29; j--) {
  ^~~
  VITIS_LOOP_3080_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18289:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18426:4: warning: Added loop label VITIS_LOOP_3217_13:   [xilinx-label-all-loops]
   for(int j = 51; j >= 25 + I_; j--) {
   ^~~
   VITIS_LOOP_3217_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18426:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18433:5: warning: Added loop label VITIS_LOOP_3224_14:   [xilinx-label-all-loops]
    for(int j = 51; j>=25 + I_; j--) {
    ^~~
    VITIS_LOOP_3224_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18433:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18437:5: warning: Added loop label VITIS_LOOP_3228_15:   [xilinx-label-all-loops]
    for(int j = 24 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3228_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18437:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18452:3: warning: Added loop label VITIS_LOOP_3243_16:   [xilinx-label-all-loops]
  for(int j = 63; j >= 36; j--) {
  ^~~
  VITIS_LOOP_3243_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18452:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18612:4: warning: Added loop label VITIS_LOOP_3403_17:   [xilinx-label-all-loops]
   for(int j = 63; j >= 31 + I_; j--) {
   ^~~
   VITIS_LOOP_3403_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18612:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18619:5: warning: Added loop label VITIS_LOOP_3410_18:   [xilinx-label-all-loops]
    for(int j = 63; j >= 31 + I_; j--) {
    ^~~
    VITIS_LOOP_3410_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18619:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18623:5: warning: Added loop label VITIS_LOOP_3414_19:   [xilinx-label-all-loops]
    for(int j = 30 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3414_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:18623:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19338:13: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_703_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19338:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19556:13: warning: Added loop label VITIS_LOOP_921_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_921_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19556:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19973:13: warning: Added loop label VITIS_LOOP_1345_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_1345_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:19973:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:20296:9: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
        for ( int pos = msbr-1; pos >= 0; pos-- ) {
        ^~~
        VITIS_LOOP_243_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:20296:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:20324:9: warning: Added loop label VITIS_LOOP_271_2:   [xilinx-label-all-loops]
        for ( int pos = -1; pos >= -F_-1; pos-- ) {
        ^~~
        VITIS_LOOP_271_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:20324:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21028:13: warning: Added loop label VITIS_LOOP_48_1:   [xilinx-label-all-loops]
            for (int j = 0; j < W_-1; j++){
            ^~~
            VITIS_LOOP_48_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21028:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21081:5: warning: Added loop label VITIS_LOOP_109_2:   [xilinx-label-all-loops]
    for (int j = F_l+F_+I_m-1; j < F_l+W_+5; j++){
    ^~~
    VITIS_LOOP_109_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21081:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21095:13: warning: Added loop label VITIS_LOOP_123_3:   [xilinx-label-all-loops]
            for (int j = WO_m-1; j >= W_-1; j--) {
            ^~~
            VITIS_LOOP_123_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21095:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21125:13: warning: Added loop label VITIS_LOOP_153_4:   [xilinx-label-all-loops]
            for (int j = W_-2; j >= 0; j--){
            ^~~
            VITIS_LOOP_153_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21125:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21210:12: warning: Added loop label VITIS_LOOP_281_1:   [xilinx-label-all-loops]
           for(int i = wf_log+we_log-2; i > WI_e - 2; --i) {
           ^~~
           VITIS_LOOP_281_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21210:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21230:16: warning: Added loop label VITIS_LOOP_301_2:   [xilinx-label-all-loops]
               for (int j = WO_e-1; j >= W_-1; j--) {
               ^~~
               VITIS_LOOP_301_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21230:16: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21244:20: warning: Added loop label VITIS_LOOP_315_3:   [xilinx-label-all-loops]
                   for(int i = 0; i < W_-1; ++i) {
                   ^~~
                   VITIS_LOOP_315_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21244:20: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21337:12: warning: Added loop label VITIS_LOOP_433_1:   [xilinx-label-all-loops]
           for (int j =WO_d-1; j >= W_-1; j--) {
           ^~~
           VITIS_LOOP_433_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21337:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21351:15: warning: Added loop label VITIS_LOOP_447_2:   [xilinx-label-all-loops]
              for(int i = 0; i < W_-1; ++i) {
              ^~~
              VITIS_LOOP_447_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21351:15: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21471:13: warning: Added loop label VITIS_LOOP_33_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_33_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21471:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21595:13: warning: Added loop label VITIS_LOOP_183_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_183_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21595:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21650:13: warning: Added loop label VITIS_LOOP_248_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21650:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21917:5: warning: Added loop label VITIS_LOOP_44_1:   [xilinx-label-all-loops]
    for(int l = loop_nm; l > 0; --l){
    ^~~
    VITIS_LOOP_44_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:21917:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22168:2: warning: Added loop label VITIS_LOOP_16_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_16_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22168:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22179:2: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_27_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22179:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22190:2: warning: Added loop label VITIS_LOOP_38_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_38_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22190:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22201:2: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22201:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22212:2: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_60_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22212:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22223:2: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_71_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22223:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22234:2: warning: Added loop label VITIS_LOOP_82_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_82_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22234:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22245:2: warning: Added loop label VITIS_LOOP_93_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_93_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:22245:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24604:12: warning: Added loop label VITIS_LOOP_26_1:   [xilinx-label-all-loops]
           for(int i = 0; i < W_-1; ++i) {
           ^~~
           VITIS_LOOP_26_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24604:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24668:7: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
      for(int pos = msbr - 1 ; pos >= -F-1; pos--) {
      ^~~
      VITIS_LOOP_40_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24668:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24785:9: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
        for(int pos = msbr - 1; pos >= 0; pos--) {
        ^~~
        VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24785:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24810:5: warning: Added loop label VITIS_LOOP_81_2:   [xilinx-label-all-loops]
    for(int pos = -1; pos >= -F-1; pos--) {
    ^~~
    VITIS_LOOP_81_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24810:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24880:8: warning: Added loop label VITIS_LOOP_169_3:   [xilinx-label-all-loops]
       for(int i = 0; i < W - 1; ++i) {
       ^~~
       VITIS_LOOP_169_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:24880:8: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27124:5: warning: Added loop label VITIS_LOOP_12_1:   [xilinx-label-all-loops]
    for (int i = 0; i < tsor_size; i++)
    ^~~
    VITIS_LOOP_12_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27124:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27130:5: warning: Added loop label VITIS_LOOP_18_1:   [xilinx-label-all-loops]
    for (int i = 0; i < tsor_size; i++)
    ^~~
    VITIS_LOOP_18_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27130:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27136:5: warning: Added loop label VITIS_LOOP_24_1:   [xilinx-label-all-loops]
    for (int c = 0; c < col; c++)
    ^~~
    VITIS_LOOP_24_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27136:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27137:9: warning: Added loop label VITIS_LOOP_25_2:   [xilinx-label-all-loops]
        for (int r = 0; r < row; r++)
        ^~~
        VITIS_LOOP_25_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27137:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27149:5: warning: Added loop label VITIS_LOOP_37_1:   [xilinx-label-all-loops]
    for (int i = 0; i < vec_size; i++)
    ^~~
    VITIS_LOOP_37_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27149:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27153:5: warning: Added loop label VITIS_LOOP_41_2:   [xilinx-label-all-loops]
    for (int i = 0; i < mat_col; i++){
    ^~~
    VITIS_LOOP_41_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27153:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27155:9: warning: Added loop label VITIS_LOOP_43_3:   [xilinx-label-all-loops]
        for (int j = 0; j < mat_row; j++)
        ^~~
        VITIS_LOOP_43_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27155:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27164:5: warning: Added loop label VITIS_LOOP_52_1:   [xilinx-label-all-loops]
    for (int i = 0; i < vec_size; i++){
    ^~~
    VITIS_LOOP_52_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27164:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27176:5: warning: Added loop label VITIS_LOOP_64_1:   [xilinx-label-all-loops]
    for (int i = 0; i < vec_size;i++)
    ^~~
    VITIS_LOOP_64_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\ffn_prj\solution1\.autopilot\db\kernel_FFN.pp.0.cpp:27176:5: note: FIX-IT applied suggested code changes
