LISTING FOR LOGIC DESCRIPTION FILE: PROYECTO.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Fri Mar 24 14:28:07 2023

  1:Name     Proyecto ;
  2:PartNo   00 ;
  3:Date     24/03/2023 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  University of Tulsa ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN  1   =  CLK                       ; /*                                 */ 
 13:PIN  2   =  X                       ; /*                                 */ 
 14:
 15:/* *************** OUTPUT PINS *********************/
 16:PIN  14   =  DA                       ; /*                                 */ 
 17:PIN  15   =  DB                       ; /*                                 */ 
 18:PIN  16   =  DC                       ; /*                                 */ 
 19:
 20:DC.D= (!X&!DC&DB)#(DC&!DB)#(X&!DC&DB)  ;
 21:
 22:DB.D= !DB  ;
 23:
 24:DA.D= !X  ;
 25:
 26:
 27:

[0016cb] Please note: no expression assigned to:  DA.ar
[0016cb] Please note: no expression assigned to:  DA.sp
[0016cb] Please note: no expression assigned to:  DB.ar
[0016cb] Please note: no expression assigned to:  DB.sp
[0016cb] Please note: no expression assigned to:  DC.ar
[0016cb] Please note: no expression assigned to:  DC.sp


Jedec Fuse Checksum       (2758)
Jedec Transmit Checksum   (cab5)
[0007cc] Please note: invalid download format:  ascii-hex
[0007cc] Please note: invalid download format:  hl
