INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/trafficlight_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trafficlight_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/tb_trafficlight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_trafficlight
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Vivado/Traffic_light_controller/Traffic_light_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
