\hypertarget{structFSMC__NAND__PCCARDTimingInitTypeDef}{
\section{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef Struct Reference}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef}\index{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}}
}


Timing parameters For FSMC NAND and PCCARD Banks.  




{\ttfamily \#include $<$stm32f10x\_\-fsmc.h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\_\-t \hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef_a31632aeb49269a29a39e3b191590b6dc}{FSMC\_\-SetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef_a99a7d54ed2674faa5a4e0f2669812855}{FSMC\_\-WaitSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef_ae2b53c2cfd55ff277f453613dcf7c8b2}{FSMC\_\-HoldSetupTime}
\item 
uint32\_\-t \hyperlink{structFSMC__NAND__PCCARDTimingInitTypeDef_a8a2a2a9e71dbf276fddad2bb32c0d256}{FSMC\_\-HiZSetupTime}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For FSMC NAND and PCCARD Banks. 

\subsection{Member Data Documentation}
\hypertarget{structFSMC__NAND__PCCARDTimingInitTypeDef_a8a2a2a9e71dbf276fddad2bb32c0d256}{
\index{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}!FSMC\_\-HiZSetupTime@{FSMC\_\-HiZSetupTime}}
\index{FSMC\_\-HiZSetupTime@{FSMC\_\-HiZSetupTime}!FSMC_NAND_PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}}
\subsubsection[{FSMC\_\-HiZSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef::FSMC\_\-HiZSetupTime}}}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef_a8a2a2a9e71dbf276fddad2bb32c0d256}
Defines the number of HCLK clock cycles during which the databus is kept in HiZ after the start of a NAND-\/Flash write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF \hypertarget{structFSMC__NAND__PCCARDTimingInitTypeDef_ae2b53c2cfd55ff277f453613dcf7c8b2}{
\index{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}!FSMC\_\-HoldSetupTime@{FSMC\_\-HoldSetupTime}}
\index{FSMC\_\-HoldSetupTime@{FSMC\_\-HoldSetupTime}!FSMC_NAND_PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}}
\subsubsection[{FSMC\_\-HoldSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef::FSMC\_\-HoldSetupTime}}}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef_ae2b53c2cfd55ff277f453613dcf7c8b2}
Defines the number of HCLK clock cycles to hold address (and data for write access) after the command deassertion for NAND-\/Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF \hypertarget{structFSMC__NAND__PCCARDTimingInitTypeDef_a31632aeb49269a29a39e3b191590b6dc}{
\index{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}!FSMC\_\-SetupTime@{FSMC\_\-SetupTime}}
\index{FSMC\_\-SetupTime@{FSMC\_\-SetupTime}!FSMC_NAND_PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}}
\subsubsection[{FSMC\_\-SetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef::FSMC\_\-SetupTime}}}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef_a31632aeb49269a29a39e3b191590b6dc}
Defines the number of HCLK cycles to setup address before the command assertion for NAND-\/Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0xFF. \hypertarget{structFSMC__NAND__PCCARDTimingInitTypeDef_a99a7d54ed2674faa5a4e0f2669812855}{
\index{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}!FSMC\_\-WaitSetupTime@{FSMC\_\-WaitSetupTime}}
\index{FSMC\_\-WaitSetupTime@{FSMC\_\-WaitSetupTime}!FSMC_NAND_PCCARDTimingInitTypeDef@{FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef}}
\subsubsection[{FSMC\_\-WaitSetupTime}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf FSMC\_\-NAND\_\-PCCARDTimingInitTypeDef::FSMC\_\-WaitSetupTime}}}
\label{structFSMC__NAND__PCCARDTimingInitTypeDef_a99a7d54ed2674faa5a4e0f2669812855}
Defines the minimum number of HCLK cycles to assert the command for NAND-\/Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF 

The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f10x__fsmc_8h}{stm32f10x\_\-fsmc.h}\end{DoxyCompactItemize}
