-- VHDL Entity Modulation_test.sigmaDeltaModulator_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 13:37:31 16.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY sigmaDeltaModulator_tester IS
    GENERIC( 
        clockFrequency : real     := 100.0E6;
        sineFrequency  : real     := 100.0E3;
        signalBitNb    : positive := 16
    );
    PORT( 
        filterOut  : IN     signed (signalBitNb-1 DOWNTO 0);
        clock      : OUT    std_ulogic;
        en         : OUT    std_ulogic;
        parallelIn : OUT    signed (signalBitNb-1 DOWNTO 0);
        reset      : OUT    std_ulogic
    );

-- Declarations

END sigmaDeltaModulator_tester ;

