05/11/30 09:14:40 ########################################################################
05/11/30 09:14:40 CMDLINE: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../../open.xls
05/11/30 09:14:40 
#######################################################################
##### mix_0.pl (Revision: 1.42 )
#####
##### MIX  
#####   MixUtils    1.98 $
#####   MixUtils::IO    1.35 $
#####   MixParser   1.63 $
#####   MixWriter   1.71 $
#####   MixChecker  1.10 $
#####   MixIOParser 1.17 $
#####   MixI2CParser 1.16 $
#####   MixReport 1.16 $
##### Copyright(c) Micronas GmbH 2002/2005 ALL RIGHTS RESERVED
#######################################################################
05/11/30 09:14:41 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/open/verilog_ndmy/../../open.xls
05/11/30 09:14:41 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/open/verilog_ndmy/../../open.xls
05/11/30 09:14:41 WARNING: WARNING: reducing signal %OPEN_5% from type std_ulogic_vector to std_ulogic!
05/11/30 09:14:41 WARNING: WARNING: reducing signal %OPEN_6% from type std_ulogic_vector to std_ulogic!
05/11/30 09:14:41 WARNING: WARNING: Detected keyword %OPEN_3% in port got extended!
05/11/30 09:14:41 WARNING: WARNING: Signal wire_open has mixed links into instance inst_a!
05/11/30 09:14:41 Autoexpand port open_part13 from std_ulogic to vector type!
05/11/30 09:14:42 WARNING: File open-mixed.xls already exists! Contents will be changed
05/11/30 09:14:42 WARNING: Rotating 3 old sheets of CONF!
05/11/30 09:14:44 Reading worksheet CONN of H:/work/eclipse/MIX/test/xls_input/open/verilog_ndmy/open-mixed.xls
05/11/30 09:14:44 WARNING: Rotating 3 old sheets of DIFF_CONN!
05/11/30 09:14:45 Reading worksheet HIER of H:/work/eclipse/MIX/test/xls_input/open/verilog_ndmy/open-mixed.xls
05/11/30 09:14:45 WARNING: Rotating 3 old sheets of DIFF_HIER!
05/11/30 09:14:45 INFO: Port open_bit_2 of entity inst_b_e one bit wide, reduce to signal

05/11/30 09:14:45 INFO: Port open_bit_3 of entity inst_b_e one bit wide, reduce to signal

05/11/30 09:14:45 INFO: Port open_bit_4 of entity inst_b_e one bit wide, reduce to signal

05/11/30 09:14:45 Warning: Signal %OPEN_9% does not have a driver in instance inst_t!
05/11/30 09:14:45 Warning: Signal %OPEN_8% does not have a driver in instance inst_t!
05/11/30 09:14:45 WARNING: Info: Cannot run delta mode vs. inst_t_e.v. Will create like normal
05/11/30 09:14:45 WARNING: ============= SUMMARY =================
05/11/30 09:14:45 WARNING: SUM: Summary of checks and created items:
05/11/30 09:14:45 WARNING: SUM: checkforce 0
05/11/30 09:14:45 WARNING: SUM: checkunique 0
05/11/30 09:14:45 WARNING: SUM: checkwarn 0
05/11/30 09:14:45 WARNING: SUM: cmacros 0
05/11/30 09:14:45 WARNING: SUM: conn 18
05/11/30 09:14:45 WARNING: SUM: errors 0
05/11/30 09:14:45 WARNING: SUM: genport 0
05/11/30 09:14:45 WARNING: SUM: hdlfiles 1
05/11/30 09:14:45 WARNING: SUM: inst 9
05/11/30 09:14:45 WARNING: SUM: multdriver 0
05/11/30 09:14:45 WARNING: SUM: nodriver 2
05/11/30 09:14:45 WARNING: SUM: noload 0
05/11/30 09:14:45 WARNING: SUM: open 13
05/11/30 09:14:45 WARNING: SUM: openports 0
05/11/30 09:14:45 WARNING: SUM: warnings 4
05/11/30 09:14:45 WARNING: SUM: === Number of parsed input tables: ===
05/11/30 09:14:45 WARNING: SUM: conf 0
05/11/30 09:14:45 WARNING: SUM: hier 1
05/11/30 09:14:45 WARNING: SUM: conn 1
05/11/30 09:14:45 WARNING: SUM: io 0
05/11/30 09:14:45 WARNING: SUM: i2c 0
05/11/30 09:14:45 WARNING: SUM: Number of changes in intermediate: 0
05/11/30 09:14:45 WARNING: SUM: Number of changed files: 0
