read_verilog rs_decoder.v
#Run synthesis for AP3
synth_quicklogic -family ap3 -top rs_decoder -edif rs_decoder.edif
