Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: microSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "microSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "microSystem"
Output Format                      : NGC
Target Device                      : xc6slx150-2-fgg676

---- Source Options
Top Module Name                    : microSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISEProject\P8\ipcore_dir\clk_ip_core.v" into library work
Parsing module <clk_ip_core>.
Analyzing Verilog file "D:\ISEProject\P8\MiniUART_src\utils.v" into library work
Parsing module <divisor>.
Parsing module <counter>.
Analyzing Verilog file "D:\ISEProject\P8\MiniUART_src\txd.v" into library work
Parsing verilog file "D:\ISEProject\P8\MiniUART_src\/head_uart.v" included at line 14.
Parsing module <tx_unit>.
Parsing module <ctrl_shift>.
Parsing module <trans_reg>.
Analyzing Verilog file "D:\ISEProject\P8\MiniUART_src\rxd.v" into library work
Parsing verilog file "D:\ISEProject\P8\MiniUART_src\/head_uart.v" included at line 9.
Parsing module <rx_unit>.
Analyzing Verilog file "D:\ISEProject\P8\ipcore_dir\IM_4BX6K.v" into library work
Parsing module <IM_4BX6K>.
Analyzing Verilog file "D:\ISEProject\P8\ipcore_dir\DM_4BX4K.v" into library work
Parsing module <DM_4BX4K>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\pc.v" into library work
Parsing module <pc>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\npc.v" into library work
Parsing module <npc>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\mux.v" into library work
Parsing module <mux_5bit_3>.
Parsing module <mux_32bit_2>.
Parsing module <mux_32bit_3>.
Parsing module <mux_32bit_4>.
Parsing module <mux_32bit_5>.
Parsing module <mux_32bit_6>.
Parsing module <mux_32bit_7>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\multDiv.v" into library work
Parsing module <multDiv>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\Load_ext.v" into library work
Parsing module <Load_ext>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\GPR.v" into library work
Parsing module <GPR>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\ext.v" into library work
Parsing module <ext>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\CMP.v" into library work
Parsing module <CMP>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\C0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\BE.v" into library work
Parsing module <BE_EN>.
Analyzing Verilog file "D:\ISEProject\P8\datapath\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\ISEProject\P8\control\hazard.v" into library work
Parsing module <hazard>.
Analyzing Verilog file "D:\ISEProject\P8\control\forwarding.v" into library work
Parsing module <forwarding>.
Analyzing Verilog file "D:\ISEProject\P8\control\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\ISEProject\P8\SegmentDisplay.v" into library work
Parsing module <SegmentDisplay>.
Analyzing Verilog file "D:\ISEProject\P8\mips.v" into library work
Parsing module <mips>.
Analyzing Verilog file "D:\ISEProject\P8\MiniUART_src\uart.v" into library work
Parsing verilog file "D:\ISEProject\P8\MiniUART_src\/head_uart.v" included at line 12.
Parsing module <MiniUART>.
Analyzing Verilog file "D:\ISEProject\P8\LED.v" into library work
Parsing module <LED>.
Analyzing Verilog file "D:\ISEProject\P8\COCOTimer.v" into library work
Parsing module <COCOTimer>.
Analyzing Verilog file "D:\ISEProject\P8\bridge.v" into library work
Parsing module <bridge>.
Analyzing Verilog file "D:\ISEProject\P8\microSystem.v" into library work
Parsing module <microSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\ISEProject\P8\microSystem.v" Line 75: Port ACK_O is not connected to this instance

Elaborating module <microSystem>.

Elaborating module <clk_ip_core>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\ISEProject\P8\ipcore_dir\clk_ip_core.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\ISEProject\P8\ipcore_dir\clk_ip_core.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <mips>.

Elaborating module <pc>.

Elaborating module <IM_4BX6K>.
WARNING:HDLCompiler:1499 - "D:\ISEProject\P8\ipcore_dir\IM_4BX6K.v" Line 39: Empty module <IM_4BX6K> remains a black box.

Elaborating module <mux_32bit_6>.

Elaborating module <IF_ID>.

Elaborating module <ctrl>.

Elaborating module <hazard>.

Elaborating module <npc>.

Elaborating module <ext>.

Elaborating module <GPR>.

Elaborating module <mux_32bit_5>.

Elaborating module <CMP>.

Elaborating module <ID_EX>.

Elaborating module <forwarding>.

Elaborating module <mux_32bit_2>.

Elaborating module <mux_5bit_3>.

Elaborating module <multDiv>.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\datapath\multDiv.v" Line 81: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "D:\ISEProject\P8\datapath\multDiv.v" Line 36: Net <unsigned_mult_result[63]> does not have a driver.

Elaborating module <ALU>.

Elaborating module <EX_MEM>.

Elaborating module <BE_EN>.

Elaborating module <DM_4BX4K>.
WARNING:HDLCompiler:1499 - "D:\ISEProject\P8\ipcore_dir\DM_4BX4K.v" Line 39: Empty module <DM_4BX4K> remains a black box.

Elaborating module <CP0>.

Elaborating module <MEM_WB>.

Elaborating module <Load_ext>.

Elaborating module <bridge>.

Elaborating module <COCOTimer>.

Elaborating module <MiniUART>.

Elaborating module <rx_unit>.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\rxd.v" Line 54: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\rxd.v" Line 55: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\rxd.v" Line 62: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\rxd.v" Line 65: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\rxd.v" Line 73: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <tx_unit>.

Elaborating module <ctrl_shift>.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\txd.v" Line 74: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <trans_reg>.

Elaborating module <divisor(size_cnt_rx=16,size_cnt_tx=16)>.

Elaborating module <counter(size_cnt=16)>.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\utils.v" Line 58: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\MiniUART_src\uart.v" Line 54: Result of 39-bit expression is truncated to fit in 32-bit target.

Elaborating module <SegmentDisplay>.
WARNING:HDLCompiler:413 - "D:\ISEProject\P8\SegmentDisplay.v" Line 63: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <LED>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <microSystem>.
    Related source file is "D:\ISEProject\P8\microSystem.v".
WARNING:Xst:647 - Input <user_pb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\ISEProject\P8\microSystem.v" line 75: Output port <ACK_O> of the instance <MiniUART> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <microSystem> synthesized.

Synthesizing Unit <clk_ip_core>.
    Related source file is "D:\ISEProject\P8\ipcore_dir\clk_ip_core.v".
    Summary:
	no macro.
Unit <clk_ip_core> synthesized.

Synthesizing Unit <mips>.
    Related source file is "D:\ISEProject\P8\mips.v".
    Found 32-bit subtractor for signal <imAddr> created at line 103.
    Found 32-bit subtractor for signal <pc8_mem_wb[31]_GND_6_o_sub_29_OUT> created at line 193.
    Found 32-bit subtractor for signal <pc8_ex_mem[31]_GND_6_o_sub_30_OUT> created at line 193.
    Found 32-bit adder for signal <pc8> created at line 105.
    Found 32-bit adder for signal <pc4> created at line 106.
    Found 32-bit comparator greater for signal <dm_select> created at line 188
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mips> synthesized.

Synthesizing Unit <pc>.
    Related source file is "D:\ISEProject\P8\datapath\pc.v".
    Found 32-bit register for signal <pcAddr>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <mux_32bit_6>.
    Related source file is "D:\ISEProject\P8\datapath\mux.v".
    Found 32-bit 7-to-1 multiplexer for signal <dout> created at line 82.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32bit_6> synthesized.

Synthesizing Unit <IF_ID>.
    Related source file is "D:\ISEProject\P8\datapath\IF_ID.v".
    Found 32-bit register for signal <pc8_out>.
    Found 32-bit register for signal <pc4_out>.
    Found 32-bit register for signal <Instr_out>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <IF_ID> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "D:\ISEProject\P8\control\ctrl.v".
    Found 1-bit adder for signal <n0585> created at line 109.
    Found 1-bit adder for signal <n0588> created at line 109.
    Found 1-bit adder for signal <n0591> created at line 109.
    Found 1-bit adder for signal <n0594> created at line 109.
    Found 1-bit adder for signal <n0597> created at line 109.
    Found 1-bit adder for signal <n0600> created at line 109.
    Found 1-bit adder for signal <n0603> created at line 109.
    Found 1-bit adder for signal <n0606> created at line 109.
    Found 1-bit adder for signal <n0609> created at line 109.
    Found 1-bit adder for signal <n0612> created at line 109.
    Found 1-bit adder for signal <n0615> created at line 109.
    Found 1-bit adder for signal <n0618> created at line 109.
    Found 1-bit adder for signal <n0621> created at line 109.
    Found 1-bit adder for signal <n0624> created at line 109.
    Found 1-bit adder for signal <n0627> created at line 109.
    Found 1-bit adder for signal <n0630> created at line 109.
    Found 1-bit adder for signal <n0633> created at line 109.
    Found 1-bit adder for signal <RegDst<0>> created at line 109.
    Found 1-bit adder for signal <n0639> created at line 111.
    Found 1-bit adder for signal <n0642> created at line 111.
    Found 1-bit adder for signal <n0645> created at line 111.
    Found 1-bit adder for signal <n0648> created at line 111.
    Found 1-bit adder for signal <n0651> created at line 111.
    Found 1-bit adder for signal <n0654> created at line 111.
    Found 1-bit adder for signal <n0657> created at line 111.
    Found 1-bit adder for signal <n0660> created at line 111.
    Found 1-bit adder for signal <n0663> created at line 111.
    Found 1-bit adder for signal <n0666> created at line 111.
    Found 1-bit adder for signal <n0669> created at line 111.
    Found 1-bit adder for signal <n0672> created at line 111.
    Found 1-bit adder for signal <n0675> created at line 111.
    Found 1-bit adder for signal <n0678> created at line 111.
    Found 1-bit adder for signal <ALUSrc> created at line 111.
    Found 1-bit adder for signal <n0684> created at line 112.
    Found 1-bit adder for signal <n0687> created at line 112.
    Found 1-bit adder for signal <n0690> created at line 112.
    Found 1-bit adder for signal <n0693> created at line 112.
    Found 1-bit adder for signal <n0696> created at line 112.
    Found 1-bit adder for signal <MemtoReg<0>> created at line 112.
    Found 1-bit adder for signal <n0702> created at line 113.
    Found 1-bit adder for signal <n0705> created at line 113.
    Found 1-bit adder for signal <MemtoReg<1>> created at line 113.
    Found 1-bit adder for signal <n0711> created at line 115.
    Found 1-bit adder for signal <n0714> created at line 115.
    Found 1-bit adder for signal <n0717> created at line 115.
    Found 1-bit adder for signal <n0720> created at line 115.
    Found 1-bit adder for signal <n0723> created at line 115.
    Found 1-bit adder for signal <n0726> created at line 115.
    Found 1-bit adder for signal <n0729> created at line 115.
    Found 1-bit adder for signal <n0732> created at line 115.
    Found 1-bit adder for signal <n0735> created at line 115.
    Found 1-bit adder for signal <n0738> created at line 115.
    Found 1-bit adder for signal <n0741> created at line 115.
    Found 1-bit adder for signal <sw_mtc0_add_473_OUT<0>> created at line 115.
    Found 1-bit adder for signal <n0747> created at line 116.
    Found 1-bit adder for signal <MemWrite> created at line 116.
    Found 1-bit adder for signal <n0753> created at line 117.
    Found 1-bit adder for signal <n0756> created at line 117.
    Found 1-bit adder for signal <n0759> created at line 117.
    Found 1-bit adder for signal <n0762> created at line 117.
    Found 1-bit adder for signal <Branch> created at line 117.
    Found 1-bit adder for signal <n0768> created at line 119.
    Found 1-bit adder for signal <n0771> created at line 119.
    Found 1-bit adder for signal <ExtOp<0>> created at line 119.
    Found 1-bit adder for signal <n0777> created at line 120.
    Found 1-bit adder for signal <n0780> created at line 120.
    Found 1-bit adder for signal <n0783> created at line 120.
    Found 1-bit adder for signal <n0786> created at line 120.
    Found 1-bit adder for signal <n0789> created at line 120.
    Found 1-bit adder for signal <n0792> created at line 120.
    Found 1-bit adder for signal <n0795> created at line 120.
    Found 1-bit adder for signal <n0798> created at line 120.
    Found 1-bit adder for signal <n0801> created at line 120.
    Found 1-bit adder for signal <ALUOp<0>> created at line 120.
    Found 1-bit adder for signal <n0807> created at line 121.
    Found 1-bit adder for signal <n0810> created at line 121.
    Found 1-bit adder for signal <n0813> created at line 121.
    Found 1-bit adder for signal <n0816> created at line 121.
    Found 1-bit adder for signal <n0819> created at line 121.
    Found 1-bit adder for signal <n0822> created at line 121.
    Found 1-bit adder for signal <n0825> created at line 121.
    Found 1-bit adder for signal <n0828> created at line 121.
    Found 1-bit adder for signal <n0831> created at line 121.
    Found 1-bit adder for signal <n0834> created at line 121.
    Found 1-bit adder for signal <n0837> created at line 121.
    Found 1-bit adder for signal <n0840> created at line 121.
    Found 1-bit adder for signal <n0843> created at line 121.
    Found 1-bit adder for signal <n0846> created at line 121.
    Found 1-bit adder for signal <n0849> created at line 121.
    Found 1-bit adder for signal <n0852> created at line 121.
    Found 1-bit adder for signal <n0855> created at line 121.
    Found 1-bit adder for signal <n0858> created at line 121.
    Found 1-bit adder for signal <ALUOp<1>> created at line 121.
    Found 1-bit adder for signal <n0864> created at line 122.
    Found 1-bit adder for signal <n0867> created at line 122.
    Found 1-bit adder for signal <n0870> created at line 122.
    Found 1-bit adder for signal <n0873> created at line 122.
    Found 1-bit adder for signal <n0876> created at line 122.
    Found 1-bit adder for signal <n0879> created at line 122.
    Found 1-bit adder for signal <n0882> created at line 122.
    Found 1-bit adder for signal <ALUOp<2>> created at line 122.
    Found 1-bit adder for signal <n0888> created at line 123.
    Found 1-bit adder for signal <shiftNV> created at line 123.
    Found 1-bit adder for signal <n0894> created at line 123.
    Found 1-bit adder for signal <n0897> created at line 123.
    Found 1-bit adder for signal <n0900> created at line 123.
    Found 1-bit adder for signal <n0903> created at line 123.
    Found 1-bit adder for signal <n0906> created at line 123.
    Found 1-bit adder for signal <n0909> created at line 123.
    Found 1-bit adder for signal <ALUOp<3>> created at line 123.
    Found 1-bit adder for signal <n0915> created at line 125.
    Found 1-bit adder for signal <j> created at line 125.
    Found 1-bit adder for signal <n0921> created at line 128.
    Found 1-bit adder for signal <j_branch_type> created at line 128.
    Found 1-bit adder for signal <n0927> created at line 129.
    Found 1-bit adder for signal <CMPOp<0>> created at line 129.
    Found 1-bit adder for signal <n0933> created at line 130.
    Found 1-bit adder for signal <CMPOp<1>> created at line 130.
    Found 1-bit adder for signal <n0939> created at line 131.
    Found 1-bit adder for signal <CMPOp<2>> created at line 131.
    Found 1-bit adder for signal <load_ext_op<0>> created at line 132.
    Found 1-bit adder for signal <load_ext_op<1>> created at line 133.
    Found 1-bit adder for signal <n0951> created at line 136.
    Found 1-bit adder for signal <n0954> created at line 136.
    Found 1-bit adder for signal <n0957> created at line 136.
    Found 1-bit adder for signal <load> created at line 136.
    Found 1-bit adder for signal <n0963> created at line 137.
    Found 1-bit adder for signal <n0966> created at line 137.
    Found 1-bit adder for signal <MultDivStart> created at line 137.
    Found 1-bit adder for signal <n0972> created at line 137.
    Found 1-bit adder for signal <n0975> created at line 137.
    Found 1-bit adder for signal <n0978> created at line 137.
    Found 1-bit adder for signal <MultDiv> created at line 137.
    Found 1-bit adder for signal <HiLoWe> created at line 138.
    Found 1-bit adder for signal <MultDivOp<0>> created at line 140.
    Found 1-bit adder for signal <MultDivOp<1>> created at line 141.
    Found 1-bit adder for signal <mfhi_lo> created at line 143.
    Found 1x1-bit multiplier for signal <n0319> created at line 59.
    Found 1x1-bit multiplier for signal <n0320> created at line 59.
    Found 1x1-bit multiplier for signal <n0321> created at line 59.
    Found 1x1-bit multiplier for signal <n0322> created at line 59.
    Found 1x1-bit multiplier for signal <n0323> created at line 59.
    Found 1x1-bit multiplier for signal <n0530> created at line 59.
    Found 1x1-bit multiplier for signal <n0324> created at line 60.
    Found 1x1-bit multiplier for signal <n0325> created at line 60.
    Found 1x1-bit multiplier for signal <n0326> created at line 60.
    Found 1x1-bit multiplier for signal <n0327> created at line 60.
    Found 1x1-bit multiplier for signal <n0328> created at line 60.
    Found 1x1-bit multiplier for signal <n0329> created at line 60.
    Found 1x1-bit multiplier for signal <n0330> created at line 60.
    Found 1x1-bit multiplier for signal <n0331> created at line 60.
    Found 1x1-bit multiplier for signal <n0332> created at line 60.
    Found 1x1-bit multiplier for signal <n0531> created at line 60.
    Found 1x1-bit multiplier for signal <n0333> created at line 61.
    Found 1x1-bit multiplier for signal <n0334> created at line 61.
    Found 1x1-bit multiplier for signal <n0574> created at line 61.
    Found 1x1-bit multiplier for signal <n0335> created at line 62.
    Found 1x1-bit multiplier for signal <n0569> created at line 62.
    Found 1x1-bit multiplier for signal <n0336> created at line 63.
    Found 1x1-bit multiplier for signal <n0337> created at line 63.
    Found 1x1-bit multiplier for signal <n0570> created at line 63.
    Found 1x1-bit multiplier for signal <n0571> created at line 64.
    Found 1x1-bit multiplier for signal <n0572> created at line 65.
    Found 1x1-bit multiplier for signal <n0338> created at line 66.
    Found 1x1-bit multiplier for signal <n0339> created at line 66.
    Found 1x1-bit multiplier for signal <n0340> created at line 66.
    Found 1x1-bit multiplier for signal <n0341> created at line 66.
    Found 1x1-bit multiplier for signal <n0573> created at line 66.
    Found 1x1-bit multiplier for signal <n0342> created at line 67.
    Found 1x1-bit multiplier for signal <n0522> created at line 67.
    Found 1x1-bit multiplier for signal <n0523> created at line 68.
    Found 1x1-bit multiplier for signal <n0343> created at line 69.
    Found 1x1-bit multiplier for signal <n0344> created at line 69.
    Found 1x1-bit multiplier for signal <n0345> created at line 69.
    Found 1x1-bit multiplier for signal <n0346> created at line 69.
    Found 1x1-bit multiplier for signal <n0347> created at line 69.
    Found 1x1-bit multiplier for signal <n0348> created at line 69.
    Found 1x1-bit multiplier for signal <n0349> created at line 69.
    Found 1x1-bit multiplier for signal <n0532> created at line 69.
    Found 1x1-bit multiplier for signal <n0350> created at line 70.
    Found 1x1-bit multiplier for signal <n0533> created at line 70.
    Found 1x1-bit multiplier for signal <n0351> created at line 71.
    Found 1x1-bit multiplier for signal <n0352> created at line 71.
    Found 1x1-bit multiplier for signal <n0353> created at line 71.
    Found 1x1-bit multiplier for signal <n0534> created at line 71.
    Found 1x1-bit multiplier for signal <n0354> created at line 72.
    Found 1x1-bit multiplier for signal <n0355> created at line 72.
    Found 1x1-bit multiplier for signal <n0356> created at line 72.
    Found 1x1-bit multiplier for signal <n0521> created at line 72.
    Found 1x1-bit multiplier for signal <n0357> created at line 73.
    Found 1x1-bit multiplier for signal <n0535> created at line 73.
    Found 1x1-bit multiplier for signal <n0358> created at line 74.
    Found 1x1-bit multiplier for signal <n0359> created at line 74.
    Found 1x1-bit multiplier for signal <n0568> created at line 74.
    Found 1x1-bit multiplier for signal <n0536> created at line 75.
    Found 1x1-bit multiplier for signal <n0537> created at line 76.
    Found 1x1-bit multiplier for signal <n0360> created at line 77.
    Found 1x1-bit multiplier for signal <n0361> created at line 77.
    Found 1x1-bit multiplier for signal <n0362> created at line 77.
    Found 1x1-bit multiplier for signal <n0538> created at line 77.
    Found 1x1-bit multiplier for signal <n0539> created at line 78.
    Found 1x1-bit multiplier for signal <n0363> created at line 79.
    Found 1x1-bit multiplier for signal <n0540> created at line 79.
    Found 1x1-bit multiplier for signal <n0541> created at line 80.
    Found 1x1-bit multiplier for signal <n0364> created at line 81.
    Found 1x1-bit multiplier for signal <n0365> created at line 81.
    Found 1x1-bit multiplier for signal <n0366> created at line 81.
    Found 1x1-bit multiplier for signal <n0542> created at line 81.
    Found 1x1-bit multiplier for signal <n0367> created at line 82.
    Found 1x1-bit multiplier for signal <n0543> created at line 82.
    Found 1x1-bit multiplier for signal <n0544> created at line 83.
    Found 1x1-bit multiplier for signal <n0368> created at line 84.
    Found 1x1-bit multiplier for signal <n0369> created at line 84.
    Found 1x1-bit multiplier for signal <n0545> created at line 84.
    Found 1x1-bit multiplier for signal <n0370> created at line 85.
    Found 1x1-bit multiplier for signal <n0546> created at line 85.
    Found 1x1-bit multiplier for signal <n0547> created at line 86.
    Found 1x1-bit multiplier for signal <n0371> created at line 87.
    Found 1x1-bit multiplier for signal <n0372> created at line 87.
    Found 1x1-bit multiplier for signal <n0548> created at line 87.
    Found 1x1-bit multiplier for signal <n0549> created at line 88.
    Found 1x1-bit multiplier for signal <n0373> created at line 89.
    Found 1x1-bit multiplier for signal <n0550> created at line 89.
    Found 1x1-bit multiplier for signal <n0551> created at line 90.
    Found 1x1-bit multiplier for signal <n0374> created at line 91.
    Found 1x1-bit multiplier for signal <n0375> created at line 91.
    Found 1x1-bit multiplier for signal <n0552> created at line 91.
    Found 1x1-bit multiplier for signal <n0553> created at line 92.
    Found 1x1-bit multiplier for signal <n0554> created at line 93.
    Found 1x1-bit multiplier for signal <n0555> created at line 94.
    Found 1x1-bit multiplier for signal <n0376> created at line 95.
    Found 1x1-bit multiplier for signal <n0377> created at line 95.
    Found 1x1-bit multiplier for signal <n0378> created at line 95.
    Found 1x1-bit multiplier for signal <n0556> created at line 95.
    Found 1x1-bit multiplier for signal <n0379> created at line 96.
    Found 1x1-bit multiplier for signal <n0557> created at line 96.
    Found 1x1-bit multiplier for signal <n0558> created at line 97.
    Found 1x1-bit multiplier for signal <n0559> created at line 98.
    Found 1x1-bit multiplier for signal <n0560> created at line 99.
    Found 1x1-bit multiplier for signal <n0380> created at line 100.
    Found 1x1-bit multiplier for signal <n0561> created at line 100.
    Found 1x1-bit multiplier for signal <n0562> created at line 101.
    Found 1x1-bit multiplier for signal <n0381> created at line 102.
    Found 1x1-bit multiplier for signal <n0382> created at line 102.
    Found 1x1-bit multiplier for signal <n0383> created at line 102.
    Found 1x1-bit multiplier for signal <n0384> created at line 102.
    Found 1x1-bit multiplier for signal <n0385> created at line 102.
    Found 1x1-bit multiplier for signal <n0563> created at line 102.
    Found 1x1-bit multiplier for signal <n0564> created at line 103.
    Found 1x1-bit multiplier for signal <n0386> created at line 104.
    Found 1x1-bit multiplier for signal <n0387> created at line 104.
    Found 1x1-bit multiplier for signal <n0388> created at line 104.
    Found 1x1-bit multiplier for signal <n0389> created at line 104.
    Found 1x1-bit multiplier for signal <n0565> created at line 104.
    Found 1x1-bit multiplier for signal <n0390> created at line 105.
    Found 1x1-bit multiplier for signal <n0528> created at line 105.
    Found 1x1-bit multiplier for signal <n0566> created at line 106.
    Found 1x1-bit multiplier for signal <n0567> created at line 107.
    Found 1x1-bit multiplier for signal <n0431> created at line 115.
    Found 1x1-bit multiplier for signal <n0515> created at line 124.
    Found 1x1-bit multiplier for signal <n0491> created at line 126.
    Found 1x1-bit multiplier for signal <n0492> created at line 126.
    Found 1x1-bit multiplier for signal <n0493> created at line 126.
    Found 1x1-bit multiplier for signal <n0494> created at line 126.
    Found 1x1-bit multiplier for signal <n0495> created at line 126.
    Found 1x1-bit multiplier for signal <n0519> created at line 126.
    Found 1x1-bit multiplier for signal <n0496> created at line 127.
    Found 1x1-bit multiplier for signal <n0497> created at line 127.
    Found 1x1-bit multiplier for signal <n0498> created at line 127.
    Found 1x1-bit multiplier for signal <n0499> created at line 127.
    Found 1x1-bit multiplier for signal <n0520> created at line 127.
    Summary:
	inferred 134 Multiplier(s).
	inferred 137 Adder/Subtractor(s).
Unit <ctrl> synthesized.

Synthesizing Unit <hazard>.
    Related source file is "D:\ISEProject\P8\control\hazard.v".
    Found 5-bit comparator equal for signal <rt_id_ex[4]_rs_if_id[4]_equal_2_o> created at line 44
    Found 5-bit comparator equal for signal <rt_id_ex[4]_rt_if_id[4]_equal_3_o> created at line 44
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rs_if_id[4]_equal_6_o> created at line 46
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rt_if_id[4]_equal_7_o> created at line 46
    Found 5-bit comparator equal for signal <WReg[4]_rs_if_id[4]_equal_9_o> created at line 48
    Found 5-bit comparator equal for signal <WReg[4]_rt_if_id[4]_equal_10_o> created at line 48
    Summary:
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <hazard> synthesized.

Synthesizing Unit <npc>.
    Related source file is "D:\ISEProject\P8\datapath\npc.v".
    Found 32-bit adder for signal <pc4[31]_imm32[29]_add_3_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <npc> synthesized.

Synthesizing Unit <ext>.
    Related source file is "D:\ISEProject\P8\datapath\ext.v".
    Found 32-bit 4-to-1 multiplexer for signal <imm32> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext> synthesized.

Synthesizing Unit <GPR>.
    Related source file is "D:\ISEProject\P8\datapath\GPR.v".
    Found 992-bit register for signal <n0058[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <A1[4]_register[31][31]_wide_mux_3_OUT> created at line 36.
    Found 32-bit 31-to-1 multiplexer for signal <A2[4]_register[31][31]_wide_mux_9_OUT> created at line 39.
    Found 5-bit comparator equal for signal <A3[4]_A1[4]_equal_1_o> created at line 34
    Found 5-bit comparator equal for signal <A3[4]_A2[4]_equal_7_o> created at line 37
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <GPR> synthesized.

Synthesizing Unit <mux_32bit_5>.
    Related source file is "D:\ISEProject\P8\datapath\mux.v".
    Found 32-bit 4-to-1 multiplexer for signal <_n0018> created at line 69.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32bit_5> synthesized.

Synthesizing Unit <CMP>.
    Related source file is "D:\ISEProject\P8\datapath\CMP.v".
    Found 1-bit 8-to-1 multiplexer for signal <Br> created at line 29.
    Found 32-bit comparator equal for signal <A[31]_B[31]_equal_1_o> created at line 30
    Found 32-bit comparator greater for signal <n0003> created at line 34
    Found 32-bit comparator greater for signal <GND_18_o_A[31]_LessThan_5_o> created at line 38
    Summary:
	inferred   3 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <CMP> synthesized.

Synthesizing Unit <ID_EX>.
    Related source file is "D:\ISEProject\P8\datapath\ID_EX.v".
    Found 1-bit register for signal <ALUSrc_out>.
    Found 3-bit register for signal <MemtoReg_out>.
    Found 1-bit register for signal <RegWrite_out>.
    Found 1-bit register for signal <MemWrite_out>.
    Found 4-bit register for signal <ALUOp_out>.
    Found 32-bit register for signal <RData1_out>.
    Found 32-bit register for signal <RData2_out>.
    Found 32-bit register for signal <imm32_out>.
    Found 5-bit register for signal <rs_out>.
    Found 5-bit register for signal <rt_out>.
    Found 5-bit register for signal <rd_out>.
    Found 32-bit register for signal <pc8_out>.
    Found 1-bit register for signal <load_out>.
    Found 1-bit register for signal <jalr_out>.
    Found 1-bit register for signal <jal_out>.
    Found 1-bit register for signal <sb_out>.
    Found 1-bit register for signal <sh_out>.
    Found 1-bit register for signal <sw_out>.
    Found 3-bit register for signal <load_ext_op_out>.
    Found 5-bit register for signal <shamt_out>.
    Found 1-bit register for signal <shiftNV_out>.
    Found 2-bit register for signal <MultDivOp_out>.
    Found 1-bit register for signal <MultDivStart_out>.
    Found 1-bit register for signal <mflo_out>.
    Found 1-bit register for signal <HiLoWe_out>.
    Found 1-bit register for signal <HiLo_out>.
    Found 1-bit register for signal <mfhi_lo_out>.
    Found 1-bit register for signal <CP0We_out>.
    Found 1-bit register for signal <j_branch_type_out>.
    Found 1-bit register for signal <mfc0_out>.
    Found 2-bit register for signal <RegDst_out>.
    Summary:
	inferred 180 D-type flip-flop(s).
Unit <ID_EX> synthesized.

Synthesizing Unit <forwarding>.
    Related source file is "D:\ISEProject\P8\control\forwarding.v".
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rs_id_ex[4]_equal_6_o> created at line 49
    Found 5-bit comparator equal for signal <WReg_mem_wb[4]_rs_id_ex[4]_equal_8_o> created at line 51
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rt_id_ex[4]_equal_18_o> created at line 59
    Found 5-bit comparator equal for signal <WReg_mem_wb[4]_rt_id_ex[4]_equal_20_o> created at line 61
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_WReg_mem_wb[4]_equal_26_o> created at line 65
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rs_if_id[4]_equal_34_o> created at line 74
    Found 5-bit comparator equal for signal <WReg_mem_wb[4]_rs_if_id[4]_equal_36_o> created at line 76
    Found 5-bit comparator equal for signal <WReg_ex_mem[4]_rt_if_id[4]_equal_48_o> created at line 84
    Found 5-bit comparator equal for signal <WReg_mem_wb[4]_rt_if_id[4]_equal_50_o> created at line 86
    Summary:
	inferred   9 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <forwarding> synthesized.

Synthesizing Unit <mux_32bit_2>.
    Related source file is "D:\ISEProject\P8\datapath\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32bit_2> synthesized.

Synthesizing Unit <mux_5bit_3>.
    Related source file is "D:\ISEProject\P8\datapath\mux.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_5bit_3> synthesized.

Synthesizing Unit <multDiv>.
    Related source file is "D:\ISEProject\P8\datapath\multDiv.v".
WARNING:Xst:647 - Input <D2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <unsigned_mult_result> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <signed_mult_result> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <unsigned_div_result> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <signed_div_result> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <Busy>.
    Found 8-bit register for signal <count>.
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <LO>.
    Found 8-bit subtractor for signal <GND_23_o_GND_23_o_sub_5_OUT<7:0>> created at line 81.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  73 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <multDiv> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\ISEProject\P8\datapath\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_5_OUT> created at line 36.
    Found 32-bit adder for signal <A[31]_B[31]_add_2_OUT> created at line 34.
    Found 32-bit shifter arithmetic right for signal <B[31]_A[4]_shift_right_9_OUT> created at line 39
    Found 32-bit shifter logical left for signal <B[31]_A[4]_shift_left_12_OUT> created at line 42
    Found 32-bit shifter logical right for signal <B[31]_A[4]_shift_right_13_OUT> created at line 43
    Found 32-bit 15-to-1 multiplexer for signal <C> created at line 31.
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_6_o> created at line 37
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <EX_MEM>.
    Related source file is "D:\ISEProject\P8\datapath\EX_MEM.v".
    Found 1-bit register for signal <RegWrite_out>.
    Found 1-bit register for signal <MemWrite_out>.
    Found 32-bit register for signal <ALUS_out>.
    Found 32-bit register for signal <DMSaveData_out>.
    Found 5-bit register for signal <WReg_out>.
    Found 32-bit register for signal <pc8_out>.
    Found 1-bit register for signal <load_out>.
    Found 1-bit register for signal <jalr_out>.
    Found 1-bit register for signal <jal_out>.
    Found 1-bit register for signal <sb_out>.
    Found 1-bit register for signal <sh_out>.
    Found 1-bit register for signal <sw_out>.
    Found 3-bit register for signal <load_ext_op_out>.
    Found 32-bit register for signal <HILO_out>.
    Found 1-bit register for signal <mfhi_lo_out>.
    Found 5-bit register for signal <rd_out>.
    Found 1-bit register for signal <CP0We_out>.
    Found 1-bit register for signal <j_branch_type_out>.
    Found 1-bit register for signal <mfc0_out>.
    Found 3-bit register for signal <MemtoReg_out>.
    Summary:
	inferred 156 D-type flip-flop(s).
Unit <EX_MEM> synthesized.

Synthesizing Unit <BE_EN>.
    Related source file is "D:\ISEProject\P8\datapath\BE.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <BE_EN> synthesized.

Synthesizing Unit <CP0>.
    Related source file is "D:\ISEProject\P8\datapath\C0.v".
    Found 1-bit register for signal <exl>.
    Found 6-bit register for signal <hwint_pend>.
    Found 6-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit register for signal <PRId>.
    Found 30-bit register for signal <EPC>.
    Found 32-bit comparator lessequal for signal <PC[31]_GND_28_o_LessThan_14_o> created at line 59
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <CP0> synthesized.

Synthesizing Unit <MEM_WB>.
    Related source file is "D:\ISEProject\P8\datapath\MEM_WB.v".
    Found 1-bit register for signal <RegWrite_out>.
    Found 32-bit register for signal <ALUS_out>.
    Found 32-bit register for signal <dmOut_out>.
    Found 5-bit register for signal <WReg_out>.
    Found 32-bit register for signal <pc8_out>.
    Found 3-bit register for signal <load_ext_op_out>.
    Found 32-bit register for signal <HILO_out>.
    Found 32-bit register for signal <CP0Out_out>.
    Found 1-bit register for signal <j_branch_type_out>.
    Found 3-bit register for signal <MemtoReg_out>.
    Summary:
	inferred 173 D-type flip-flop(s).
Unit <MEM_WB> synthesized.

Synthesizing Unit <Load_ext>.
    Related source file is "D:\ISEProject\P8\datapath\Load_ext.v".
    Found 32-bit 7-to-1 multiplexer for signal <Dout> created at line 29.
    Found 8-bit 4-to-1 multiplexer for signal <Din[31]_Din[7]_mux_11_OUT> created at line 32.
    Summary:
	inferred   3 Multiplexer(s).
Unit <Load_ext> synthesized.

Synthesizing Unit <bridge>.
    Related source file is "D:\ISEProject\P8\bridge.v".
    Found 32-bit comparator lessequal for signal <n0000> created at line 42
    Found 32-bit comparator lessequal for signal <n0002> created at line 42
    Found 32-bit comparator lessequal for signal <n0005> created at line 43
    Found 32-bit comparator lessequal for signal <n0007> created at line 43
    Found 32-bit comparator lessequal for signal <n0010> created at line 44
    Found 32-bit comparator lessequal for signal <n0012> created at line 44
    Found 32-bit comparator lessequal for signal <n0015> created at line 45
    Found 32-bit comparator lessequal for signal <n0017> created at line 45
    Found 32-bit comparator lessequal for signal <n0020> created at line 46
    Found 32-bit comparator lessequal for signal <n0022> created at line 46
    Summary:
	inferred  10 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <bridge> synthesized.

Synthesizing Unit <COCOTimer>.
    Related source file is "D:\ISEProject\P8\COCOTimer.v".
        IDLE = 2'b00
        LOAD = 2'b01
        CNTING = 2'b10
        INT = 2'b11
    Found 2-bit register for signal <mode>.
    Found 1-bit register for signal <enable>.
    Found 32-bit register for signal <preset>.
    Found 32-bit register for signal <count>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <interrupt>.
    Found 1-bit register for signal <im>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RST_I (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <count[31]_GND_32_o_sub_23_OUT> created at line 109.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <COCOTimer> synthesized.

Synthesizing Unit <MiniUART>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\uart.v".
WARNING:Xst:647 - Input <DAT_I<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <load>.
    Found 16-bit register for signal <divt>.
    Found 8-bit register for signal <tx_data>.
    Found 16-bit register for signal <divr>.
    Found 39-bit 7-to-1 multiplexer for signal <n0031> created at line 54.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MiniUART> synthesized.

Synthesizing Unit <rx_unit>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\rxd.v".
        IDLE = 32'b00000000000000000000000000000000
        START = 32'b00000000000000000000000000000001
        BIT_RECV = 32'b00000000000000000000000000000010
        STOP = 32'b00000000000000000000000000000011
        WAIT_IDLE = 32'b00000000000000000000000000000100
    Found 3-bit register for signal <cnt_sample>.
    Found 3-bit register for signal <cnt_bits>.
    Found 3-bit register for signal <fsm>.
    Found 8-bit register for signal <byte>.
    Found 1-bit register for signal <clk_rf_av>.
    Found 1-bit register for signal <rf_av>.
    Found 3-bit subtractor for signal <GND_34_o_GND_34_o_sub_8_OUT<2:0>> created at line 62.
    Found 3-bit subtractor for signal <GND_34_o_GND_34_o_sub_15_OUT<2:0>> created at line 73.
    Found 3-bit 7-to-1 multiplexer for signal <fsm[2]_GND_34_o_wide_mux_16_OUT> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <rx_unit> synthesized.

Synthesizing Unit <tx_unit>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\txd.v".
    Summary:
	no macro.
Unit <tx_unit> synthesized.

Synthesizing Unit <ctrl_shift>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\txd.v".
        IDLE = 0
        SHIFT = 1
    Found 4-bit register for signal <cnt_tx>.
    Found 1-bit register for signal <fsm>.
    Found 4-bit subtractor for signal <GND_36_o_GND_36_o_sub_6_OUT<3:0>> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <ctrl_shift> synthesized.

Synthesizing Unit <trans_reg>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\txd.v".
    Found 1-bit register for signal <t_reg<9>>.
    Found 1-bit register for signal <t_reg<8>>.
    Found 1-bit register for signal <t_reg<7>>.
    Found 1-bit register for signal <t_reg<6>>.
    Found 1-bit register for signal <t_reg<5>>.
    Found 1-bit register for signal <t_reg<4>>.
    Found 1-bit register for signal <t_reg<3>>.
    Found 1-bit register for signal <t_reg<2>>.
    Found 1-bit register for signal <t_reg<1>>.
    Found 1-bit register for signal <t_reg<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <trans_reg> synthesized.

Synthesizing Unit <divisor>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\utils.v".
        size_cnt_rx = 16
        size_cnt_tx = 16
    Summary:
	no macro.
Unit <divisor> synthesized.

Synthesizing Unit <counter>.
    Related source file is "D:\ISEProject\P8\MiniUART_src\utils.v".
        size_cnt = 16
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <q>.
    Found 16-bit subtractor for signal <GND_41_o_GND_41_o_sub_2_OUT<15:0>> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <SegmentDisplay>.
    Related source file is "D:\ISEProject\P8\SegmentDisplay.v".
    Found 4-bit register for signal <num>.
    Found 16-bit register for signal <count>.
    Found 4-bit register for signal <seg4x7_sel>.
    Found 16-bit register for signal <DAT_O>.
    Found finite state machine <FSM_2> for signal <seg4x7_sel>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | _n0062 (negative)                              |
    | Reset              | WE_I (positive)                                |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_43_o_GND_43_o_sub_4_OUT<15:0>> created at line 63.
    Found 16x7-bit Read Only RAM for signal <SEVEN_SEG0_AG>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <seg4x7_sel> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SegmentDisplay> synthesized.

Synthesizing Unit <LED>.
    Related source file is "D:\ISEProject\P8\LED.v".
    Found 16-bit register for signal <user_led>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <LED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Multipliers                                          : 134
 1x1-bit multiplier                                    : 134
# Adders/Subtractors                                   : 152
 1-bit adder                                           : 137
 16-bit subtractor                                     : 4
 3-bit subtractor                                      : 2
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 4-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 115
 1-bit register                                        : 54
 16-bit register                                       : 9
 2-bit register                                        : 3
 3-bit register                                        : 9
 30-bit register                                       : 1
 32-bit register                                       : 22
 4-bit register                                        : 4
 5-bit register                                        : 7
 6-bit register                                        : 2
 8-bit register                                        : 3
 992-bit register                                      : 1
# Comparators                                          : 34
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 11
 5-bit comparator equal                                : 17
# Multiplexers                                         : 148
 1-bit 2-to-1 multiplexer                              : 18
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 25
 3-bit 7-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 2
 39-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/IM_4BX6K.ngc>.
Reading core <ipcore_dir/DM_4BX4K.ngc>.
Loading core <IM_4BX6K> for timing and area information for instance <im>.
Loading core <DM_4BX4K> for timing and area information for instance <dm>.
WARNING:Xst:1293 - FF/Latch <PRId_31> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_30> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_29> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_27> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_25> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_24> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_23> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_22> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_21> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_20> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_19> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_16> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_15> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_14> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_13> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_11> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_10> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_9> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_7> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_6> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_2> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_1> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <PRId_0> has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hwint_pend_15> (without init value) has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hwint_pend_14> (without init value) has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hwint_pend_13> (without init value) has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hwint_pend_12> (without init value) has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hwint_pend_11> (without init value) has a constant value of 0 in block <CP0_reg>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <COCOTimer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <COCOTimer> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDisplay>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <num> prevents it from being combined with the RAM <Mram_SEVEN_SEG0_AG> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEVEN_SEG0_AG> |          |
    -----------------------------------------------------------------------
Unit <SegmentDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl>.
	Multiplier <Mmult_n0548> in block <ctrl> and adder/subtractor <Madd_n0618_Madd> in block <ctrl> are combined into a MAC<Maddsub_n0548>.
	Multiplier <Mmult_n0532> in block <ctrl> and adder/subtractor <Madd_n0585> in block <ctrl> are combined into a MAC<Maddsub_n0532>.
Unit <ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <ctrl_shift>.
The following registers are absorbed into counter <cnt_tx>: 1 register on signal <cnt_tx>.
Unit <ctrl_shift> synthesized (advanced).

Synthesizing (advanced) Unit <multDiv>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <multDiv> synthesized (advanced).

Synthesizing (advanced) Unit <rx_unit>.
The following registers are absorbed into counter <cnt_bits>: 1 register on signal <cnt_bits>.
Unit <rx_unit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# MACs                                                 : 2
 1x1-to-1-bit MAC                                      : 2
# Multipliers                                          : 132
 1x1-bit multiplier                                    : 132
# Adders/Subtractors                                   : 83
 1-bit adder                                           : 14
 1-bit adder carry in                                  : 60
 13-bit subtractor                                     : 1
 16-bit subtractor                                     : 2
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 1
# Counters                                             : 6
 16-bit down counter                                   : 2
 3-bit down counter                                    : 1
 32-bit down counter                                   : 1
 4-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 1965
 Flip-Flops                                            : 1965
# Comparators                                          : 34
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 5
 32-bit comparator lessequal                           : 11
 5-bit comparator equal                                : 17
# Multiplexers                                         : 203
 1-bit 2-to-1 multiplexer                              : 80
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 24
 3-bit 7-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 75
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 2
 39-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PRId_31> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_30> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_29> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_27> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_25> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_24> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_23> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_22> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_21> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_20> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_19> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_16> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_15> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_14> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_13> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_11> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_10> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_9> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_7> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_6> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_2> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_1> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PRId_0> has a constant value of 0 in block <CP0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <timer/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SegmentDis1/FSM_2> on signal <seg4x7_sel[1:4]> with user encoding.
Optimizing FSM <SegmentDis2/FSM_2> on signal <seg4x7_sel[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0100  | 0100
 1000  | 1000
-------------------
INFO:Xst:2261 - The FF/Latch <if_id_reg/pc4_out_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <if_id_reg/pc8_out_0> 
INFO:Xst:2261 - The FF/Latch <if_id_reg/pc4_out_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <if_id_reg/pc8_out_1> 

Optimizing unit <microSystem> ...

Optimizing unit <MiniUART> ...

Optimizing unit <rx_unit> ...

Optimizing unit <trans_reg> ...

Optimizing unit <ctrl_shift> ...

Optimizing unit <mips> ...

Optimizing unit <CP0> ...

Optimizing unit <pc> ...

Optimizing unit <GPR> ...

Optimizing unit <ID_EX> ...

Optimizing unit <multDiv> ...

Optimizing unit <EX_MEM> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <ALU> ...

Optimizing unit <forwarding> ...

Optimizing unit <ctrl> ...

Optimizing unit <COCOTimer> ...

Optimizing unit <SegmentDisplay> ...

Optimizing unit <LED> ...

Optimizing unit <bridge> ...
WARNING:Xst:1710 - FF/Latch <cpu/CP0_reg/hwint_pend_15> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/CP0_reg/hwint_pend_14> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/CP0_reg/hwint_pend_13> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/CP0_reg/hwint_pend_12> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/CP0_reg/hwint_pend_11> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/multDiv_in/count_7> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cpu/multDiv_in/count_6> (without init value) has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis2/count_15> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis2/count_14> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis2/count_13> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis1/count_15> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis1/count_14> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <SegmentDis1/count_13> has a constant value of 0 in block <microSystem>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SegmentDis2/seg4x7_sel_FSM_FFd1> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/seg4x7_sel_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/seg4x7_sel_FSM_FFd2> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/seg4x7_sel_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/seg4x7_sel_FSM_FFd3> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/seg4x7_sel_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/seg4x7_sel_FSM_FFd4> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/seg4x7_sel_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <cpu/ex_mem_reg/mfc0_out> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <cpu/ex_mem_reg/MemtoReg_out_2> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_0> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_0> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_1> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_1> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_2> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_2> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_3> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_3> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_4> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_4> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_5> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_5> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_6> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_6> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_7> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_7> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_10> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_10> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_8> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_8> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_11> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_11> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_9> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_9> 
INFO:Xst:2261 - The FF/Latch <SegmentDis2/count_12> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <SegmentDis1/count_12> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/jal_out> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/RegDst_out_1> 
INFO:Xst:2261 - The FF/Latch <cpu/id_ex_reg/mfc0_out> in Unit <microSystem> is equivalent to the following FF/Latch, which will be removed : <cpu/id_ex_reg/MemtoReg_out_2> 
INFO:Xst:2261 - The FF/Latch <cpu/CP0_reg/PRId_28> in Unit <microSystem> is equivalent to the following 8 FFs/Latches, which will be removed : <cpu/CP0_reg/PRId_26> <cpu/CP0_reg/PRId_18> <cpu/CP0_reg/PRId_17> <cpu/CP0_reg/PRId_12> <cpu/CP0_reg/PRId_8> <cpu/CP0_reg/PRId_5> <cpu/CP0_reg/PRId_4> <cpu/CP0_reg/PRId_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block microSystem, actual ratio is 5.
FlipFlop cpu/if_id_reg/Instr_out_1 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_2 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_26 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_27 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_28 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_29 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_3 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_30 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_31 has been replicated 1 time(s)
FlipFlop cpu/if_id_reg/Instr_out_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1996
 Flip-Flops                                            : 1996

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : microSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4518
#      GND                         : 3
#      INV                         : 52
#      LUT1                        : 60
#      LUT2                        : 58
#      LUT3                        : 835
#      LUT4                        : 312
#      LUT5                        : 725
#      LUT6                        : 1825
#      MUXCY                       : 329
#      MUXF7                       : 83
#      VCC                         : 3
#      XORCY                       : 233
# FlipFlops/Latches                : 1998
#      FD                          : 14
#      FDC                         : 37
#      FDCE                        : 120
#      FDE                         : 2
#      FDPE                        : 21
#      FDR                         : 519
#      FDRE                        : 1275
#      FDSE                        : 10
# RAMS                             : 5
#      RAMB16BWER                  : 5
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 76
#      IBUF                        : 34
#      IBUFG                       : 1
#      OBUF                        : 41
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 21
#      DSP48A1                     : 21

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1998  out of  184304     1%  
 Number of Slice LUTs:                 3867  out of  92152     4%  
    Number used as Logic:              3867  out of  92152     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5248
   Number with an unused Flip Flop:    3250  out of   5248    61%  
   Number with an unused LUT:          1381  out of   5248    26%  
   Number of fully used LUT-FF pairs:   617  out of   5248    11%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  76  out of    498    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    268     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                     21  out of    180    11%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                             | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk                            | DCM_SP:CLKDV                                                                                                                      | 1999  |
MiniUART/U_RX_UNIT/clk_rf_av       | NONE(MiniUART/U_RX_UNIT/rf_av)                                                                                                    | 1     |
SegmentDis1/count<13>              | NONE(cpu/control/Madd_n0855_Madd1)                                                                                                | 16    |
sys_clk                            | DCM_SP:CLK0                                                                                                                       | 7     |
cpu/im/N1                          | NONE(cpu/im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)  | 3     |
cpu/dm/N1                          | NONE(cpu/dm/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram)| 2     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 18.753ns (Maximum Frequency: 53.326MHz)
   Minimum input arrival time before clock: 6.117ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 18.753ns (frequency: 53.326MHz)
  Total number of paths / destination ports: 38201495723682791000 / 4149
-------------------------------------------------------------------------
Delay:               37.505ns (Levels of Logic = 12)
  Source:            cpu/if_id_reg/Instr_out_28_1 (FF)
  Destination:       cpu/control/Madd_RegDst<0>_Madd1 (DSP)
  Source Clock:      sys_clk rising 0.5X
  Destination Clock: sys_clk rising 0.5X

  Data Path: cpu/if_id_reg/Instr_out_28_1 to cpu/control/Madd_RegDst<0>_Madd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   1.137  cpu/if_id_reg/Instr_out_28_1 (cpu/if_id_reg/Instr_out_28_1)
     LUT6:I0->O           12   0.254   1.069  cpu/control/Madd_n0786_Madd_xor<0>121 (cpu/control/Madd_n0786_Madd_xor<0>12)
     LUT6:I5->O            1   0.254   0.681  cpu/control/Mmult_n0350_func<1>_x_n0348<0>1 (cpu/control/n0350<0>)
     DSP48A1:B0->PCOUT47    1   5.153   0.000  cpu/control/Mmult_n0533 (cpu/control/Mmult_n0533_PCOUT_to_Maddsub_n0532_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Maddsub_n0532 (cpu/control/Maddsub_n0532_PCOUT_to_Madd_n08071_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n08071 (cpu/control/Madd_n08071_PCOUT_to_Madd_n0813_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0813_Madd1 (cpu/control/Madd_n0813_Madd1_PCOUT_to_Madd_n0819_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0819_Madd1 (cpu/control/Madd_n0819_Madd1_PCOUT_to_Madd_n0825_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0825_Madd1 (cpu/control/Madd_n0825_Madd1_PCOUT_to_Madd_n0831_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0831_Madd1 (cpu/control/Madd_n0831_Madd1_PCOUT_to_Madd_n0837_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0837_Madd1 (cpu/control/Madd_n0837_Madd1_PCOUT_to_Madd_n0843_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0843_Madd1 (cpu/control/Madd_n0843_Madd1_PCOUT_to_Madd_n0849_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0849_Madd1 (cpu/control/Madd_n0849_Madd1_PCOUT_to_Madd_n0855_Madd1_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.653   0.000  cpu/control/Madd_n0855_Madd1 (cpu/control/Madd_n0855_Madd1_PCOUT_to_Madd_ALUOp<1>_Madd1_PCIN_47)
     DSP48A1:PCIN47            1.693          cpu/control/Madd_ALUOp<1>_Madd1
    ----------------------------------------
    Total                     37.296ns (34.409ns logic, 2.887ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 2030 / 2030
-------------------------------------------------------------------------
Offset:              6.117ns (Levels of Logic = 2)
  Source:            sys_rstn (PAD)
  Destination:       cpu/if_id_reg/Instr_out_31 (FF)
  Destination Clock: sys_clk rising 0.5X

  Data Path: sys_rstn to cpu/if_id_reg/Instr_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.639  sys_rstn_IBUF (sys_rstn_IBUF)
     LUT5:I0->O          308   0.254   2.437  cpu/Reset_OR_DriverANDClockEnable321 (cpu/Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          cpu/if_id_reg/Instr_out_0
    ----------------------------------------
    Total                      6.117ns (2.041ns logic, 4.076ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MiniUART/U_RX_UNIT/clk_rf_av'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.361ns (Levels of Logic = 2)
  Source:            sys_rstn (PAD)
  Destination:       MiniUART/U_RX_UNIT/rf_av (FF)
  Destination Clock: MiniUART/U_RX_UNIT/clk_rf_av rising

  Data Path: sys_rstn to MiniUART/U_RX_UNIT/rf_av
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.639  sys_rstn_IBUF (sys_rstn_IBUF)
     LUT5:I0->O            1   0.254   0.681  MiniUART/U_RX_UNIT/rst_over_read_OR_139_o1 (MiniUART/U_RX_UNIT/rst_over_read_OR_139_o)
     FDC:CLR                   0.459          MiniUART/U_RX_UNIT/rf_av
    ----------------------------------------
    Total                      4.361ns (2.041ns logic, 2.320ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 81 / 39
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 2)
  Source:            SegmentDis1/num_0 (FF)
  Destination:       seg4x7_1_a (PAD)
  Source Clock:      sys_clk rising 0.5X

  Data Path: SegmentDis1/num_0 to seg4x7_1_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   1.186  SegmentDis1/num_0 (SegmentDis1/num_0)
     LUT4:I0->O            1   0.254   0.681  SegmentDis1/Mram_SEVEN_SEG0_AG41 (seg4x7_1_c_OBUF)
     OBUF:I->O                 2.912          seg4x7_1_c_OBUF (seg4x7_1_c)
    ----------------------------------------
    Total                      5.558ns (3.691ns logic, 1.867ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MiniUART/U_RX_UNIT/clk_rf_av
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    7.493|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SegmentDis1/count<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   34.852|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
MiniUART/U_RX_UNIT/clk_rf_av|    5.307|         |         |         |
sys_clk                     |   37.505|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 58.78 secs
 
--> 

Total memory usage is 384420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   87 (   0 filtered)
Number of infos    :   27 (   0 filtered)

