designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile C:/devel/Diamond/PCE_Save128/firmware/Save128.v
# Adding file C:\devel\Diamond\PCE_Save128\firmware\Save128.v ... Done
addfile C:/devel/Diamond/PCE_Save128/firmware/top.v
# Adding file C:\devel\Diamond\PCE_Save128\firmware\top.v ... Done
addfile C:/devel/Diamond/PCE_Save128/firmware/testbench.v
# Adding file C:\devel\Diamond\PCE_Save128\firmware\testbench.v ... Done
vlib C:/devel/Diamond/PCE_Save128/firmware/simulation/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vlog -dbg -work work C:/devel/Diamond/PCE_Save128/firmware/Save128.v
# Pass 1. Scanning modules hierarchy.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (117, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (147, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (152, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 Save128.v : (95, 35): Redundant digits given in number 17'b000000000000000000.
# Warning: VCP2641 Save128.v : (174, 31): Redundant digits given in number 17'b000000000000000000.
# Warning: VCP2641 Save128.v : (569, 36): Redundant digits given in number 17'b000000000000000000.
# ELB/DAG code generating.
# Unit top modules: MB128.
# $root top modules: MB128.
# Compile success 0 Errors 11 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/devel/Diamond/PCE_Save128/firmware/top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MB128 found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 top.v : (36, 1): Some unconnected ports remain at instance: MB128. Module MB128 has unconnected  port(s) : clk_sample, clk_samplediv.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top.
# $root top modules: top.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/devel/Diamond/PCE_Save128/firmware/testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MB128 found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 testbench.v : (75, 23): Implicit net declaration, symbol o_Active has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (76, 19): Implicit net declaration, symbol o_Data has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (77, 21): Implicit net declaration, symbol o_Ident has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (78, 25): Implicit net declaration, symbol o_ReadLED has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (79, 27): Implicit net declaration, symbol o_WriteLED has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (81, 21): Implicit net declaration, symbol sp_cs_n has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (82, 19): Implicit net declaration, symbol sp_clk has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (84, 21): Implicit net declaration, symbol sp_mosi has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (85, 25): Implicit net declaration, symbol sp_hold_n has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (87, 27): Implicit net declaration, symbol clk_sample has not been declared in module MB128_TB.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: MB128_TB.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module MB128_TB
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r MB128_TB -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 95 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5638 kB (elbread=1280 elab2=4224 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  8:58 PM, April 17, 2021
#  Simulation has been initialized
add wave *
# 32 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: stopped at time: 1 us
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (117, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (147, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (152, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 95 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4205 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  8:59 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/MB128_TB/host_state' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/MB128_TB/count' has already been traced.
# 0 signal(s) traced.
run 600000 ns
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: **********************  SYNC BYTE SENT  ***
# KERNEL:  1
# KERNEL: **********************  SENT A1 BIT = 0 ***
# KERNEL: **********************  SENT A2 BIT = 1 ***
# KERNEL: **********************  REQUEST SENT  ***
# KERNEL: **********************  ADDRESS SENT  ***
# KERNEL: **********************  # BITS SENT  ***
# KERNEL: **********************  # BYTES SENT  ***
# KERNEL: **********************  BYTE 1 SENT  ***
# KERNEL: **********************  BYTE 2 SENT  ***
# KERNEL: **********************  BITS SENT  ***
# KERNEL: **********************  TRAIL BITS:  ***
# KERNEL: 100
# KERNEL: 100
# KERNEL: 000
# KERNEL: **********************  TRAIL SENT  ***
# KERNEL: 000
# KERNEL: **********************  SIMULATION DONE  ***
# RUNTIME: Info: RUNTIME_0068 testbench.v (412): $finish called.
# KERNEL: Time: 385971 ns,  Iteration: 0,  Instance: /MB128_TB,  Process: @INITIAL#97_1@.
# KERNEL: stopped at time: 385971 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (119, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (150, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (153, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Save128.v : (526, 37): o_Active is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 Save128.v : (534, 44): o_Active is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 8 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 95 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4205 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:06 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (119, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (150, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (153, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Save128.v : (526, 37): o_Active is not a valid left-hand side of a procedural assignment.
# Error: VCP2858 Save128.v : (534, 44): o_Active is not a valid left-hand side of a procedural assignment.
# Compile failure 2 Errors 8 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 95 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4205 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:07 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (119, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (150, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (153, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 96 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4205 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:08 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: **********************  SYNC BYTE SENT  ***
# KERNEL:  1
# KERNEL: **********************  SENT A1 BIT = 0 ***
# KERNEL: **********************  SENT A2 BIT = 1 ***
# KERNEL: **********************  REQUEST SENT  ***
# KERNEL: **********************  ADDRESS SENT  ***
# KERNEL: **********************  # BITS SENT  ***
# KERNEL: **********************  # BYTES SENT  ***
# KERNEL: **********************  BYTE 1 SENT  ***
# KERNEL: **********************  BYTE 2 SENT  ***
# KERNEL: **********************  BITS SENT  ***
# KERNEL: **********************  TRAIL BITS:  ***
# KERNEL: 100
# KERNEL: 100
# KERNEL: 100
# KERNEL: **********************  TRAIL SENT  ***
# KERNEL: 100
# KERNEL: **********************  SIMULATION DONE  ***
# RUNTIME: Info: RUNTIME_0068 testbench.v (412): $finish called.
# KERNEL: Time: 385971 ns,  Iteration: 0,  Instance: /MB128_TB,  Process: @INITIAL#97_1@.
# KERNEL: stopped at time: 385971 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (118, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (119, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (148, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (150, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (153, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 97 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4206 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:14 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: **********************  SYNC BYTE SENT  ***
# KERNEL:  1
# KERNEL: **********************  SENT A1 BIT = 0 ***
# KERNEL: **********************  SENT A2 BIT = 1 ***
# KERNEL: **********************  REQUEST SENT  ***
# KERNEL: **********************  ADDRESS SENT  ***
# KERNEL: **********************  # BITS SENT  ***
# KERNEL: **********************  # BYTES SENT  ***
# KERNEL: **********************  BYTE 1 SENT  ***
# KERNEL: **********************  BYTE 2 SENT  ***
# KERNEL: **********************  BITS SENT  ***
# KERNEL: **********************  TRAIL BITS:  ***
# KERNEL: 100
# KERNEL: 100
# KERNEL: 100
# KERNEL: **********************  TRAIL SENT  ***
# KERNEL: 100
# KERNEL: **********************  SIMULATION DONE  ***
# RUNTIME: Info: RUNTIME_0068 testbench.v (412): $finish called.
# KERNEL: Time: 385971 ns,  Iteration: 0,  Instance: /MB128_TB,  Process: @INITIAL#97_1@.
# KERNEL: stopped at time: 385971 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../Save128.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Save128.v : (74, 35): Type of port 'clk_sample' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (75, 41): Type of port 'clk_samplediv' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (119, 36): Type of port 'o_ReadLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (120, 36): Type of port 'o_WriteLED' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (149, 18): Type of port 'sp_clk' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (150, 19): Type of port 'sp_cs_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (151, 21): Type of port 'sp_hold_n' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Save128.v : (154, 19): Type of port 'sp_mosi' is defined in module header and should not be overwritten in module body (mixing ANSI and NONANSI header style).
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 8 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 97 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5619 kB (elbread=1280 elab2=4206 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:35 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: **********************  SYNC BYTE SENT  ***
# KERNEL:  1
# KERNEL: **********************  SENT A1 BIT = 0 ***
# KERNEL: **********************  SENT A2 BIT = 1 ***
# KERNEL: **********************  REQUEST SENT  ***
# KERNEL: **********************  ADDRESS SENT  ***
# KERNEL: **********************  # BITS SENT  ***
# KERNEL: **********************  # BYTES SENT  ***
# KERNEL: **********************  BYTE 1 SENT  ***
# KERNEL: **********************  BYTE 2 SENT  ***
# KERNEL: **********************  BITS SENT  ***
# KERNEL: **********************  TRAIL BITS:  ***
# KERNEL: 100
# KERNEL: 100
# KERNEL: 100
# KERNEL: **********************  TRAIL SENT  ***
# KERNEL: 100
# KERNEL: **********************  SIMULATION DONE  ***
# RUNTIME: Info: RUNTIME_0068 testbench.v (412): $finish called.
# KERNEL: Time: 385971 ns,  Iteration: 0,  Instance: /MB128_TB,  Process: @INITIAL#97_1@.
# KERNEL: stopped at time: 385971 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run 600000 ns
alog -O2 -sve -msg 5 -v2k5 -work work $dsn/../testbench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MB128 found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 testbench.v : (75, 23): Implicit net declaration, symbol o_Active has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (76, 19): Implicit net declaration, symbol o_Data has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (77, 21): Implicit net declaration, symbol o_Ident has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (78, 25): Implicit net declaration, symbol o_ReadLED has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (79, 27): Implicit net declaration, symbol o_WriteLED has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (81, 21): Implicit net declaration, symbol sp_cs_n has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (82, 19): Implicit net declaration, symbol sp_clk has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (84, 21): Implicit net declaration, symbol sp_mosi has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (85, 25): Implicit net declaration, symbol sp_hold_n has not been declared in module MB128_TB.
# Info: VCP2876 testbench.v : (87, 27): Implicit net declaration, symbol clk_sample has not been declared in module MB128_TB.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: MB128_TB.
# $root top modules: top MB128_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'MB128' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ns.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 97 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5618 kB (elbread=1280 elab2=4204 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location C:\devel\Diamond\PCE_Save128\firmware\simulation\src\wave.asdb
#  9:38 PM, April 17, 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/devel/Diamond/PCE_Save128/firmware/simulation/src/wave.asdb'.
run 600000 ns
# KERNEL: **********************  STARTING TESTBENCH  ***
# KERNEL: **********************  SYNC BYTE SENT  ***
# KERNEL:  1
# KERNEL: **********************  SENT A1 BIT = 0 ***
# KERNEL: **********************  SENT A2 BIT = 1 ***
# KERNEL: **********************  REQUEST SENT  ***
# KERNEL: **********************  ADDRESS SENT  ***
# KERNEL: **********************  # BITS SENT  ***
# KERNEL: **********************  # BYTES SENT  ***
# KERNEL: **********************  BYTE 1 SENT  ***
# KERNEL: **********************  BYTE 2 SENT  ***
# KERNEL: **********************  BITS SENT  ***
# KERNEL: **********************  TRAIL BITS:  ***
# KERNEL: 100
# KERNEL: 100
# KERNEL: 100