INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.srcs/sources_1/new/bodem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/VICTUS/Desktop/FPGAthi/bodem/bodem.srcs/sim_1/new/tb_random_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_random_counter
