read_verilog Adder.v
prep -top Adder

write_ilang database/design.il
