<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3600" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3600{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3600{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3600{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3600{left:213px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t5_3600{left:308px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_3600{left:74px;bottom:1048px;letter-spacing:-0.17px;}
#t7_3600{left:205px;bottom:1048px;letter-spacing:-0.09px;word-spacing:-0.23px;}
#t8_3600{left:258px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_3600{left:408px;bottom:1048px;letter-spacing:-0.12px;word-spacing:0.05px;}
#ta_3600{left:74px;bottom:1025px;letter-spacing:-0.13px;}
#tb_3600{left:171px;bottom:1032px;}
#tc_3600{left:71px;bottom:637px;letter-spacing:-0.14px;}
#td_3600{left:70px;bottom:618px;letter-spacing:-0.11px;word-spacing:0.01px;}
#te_3600{left:205px;bottom:1025px;letter-spacing:-0.11px;}
#tf_3600{left:258px;bottom:1025px;letter-spacing:-0.16px;}
#tg_3600{left:408px;bottom:1025px;letter-spacing:-0.13px;}
#th_3600{left:74px;bottom:1002px;letter-spacing:-0.12px;word-spacing:-0.08px;}
#ti_3600{left:205px;bottom:1002px;letter-spacing:-0.12px;}
#tj_3600{left:258px;bottom:1002px;letter-spacing:-0.12px;}
#tk_3600{left:258px;bottom:985px;letter-spacing:-0.11px;}
#tl_3600{left:408px;bottom:1002px;letter-spacing:-0.12px;}
#tm_3600{left:408px;bottom:981px;letter-spacing:-0.12px;}
#tn_3600{left:408px;bottom:958px;letter-spacing:-0.12px;}
#to_3600{left:408px;bottom:936px;letter-spacing:-0.11px;}
#tp_3600{left:408px;bottom:915px;letter-spacing:-0.11px;}
#tq_3600{left:408px;bottom:894px;letter-spacing:-0.12px;}
#tr_3600{left:408px;bottom:872px;letter-spacing:-0.12px;}
#ts_3600{left:408px;bottom:851px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#tt_3600{left:408px;bottom:834px;letter-spacing:-0.11px;}
#tu_3600{left:408px;bottom:813px;letter-spacing:-0.11px;}
#tv_3600{left:408px;bottom:791px;letter-spacing:-0.12px;}
#tw_3600{left:205px;bottom:768px;letter-spacing:-0.15px;}
#tx_3600{left:258px;bottom:768px;letter-spacing:-0.11px;}
#ty_3600{left:408px;bottom:768px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#tz_3600{left:408px;bottom:752px;letter-spacing:-0.11px;}
#t10_3600{left:205px;bottom:729px;letter-spacing:-0.15px;}
#t11_3600{left:258px;bottom:729px;letter-spacing:-0.13px;}
#t12_3600{left:408px;bottom:729px;letter-spacing:-0.13px;}
#t13_3600{left:205px;bottom:706px;letter-spacing:-0.15px;}
#t14_3600{left:408px;bottom:706px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t15_3600{left:74px;bottom:683px;letter-spacing:-0.11px;}
#t16_3600{left:74px;bottom:666px;letter-spacing:-0.11px;}
#t17_3600{left:178px;bottom:673px;}
#t18_3600{left:205px;bottom:683px;letter-spacing:-0.14px;}
#t19_3600{left:228px;bottom:557px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1a_3600{left:323px;bottom:557px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1b_3600{left:76px;bottom:537px;letter-spacing:-0.15px;}
#t1c_3600{left:206px;bottom:537px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t1d_3600{left:260px;bottom:537px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1e_3600{left:400px;bottom:537px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1f_3600{left:76px;bottom:514px;letter-spacing:-0.12px;}
#t1g_3600{left:159px;bottom:521px;}
#t1h_3600{left:72px;bottom:134px;letter-spacing:-0.14px;}
#t1i_3600{left:71px;bottom:115px;letter-spacing:-0.11px;}
#t1j_3600{left:206px;bottom:514px;letter-spacing:-0.11px;}
#t1k_3600{left:400px;bottom:514px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1l_3600{left:76px;bottom:491px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t1m_3600{left:206px;bottom:491px;letter-spacing:-0.14px;}
#t1n_3600{left:400px;bottom:491px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t1o_3600{left:400px;bottom:474px;letter-spacing:-0.11px;}
#t1p_3600{left:400px;bottom:458px;letter-spacing:-0.11px;}
#t1q_3600{left:206px;bottom:435px;letter-spacing:-0.15px;}
#t1r_3600{left:260px;bottom:435px;letter-spacing:-0.13px;}
#t1s_3600{left:400px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1t_3600{left:400px;bottom:418px;letter-spacing:-0.11px;}
#t1u_3600{left:206px;bottom:395px;letter-spacing:-0.13px;}
#t1v_3600{left:260px;bottom:395px;letter-spacing:-0.13px;}
#t1w_3600{left:400px;bottom:395px;letter-spacing:-0.12px;}
#t1x_3600{left:400px;bottom:378px;letter-spacing:-0.11px;}
#t1y_3600{left:206px;bottom:355px;letter-spacing:-0.14px;}
#t1z_3600{left:260px;bottom:355px;letter-spacing:-0.13px;}
#t20_3600{left:400px;bottom:355px;letter-spacing:-0.12px;}
#t21_3600{left:400px;bottom:338px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t22_3600{left:206px;bottom:316px;letter-spacing:-0.15px;}
#t23_3600{left:260px;bottom:316px;letter-spacing:-0.13px;}
#t24_3600{left:400px;bottom:316px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_3600{left:400px;bottom:299px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_3600{left:206px;bottom:276px;letter-spacing:-0.12px;}
#t27_3600{left:260px;bottom:276px;letter-spacing:-0.14px;}
#t28_3600{left:400px;bottom:276px;letter-spacing:-0.14px;}
#t29_3600{left:206px;bottom:253px;letter-spacing:-0.17px;}
#t2a_3600{left:260px;bottom:253px;letter-spacing:-0.13px;}
#t2b_3600{left:400px;bottom:253px;letter-spacing:-0.12px;}
#t2c_3600{left:400px;bottom:236px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#t2d_3600{left:400px;bottom:219px;letter-spacing:-0.12px;}
#t2e_3600{left:206px;bottom:196px;letter-spacing:-0.18px;}
#t2f_3600{left:260px;bottom:196px;letter-spacing:-0.13px;}
#t2g_3600{left:400px;bottom:196px;letter-spacing:-0.12px;}
#t2h_3600{left:400px;bottom:180px;letter-spacing:-0.11px;}
#t2i_3600{left:400px;bottom:163px;letter-spacing:-0.11px;word-spacing:-0.51px;}

.s1_3600{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3600{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3600{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3600{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_3600{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3600{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3600{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3600" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3600Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3600" style="-webkit-user-select: none;"><object width="935" height="1210" data="3600/3600.svg" type="image/svg+xml" id="pdf3600" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3600" class="t s1_3600">17-18 </span><span id="t2_3600" class="t s1_3600">Vol. 3B </span>
<span id="t3_3600" class="t s2_3600">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3600" class="t s3_3600">Table 17-22. </span><span id="t5_3600" class="t s3_3600">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 9—16) </span>
<span id="t6_3600" class="t s4_3600">Type </span><span id="t7_3600" class="t s4_3600">Bit No. </span><span id="t8_3600" class="t s4_3600">Bit Function </span><span id="t9_3600" class="t s4_3600">Bit Description </span>
<span id="ta_3600" class="t s5_3600">MCA Error Codes </span>
<span id="tb_3600" class="t s6_3600">1 </span>
<span id="tc_3600" class="t s7_3600">NOTES: </span>
<span id="td_3600" class="t s5_3600">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="te_3600" class="t s5_3600">15:0 </span><span id="tf_3600" class="t s5_3600">MCACOD </span><span id="tg_3600" class="t s5_3600">Memory Controller error format: 0000 0000 1MMM CCCC </span>
<span id="th_3600" class="t s5_3600">Model Specific Errors </span><span id="ti_3600" class="t s5_3600">31:16 </span><span id="tj_3600" class="t s5_3600">Reserved, except for </span>
<span id="tk_3600" class="t s5_3600">the following </span>
<span id="tl_3600" class="t s5_3600">0001H: DDR3 address parity error. </span>
<span id="tm_3600" class="t s5_3600">0002H: Uncorrected HA write data error. </span>
<span id="tn_3600" class="t s5_3600">0004H: Uncorrected HA data byte enable error. </span>
<span id="to_3600" class="t s5_3600">0008H: Corrected patrol scrub error. </span>
<span id="tp_3600" class="t s5_3600">0010H: Uncorrected patrol scrub error. </span>
<span id="tq_3600" class="t s5_3600">0020H: Corrected spare error. </span>
<span id="tr_3600" class="t s5_3600">0040H: Uncorrected spare error. </span>
<span id="ts_3600" class="t s5_3600">0080H: Corrected memory read error. (Only applicable with iMC’s “Additional </span>
<span id="tt_3600" class="t s5_3600">Error logging” Mode-1 enabled.) </span>
<span id="tu_3600" class="t s5_3600">0100H: iMC, write data buffer parity errors. </span>
<span id="tv_3600" class="t s5_3600">0200H: DDR4 command address parity error. </span>
<span id="tw_3600" class="t s5_3600">36:32 </span><span id="tx_3600" class="t s5_3600">Other Info </span><span id="ty_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, logs an encoded value from the first </span>
<span id="tz_3600" class="t s5_3600">error device. </span>
<span id="t10_3600" class="t s5_3600">37 </span><span id="t11_3600" class="t s5_3600">Reserved </span><span id="t12_3600" class="t s5_3600">Reserved </span>
<span id="t13_3600" class="t s5_3600">56:38 </span><span id="t14_3600" class="t s5_3600">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t15_3600" class="t s5_3600">Status Register </span>
<span id="t16_3600" class="t s5_3600">Validity Indicators </span>
<span id="t17_3600" class="t s6_3600">1 </span>
<span id="t18_3600" class="t s5_3600">63:57 </span>
<span id="t19_3600" class="t s3_3600">Table 17-23. </span><span id="t1a_3600" class="t s3_3600">Intel IMC MC Error Codes for IA32_MCi_MISC (i= 9—16) </span>
<span id="t1b_3600" class="t s4_3600">Type </span><span id="t1c_3600" class="t s4_3600">Bit No. </span><span id="t1d_3600" class="t s4_3600">Bit Function </span><span id="t1e_3600" class="t s4_3600">Bit Description </span>
<span id="t1f_3600" class="t s5_3600">MCA Addr Info </span>
<span id="t1g_3600" class="t s6_3600">1 </span>
<span id="t1h_3600" class="t s7_3600">NOTES: </span>
<span id="t1i_3600" class="t s5_3600">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t1j_3600" class="t s5_3600">8:0 </span><span id="t1k_3600" class="t s5_3600">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1l_3600" class="t s5_3600">Model Specific Errors </span><span id="t1m_3600" class="t s5_3600">13:9 </span><span id="t1n_3600" class="t s5_3600">If the error logged is an MCWrDataPar error or an MCWrBEPar error, this field </span>
<span id="t1o_3600" class="t s5_3600">is the WDB ID that has the parity error; OR if the second error logged is a </span>
<span id="t1p_3600" class="t s5_3600">correctable read error, MC logs the second error device in this field. </span>
<span id="t1q_3600" class="t s5_3600">29:14 </span><span id="t1r_3600" class="t s5_3600">ErrMask_1stErrDev </span><span id="t1s_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t1t_3600" class="t s5_3600">error bit mask. </span>
<span id="t1u_3600" class="t s5_3600">45:30 </span><span id="t1v_3600" class="t s5_3600">ErrMask_2ndErrDev </span><span id="t1w_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second-device </span>
<span id="t1x_3600" class="t s5_3600">error bit mask. </span>
<span id="t1y_3600" class="t s5_3600">50:46 </span><span id="t1z_3600" class="t s5_3600">FailRank_1stErrDev </span><span id="t20_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log first-device </span>
<span id="t21_3600" class="t s5_3600">error failing rank. </span>
<span id="t22_3600" class="t s5_3600">55:51 </span><span id="t23_3600" class="t s5_3600">FailRank_2ndErrDev </span><span id="t24_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, allows the iMC to log second-device </span>
<span id="t25_3600" class="t s5_3600">error failing rank. </span>
<span id="t26_3600" class="t s5_3600">61:56 </span><span id="t27_3600" class="t s5_3600">Reserved </span><span id="t28_3600" class="t s5_3600">Reserved </span>
<span id="t29_3600" class="t s5_3600">62 </span><span id="t2a_3600" class="t s5_3600">Valid_1stErrDev </span><span id="t2b_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2c_3600" class="t s5_3600">data from a correctable error from a memory read associated with first error </span>
<span id="t2d_3600" class="t s5_3600">device. </span>
<span id="t2e_3600" class="t s5_3600">63 </span><span id="t2f_3600" class="t s5_3600">Valid_2ndErrDev </span><span id="t2g_3600" class="t s5_3600">When MSR_ERROR_CONTROL.[1] is set, indicates the iMC has logged valid </span>
<span id="t2h_3600" class="t s5_3600">data due to a second correctable error in a memory device. Use this </span>
<span id="t2i_3600" class="t s5_3600">information only after there is valid first error information indicated by bit 62. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
