#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x123e44a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e4adc0 .scope module, "test_i2c_slave" "test_i2c_slave" 3 15;
 .timescale -9 -12;
P_0x123e21a20 .param/l "I2C_HALF" 1 3 73, +C4<00000000000000000001001110001000>;
P_0x123e21a60 .param/l "I2C_PERIOD" 1 3 72, +C4<00000000000000000010011100010000>;
L_0x123e70e50 .functor BUFZ 1, v0x123e70870_0, C4<0>, C4<0>, C4<0>;
L_0x123e70f00 .functor NOT 1, v0x123e6d6c0_0, C4<0>, C4<0>, C4<0>;
L_0x123e70fb0 .functor OR 1, L_0x123e70f00, v0x123e6e480_0, C4<0>, C4<0>;
L_0x123e710c0 .functor AND 1, v0x123e709b0_0, L_0x123e70fb0, C4<1>, C4<1>;
v0x123e6ffe0_0 .net *"_ivl_2", 0 0, L_0x123e70f00;  1 drivers
v0x123e700a0_0 .net *"_ivl_4", 0 0, L_0x123e70fb0;  1 drivers
v0x123e70140_0 .var "ack_bit", 0 0;
v0x123e701f0_0 .var "clk", 0 0;
v0x123e702a0_0 .var "read_data", 7 0;
v0x123e70370_0 .net "reg_control", 7 0, v0x123e6d7b0_0;  1 drivers
v0x123e70410_0 .net "reg_duty", 7 0, v0x123e6d840_0;  1 drivers
v0x123e704c0_0 .net "reg_freq_high", 7 0, v0x123e6d8f0_0;  1 drivers
v0x123e70570_0 .net "reg_freq_low", 7 0, v0x123e6d9a0_0;  1 drivers
v0x123e706a0_0 .net "reg_freq_mid", 7 0, v0x123e6da50_0;  1 drivers
v0x123e70730_0 .net "reg_status", 7 0, L_0x123e71f30;  1 drivers
v0x123e707c0_0 .var "rst_n", 0 0;
v0x123e70870_0 .var "scl_drive", 0 0;
v0x123e70900_0 .net "scl_in", 0 0, L_0x123e70e50;  1 drivers
v0x123e709b0_0 .var "sda_drive", 0 0;
v0x123e70a40_0 .net "sda_in", 0 0, L_0x123e710c0;  1 drivers
v0x123e70af0_0 .net "sda_oe", 0 0, v0x123e6d6c0_0;  1 drivers
v0x123e70ca0_0 .net "sda_out", 0 0, v0x123e6e480_0;  1 drivers
v0x123e70d30_0 .var "status_gate_active", 0 0;
v0x123e70dc0_0 .var "status_osc_running", 0 0;
S_0x123e49920 .scope module, "dut" "i2c_slave" 3 48, 4 25 0, S_0x123e4adc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "scl_in";
    .port_info 3 /INPUT 1 "sda_in";
    .port_info 4 /OUTPUT 1 "sda_out";
    .port_info 5 /OUTPUT 1 "sda_oe";
    .port_info 6 /OUTPUT 8 "reg_control";
    .port_info 7 /OUTPUT 8 "reg_freq_low";
    .port_info 8 /OUTPUT 8 "reg_freq_mid";
    .port_info 9 /OUTPUT 8 "reg_freq_high";
    .port_info 10 /OUTPUT 8 "reg_duty";
    .port_info 11 /OUTPUT 8 "reg_status";
    .port_info 12 /INPUT 1 "status_gate_active";
    .port_info 13 /INPUT 1 "status_osc_running";
P_0x123e1f2b0 .param/l "I2C_ADDR" 0 4 26, C4<1010000>;
P_0x123e1f2f0 .param/l "STATE_ADDR" 1 4 78, C4<0001>;
P_0x123e1f330 .param/l "STATE_ADDR_ACK" 1 4 79, C4<0010>;
P_0x123e1f370 .param/l "STATE_IDLE" 1 4 77, C4<0000>;
P_0x123e1f3b0 .param/l "STATE_READ_ACK" 1 4 85, C4<1000>;
P_0x123e1f3f0 .param/l "STATE_READ_DATA" 1 4 84, C4<0111>;
P_0x123e1f430 .param/l "STATE_REG_ACK" 1 4 81, C4<0100>;
P_0x123e1f470 .param/l "STATE_REG_ADDR" 1 4 80, C4<0011>;
P_0x123e1f4b0 .param/l "STATE_WRITE_ACK" 1 4 83, C4<0110>;
P_0x123e1f4f0 .param/l "STATE_WRITE_DATA" 1 4 82, C4<0101>;
L_0x1280500a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x123e71820 .functor XNOR 1, L_0x123e716b0, L_0x1280500a0, C4<0>, C4<0>;
L_0x123e71a30 .functor AND 1, L_0x123e71820, L_0x123e71910, C4<1>, C4<1>;
L_0x128050130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x123e71c40 .functor XNOR 1, L_0x123e71b20, L_0x128050130, C4<0>, C4<0>;
L_0x123e71e40 .functor AND 1, L_0x123e71c40, L_0x123e71d60, C4<1>, C4<1>;
v0x123e6cab0_0 .net *"_ivl_17", 0 0, L_0x123e716b0;  1 drivers
v0x123e6cb70_0 .net/2u *"_ivl_18", 0 0, L_0x1280500a0;  1 drivers
v0x123e6cc20_0 .net *"_ivl_20", 0 0, L_0x123e71820;  1 drivers
L_0x1280500e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x123e6ccd0_0 .net/2u *"_ivl_22", 1 0, L_0x1280500e8;  1 drivers
v0x123e6cd80_0 .net *"_ivl_24", 0 0, L_0x123e71910;  1 drivers
v0x123e6ce60_0 .net *"_ivl_29", 0 0, L_0x123e71b20;  1 drivers
v0x123e6cf10_0 .net/2u *"_ivl_30", 0 0, L_0x128050130;  1 drivers
v0x123e6cfc0_0 .net *"_ivl_32", 0 0, L_0x123e71c40;  1 drivers
L_0x128050178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x123e6d060_0 .net/2u *"_ivl_34", 1 0, L_0x128050178;  1 drivers
v0x123e6d170_0 .net *"_ivl_36", 0 0, L_0x123e71d60;  1 drivers
L_0x128050010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x123e6d210_0 .net/2u *"_ivl_4", 1 0, L_0x128050010;  1 drivers
L_0x1280501c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x123e6d2c0_0 .net/2u *"_ivl_40", 5 0, L_0x1280501c0;  1 drivers
L_0x128050058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x123e6d370_0 .net/2u *"_ivl_8", 1 0, L_0x128050058;  1 drivers
v0x123e6d420_0 .var "bit_count", 3 0;
v0x123e6d4d0_0 .net "clk", 0 0, v0x123e701f0_0;  1 drivers
v0x123e6d570_0 .var "next_state", 3 0;
v0x123e6d620_0 .var "reg_addr", 7 0;
v0x123e6d7b0_0 .var "reg_control", 7 0;
v0x123e6d840_0 .var "reg_duty", 7 0;
v0x123e6d8f0_0 .var "reg_freq_high", 7 0;
v0x123e6d9a0_0 .var "reg_freq_low", 7 0;
v0x123e6da50_0 .var "reg_freq_mid", 7 0;
v0x123e6db00_0 .net "reg_status", 7 0, L_0x123e71f30;  alias, 1 drivers
v0x123e6dbb0_0 .net "rst_n", 0 0, v0x123e707c0_0;  1 drivers
v0x123e6dc50_0 .var "rw_bit", 0 0;
v0x123e6dcf0_0 .net "scl", 0 0, L_0x123e711b0;  1 drivers
v0x123e6dd90_0 .net "scl_falling", 0 0, L_0x123e714b0;  1 drivers
v0x123e6de30_0 .net "scl_in", 0 0, L_0x123e70e50;  alias, 1 drivers
v0x123e6ded0_0 .net "scl_rising", 0 0, L_0x123e71370;  1 drivers
v0x123e6df70_0 .var "scl_sync", 1 0;
v0x123e6e020_0 .net "sda", 0 0, L_0x123e71270;  1 drivers
v0x123e6e0c0_0 .net "sda_in", 0 0, L_0x123e710c0;  alias, 1 drivers
v0x123e6e160_0 .net "sda_oe", 0 0, v0x123e6d6c0_0;  alias, 1 drivers
v0x123e6d6c0_0 .var "sda_oe_reg", 0 0;
v0x123e6e3f0_0 .net "sda_out", 0 0, v0x123e6e480_0;  alias, 1 drivers
v0x123e6e480_0 .var "sda_out_reg", 0 0;
v0x123e6e510_0 .var "sda_sync", 1 0;
v0x123e6e5a0_0 .var "shift_reg", 7 0;
v0x123e6e640_0 .net "start_cond", 0 0, L_0x123e71a30;  1 drivers
v0x123e6e6e0_0 .var "state", 3 0;
v0x123e6e790_0 .net "status_gate_active", 0 0, v0x123e70d30_0;  1 drivers
v0x123e6e830_0 .net "status_osc_running", 0 0, v0x123e70dc0_0;  1 drivers
v0x123e6e8d0_0 .net "stop_cond", 0 0, L_0x123e71e40;  1 drivers
E_0x123e16960/0 .event negedge, v0x123e6dbb0_0;
E_0x123e16960/1 .event posedge, v0x123e6d4d0_0;
E_0x123e16960 .event/or E_0x123e16960/0, E_0x123e16960/1;
L_0x123e711b0 .part v0x123e6df70_0, 1, 1;
L_0x123e71270 .part v0x123e6e510_0, 1, 1;
L_0x123e71370 .cmp/eq 2, v0x123e6df70_0, L_0x128050010;
L_0x123e714b0 .cmp/eq 2, v0x123e6df70_0, L_0x128050058;
L_0x123e716b0 .part v0x123e6df70_0, 1, 1;
L_0x123e71910 .cmp/eq 2, v0x123e6e510_0, L_0x1280500e8;
L_0x123e71b20 .part v0x123e6df70_0, 1, 1;
L_0x123e71d60 .cmp/eq 2, v0x123e6e510_0, L_0x128050178;
L_0x123e71f30 .concat [ 1 1 6 0], v0x123e70d30_0, v0x123e70dc0_0, L_0x1280501c0;
S_0x123e48470 .scope function.vec4.s8, "read_register" "read_register" 4 307, 4 307 0, S_0x123e49920;
 .timescale -9 -12;
v0x123e1f530_0 .var "addr", 7 0;
; Variable read_register is vec4 return value of scope S_0x123e48470
TD_test_i2c_slave.dut.read_register ;
    %load/vec4 v0x123e1f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x123e6d7b0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x123e6d9a0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x123e6da50_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x123e6d8f0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x123e6d840_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x123e6db00_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0x123e6c780 .scope task, "write_register" "write_register" 4 286, 4 286 0, S_0x123e49920;
 .timescale -9 -12;
v0x123e6c950_0 .var "addr", 7 0;
v0x123e6ca00_0 .var "data", 7 0;
TD_test_i2c_slave.dut.write_register ;
    %load/vec4 v0x123e6c950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v0x123e6ca00_0;
    %assign/vec4 v0x123e6d7b0_0, 0;
    %jmp T_1.14;
T_1.9 ;
    %load/vec4 v0x123e6ca00_0;
    %assign/vec4 v0x123e6d9a0_0, 0;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v0x123e6ca00_0;
    %assign/vec4 v0x123e6da50_0, 0;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v0x123e6ca00_0;
    %assign/vec4 v0x123e6d8f0_0, 0;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v0x123e6ca00_0;
    %assign/vec4 v0x123e6d840_0, 0;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %end;
S_0x123e6eac0 .scope task, "i2c_read_byte" "i2c_read_byte" 3 300, 3 300 0, S_0x123e4adc0;
 .timescale -9 -12;
v0x123e6ec30_0 .var "ack", 0 0;
v0x123e6ecc0_0 .var "data", 7 0;
v0x123e6ed50_0 .var/i "j", 31 0;
TD_test_i2c_slave.i2c_read_byte ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6ecc0_0, 0, 8;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x123e6ed50_0, 0, 32;
T_2.15 ;
    %load/vec4 v0x123e6ed50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.16, 5;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 2500000, 0;
    %load/vec4 v0x123e70a40_0;
    %ix/getv/s 4, v0x123e6ed50_0;
    %store/vec4 v0x123e6ecc0_0, 4, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %load/vec4 v0x123e6ed50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x123e6ed50_0, 0, 32;
    %jmp T_2.15;
T_2.16 ;
    %load/vec4 v0x123e6ec30_0;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %end;
S_0x123e6ede0 .scope task, "i2c_read_register" "i2c_read_register" 3 345, 3 345 0, S_0x123e4adc0;
 .timescale -9 -12;
v0x123e6efa0_0 .var "ack1", 0 0;
v0x123e6f030_0 .var "ack2", 0 0;
v0x123e6f0d0_0 .var "ack3", 0 0;
v0x123e6f180_0 .var "data", 7 0;
v0x123e6f230_0 .var "reg_addr", 7 0;
TD_test_i2c_slave.i2c_read_register ;
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6efa0_0, 0, 1;
    %load/vec4 v0x123e6f230_0;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6f030_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6f0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e6ec30_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_read_byte, S_0x123e6eac0;
    %join;
    %load/vec4 v0x123e6ecc0_0;
    %store/vec4 v0x123e6f180_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %end;
S_0x123e6f320 .scope task, "i2c_start" "i2c_start" 3 246, 3 246 0, S_0x123e4adc0;
 .timescale -9 -12;
TD_test_i2c_slave.i2c_start ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %end;
S_0x123e6f4e0 .scope task, "i2c_stop" "i2c_stop" 3 259, 3 259 0, S_0x123e4adc0;
 .timescale -9 -12;
TD_test_i2c_slave.i2c_stop ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %delay 5000000, 0;
    %end;
S_0x123e6f6e0 .scope task, "i2c_write_byte" "i2c_write_byte" 3 272, 3 272 0, S_0x123e4adc0;
 .timescale -9 -12;
v0x123e6f8a0_0 .var "ack", 0 0;
v0x123e6f930_0 .var "data", 7 0;
v0x123e6f9d0_0 .var/i "j", 31 0;
TD_test_i2c_slave.i2c_write_byte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x123e6f9d0_0, 0, 32;
T_6.17 ;
    %load/vec4 v0x123e6f9d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.18, 5;
    %load/vec4 v0x123e6f930_0;
    %load/vec4 v0x123e6f9d0_0;
    %part/s 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %load/vec4 v0x123e6f9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x123e6f9d0_0, 0, 32;
    %jmp T_6.17;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 2500000, 0;
    %load/vec4 v0x123e70a40_0;
    %store/vec4 v0x123e6f8a0_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %delay 5000000, 0;
    %end;
S_0x123e6fa80 .scope task, "i2c_write_register" "i2c_write_register" 3 331, 3 331 0, S_0x123e4adc0;
 .timescale -9 -12;
v0x123e6fc40_0 .var "ack1", 0 0;
v0x123e6fcf0_0 .var "ack2", 0 0;
v0x123e6fd90_0 .var "ack3", 0 0;
v0x123e6fe40_0 .var "data", 7 0;
v0x123e6fef0_0 .var "reg_addr", 7 0;
TD_test_i2c_slave.i2c_write_register ;
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6fc40_0, 0, 1;
    %load/vec4 v0x123e6fef0_0;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6fcf0_0, 0, 1;
    %load/vec4 v0x123e6fe40_0;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e6fd90_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %end;
    .scope S_0x123e49920;
T_8 ;
    %wait E_0x123e16960;
    %load/vec4 v0x123e6dbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x123e6df70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x123e6e510_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x123e6df70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x123e6de30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6df70_0, 0;
    %load/vec4 v0x123e6e510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x123e6e0c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6e510_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x123e49920;
T_9 ;
    %wait E_0x123e16960;
    %load/vec4 v0x123e6dbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x123e6e5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x123e6d620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6dc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e6e480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x123e6e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x123e6d570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x123e6e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x123e6e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x123e6ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x123e6e6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.18;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.18;
T_9.9 ;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x123e6e020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6e5a0_0, 0;
    %load/vec4 v0x123e6d420_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 80, 0, 7;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0x123e6e020_0;
    %assign/vec4 v0x123e6dc50_0, 0;
    %load/vec4 v0x123e6e020_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_9.24, 8;
T_9.23 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_9.24, 8;
 ; End of false expr.
    %blend;
T_9.24;
    %assign/vec4 v0x123e6d570_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d570_0, 0;
T_9.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x123e6d420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
T_9.20 ;
    %jmp T_9.18;
T_9.10 ;
    %load/vec4 v0x123e6d570_0;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %load/vec4 v0x123e6d570_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.25, 4;
    %load/vec4 v0x123e6d620_0;
    %store/vec4 v0x123e1f530_0, 0, 8;
    %callf/vec4 TD_test_i2c_slave.dut.read_register, S_0x123e48470;
    %assign/vec4 v0x123e6e5a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
T_9.25 ;
    %jmp T_9.18;
T_9.11 ;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x123e6e020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6e5a0_0, 0;
    %load/vec4 v0x123e6d420_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x123e6e020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6d620_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %jmp T_9.28;
T_9.27 ;
    %load/vec4 v0x123e6d420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
T_9.28 ;
    %jmp T_9.18;
T_9.12 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %jmp T_9.18;
T_9.13 ;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x123e6e020_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x123e6e5a0_0, 0;
    %load/vec4 v0x123e6d420_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0x123e6d620_0;
    %store/vec4 v0x123e6c950_0, 0, 8;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x123e6e020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e6ca00_0, 0, 8;
    %fork TD_test_i2c_slave.dut.write_register, S_0x123e6c780;
    %join;
    %load/vec4 v0x123e6d620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x123e6d620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %load/vec4 v0x123e6d420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
T_9.30 ;
    %jmp T_9.18;
T_9.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %jmp T_9.18;
T_9.15 ;
    %load/vec4 v0x123e6d420_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x123e6d420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x123e6d420_0, 0;
T_9.32 ;
    %jmp T_9.18;
T_9.16 ;
    %load/vec4 v0x123e6e020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0x123e6d620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x123e6d620_0, 0;
    %load/vec4 v0x123e6d620_0;
    %addi 1, 0, 8;
    %store/vec4 v0x123e1f530_0, 0, 8;
    %callf/vec4 TD_test_i2c_slave.dut.read_register, S_0x123e48470;
    %assign/vec4 v0x123e6e5a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
    %jmp T_9.34;
T_9.33 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x123e6e6e0_0, 0;
T_9.34 ;
    %jmp T_9.18;
T_9.18 ;
    %pop/vec4 1;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x123e6dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.35, 8;
    %load/vec4 v0x123e6e6e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.41, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e6e480_0, 0;
    %jmp T_9.43;
T_9.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6e480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.43;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6e480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.43;
T_9.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6e480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.43;
T_9.40 ;
    %load/vec4 v0x123e6d420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.44, 4;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x123e6e480_0, 0;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.45;
T_9.44 ;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x123e6e480_0, 0;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x123e6d6c0_0, 0;
T_9.45 ;
    %load/vec4 v0x123e6e5a0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x123e6e5a0_0, 0;
    %jmp T_9.43;
T_9.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e6d6c0_0, 0;
    %jmp T_9.43;
T_9.43 ;
    %pop/vec4 1;
T_9.35 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x123e49920;
T_10 ;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x123e6d7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6d9a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6da50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6d8f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x123e6d840_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x123e4adc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e701f0_0, 0, 1;
T_11.0 ;
    %delay 10000, 0;
    %load/vec4 v0x123e701f0_0;
    %inv;
    %store/vec4 v0x123e701f0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x123e4adc0;
T_12 ;
    %vpi_call/w 3 82 "$dumpfile", "i2c_slave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x123e4adc0 {0 0 0};
    %vpi_call/w 3 85 "$display", "=== I2C Slave Interface Test (Minimal 6-Register Version) ===\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e707c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e709b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e70dc0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e707c0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 99 "$display", "--- Test 1: Address Match (should ACK) ---" {0 0 0};
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %load/vec4 v0x123e70140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 3 103 "$display", "\342\234\223 PASS: Address matched, ACK received" {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 105 "$display", "\342\234\227 FAIL: No ACK for correct address" {0 0 0};
T_12.1 ;
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %delay 1000000, 0;
    %vpi_call/w 3 110 "$display", "\012--- Test 2: Address Mismatch (should NACK) ---" {0 0 0};
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %load/vec4 v0x123e70140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_call/w 3 114 "$display", "\342\234\223 PASS: Wrong address ignored (NACK)" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 116 "$display", "\342\234\227 FAIL: Wrong address was ACKed" {0 0 0};
T_12.3 ;
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %delay 1000000, 0;
    %vpi_call/w 3 121 "$display", "\012--- Test 3: Write to Control Register (0x00) ---" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 29, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %load/vec4 v0x123e70370_0;
    %cmpi/e 29, 0, 8;
    %jmp/0xz  T_12.4, 4;
    %vpi_call/w 3 125 "$display", "\342\234\223 PASS: Control register = 0x%02X", v0x123e70370_0 {0 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 127 "$display", "\342\234\227 FAIL: Control register = 0x%02X (expected 0x1D)", v0x123e70370_0 {0 0 0};
T_12.5 ;
    %vpi_call/w 3 130 "$display", "\012--- Test 4: Write Frequency (24-bit, 3 registers) ---" {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 147456, 0, 24;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 136 "$display", "\342\234\223 PASS: Frequency = 0x%06X (440 Hz)", S<0,vec4,u24> {1 0 0};
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 138 "$display", "\342\234\227 FAIL: Frequency = 0x%06X (expected 0x024000)", S<0,vec4,u24> {1 0 0};
T_12.7 ;
    %vpi_call/w 3 141 "$display", "\012--- Test 5: Write Duty Cycle ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %load/vec4 v0x123e70410_0;
    %cmpi/e 64, 0, 8;
    %jmp/0xz  T_12.8, 4;
    %vpi_call/w 3 145 "$display", "\342\234\223 PASS: Duty cycle = 0x%02X", v0x123e70410_0 {0 0 0};
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 147 "$display", "\342\234\227 FAIL: Duty cycle = 0x%02X (expected 0x40)", v0x123e70410_0 {0 0 0};
T_12.9 ;
    %vpi_call/w 3 150 "$display", "\012--- Test 6: Burst Write (Frequency registers) ---" {0 0 0};
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %delay 500000, 0;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 13417386, 0, 24;
    %jmp/0xz  T_12.10, 4;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 160 "$display", "\342\234\223 PASS: Burst write frequency = 0x%06X", S<0,vec4,u24> {1 0 0};
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x123e704c0_0;
    %load/vec4 v0x123e706a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e70570_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 162 "$display", "\342\234\227 FAIL: Burst write frequency = 0x%06X (expected 0xCCBBAA)", S<0,vec4,u24> {1 0 0};
T_12.11 ;
    %vpi_call/w 3 165 "$display", "\012--- Test 7: Read from Register ---" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x123e6f230_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_read_register, S_0x123e6ede0;
    %join;
    %load/vec4 v0x123e6f180_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %delay 500000, 0;
    %load/vec4 v0x123e702a0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_12.12, 4;
    %vpi_call/w 3 171 "$display", "\342\234\223 PASS: Read duty = 0x%02X", v0x123e702a0_0 {0 0 0};
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 173 "$display", "\342\234\227 FAIL: Read duty = 0x%02X (expected 0xA5)", v0x123e702a0_0 {0 0 0};
T_12.13 ;
    %vpi_call/w 3 176 "$display", "\012--- Test 8: Read Status Register (read-only) ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e70dc0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x123e6f230_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_read_register, S_0x123e6ede0;
    %join;
    %load/vec4 v0x123e6f180_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %delay 500000, 0;
    %vpi_call/w 3 182 "$display", "Status register: 0x%02X", v0x123e702a0_0 {0 0 0};
    %load/vec4 v0x123e702a0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_12.14, 4;
    %vpi_call/w 3 184 "$display", "\342\234\223 PASS: Status reflects input signals" {0 0 0};
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 186 "$display", "\342\234\227 FAIL: Status = 0x%02X (expected 0x03)", v0x123e702a0_0 {0 0 0};
T_12.15 ;
    %vpi_call/w 3 189 "$display", "\012--- Test 9: Burst Read (Frequency registers) ---" {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_start, S_0x123e6f320;
    %join;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0x123e6f930_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_byte, S_0x123e6f6e0;
    %join;
    %load/vec4 v0x123e6f8a0_0;
    %store/vec4 v0x123e70140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e6ec30_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_read_byte, S_0x123e6eac0;
    %join;
    %load/vec4 v0x123e6ecc0_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %vpi_call/w 3 201 "$display", "Freq[7:0] = 0x%02X", v0x123e702a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e6ec30_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_read_byte, S_0x123e6eac0;
    %join;
    %load/vec4 v0x123e6ecc0_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %vpi_call/w 3 203 "$display", "Freq[15:8] = 0x%02X", v0x123e702a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e6ec30_0, 0, 1;
    %fork TD_test_i2c_slave.i2c_read_byte, S_0x123e6eac0;
    %join;
    %load/vec4 v0x123e6ecc0_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %vpi_call/w 3 205 "$display", "Freq[23:16] = 0x%02X", v0x123e702a0_0 {0 0 0};
    %fork TD_test_i2c_slave.i2c_stop, S_0x123e6f4e0;
    %join;
    %load/vec4 v0x123e702a0_0;
    %cmpi/e 51, 0, 8;
    %jmp/0xz  T_12.16, 4;
    %vpi_call/w 3 208 "$display", "\342\234\223 PASS: Burst read successful" {0 0 0};
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 210 "$display", "\342\234\227 FAIL: Burst read failed" {0 0 0};
T_12.17 ;
    %vpi_call/w 3 213 "$display", "\012--- Test 10: Verify Read-Only Status Register ---" {0 0 0};
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x123e6f230_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_read_register, S_0x123e6ede0;
    %join;
    %load/vec4 v0x123e6f180_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %delay 500000, 0;
    %load/vec4 v0x123e702a0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_12.18, 4;
    %vpi_call/w 3 220 "$display", "\342\234\223 PASS: Status register is read-only (0x%02X)", v0x123e702a0_0 {0 0 0};
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 222 "$display", "\342\234\227 FAIL: Status register was written (0x%02X)", v0x123e702a0_0 {0 0 0};
T_12.19 ;
    %vpi_call/w 3 225 "$display", "\012--- Test 11: Invalid Register Address ---" {0 0 0};
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x123e6fef0_0, 0, 8;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x123e6fe40_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_write_register, S_0x123e6fa80;
    %join;
    %delay 500000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x123e6f230_0, 0, 8;
    %fork TD_test_i2c_slave.i2c_read_register, S_0x123e6ede0;
    %join;
    %load/vec4 v0x123e6f180_0;
    %store/vec4 v0x123e702a0_0, 0, 8;
    %delay 500000, 0;
    %load/vec4 v0x123e702a0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_12.20, 4;
    %vpi_call/w 3 231 "$display", "\342\234\223 PASS: Invalid address returns 0xFF" {0 0 0};
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 3 233 "$display", "\342\232\240 WARNING: Invalid address returns 0x%02X", v0x123e702a0_0 {0 0 0};
T_12.21 ;
    %vpi_call/w 3 236 "$display", "\012=== All I2C tests completed ===" {0 0 0};
    %delay 2000000, 0;
    %vpi_call/w 3 238 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x123e4adc0;
T_13 ;
    %delay 2755359744, 11;
    %vpi_call/w 3 366 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 3 367 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_i2c_slave.v";
    "../src/i2c_slave.v";
