

================================================================
== Vitis HLS Report for 'max_pooling2d_unsigned_short_58_unsigned_short_58_unsigned_short_32_unsigned_short_29_unsigned_short_29_unsigned_short_32_s'
================================================================
* Date:           Thu Jan 11 20:10:47 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.846 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- max_pooling2d1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + max_pooling2d2    |        ?|        ?|        36|          -|          -|     ?|        no|
        |  ++ max_pooling2d3  |       33|       33|         3|          1|          1|    32|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    346|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     23|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|     155|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     155|    445|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_6ns_10_1_1_U1  |mul_5ns_6ns_10_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  23|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln102_1_fu_314_p2    |         +|   0|  0|  22|          15|          15|
    |add_ln102_fu_246_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln86_fu_288_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln95_1_fu_304_p2     |         +|   0|  0|  22|          15|          15|
    |add_ln95_fu_269_p2       |         +|   0|  0|  17|          10|          10|
    |i_1_fu_282_p2            |         +|   0|  0|  23|          16|           2|
    |ii_1_fu_387_p2           |         +|   0|  0|  23|          16|           2|
    |sub4_fu_192_p2           |         +|   0|  0|  13|           6|           2|
    |sub_fu_182_p2            |         +|   0|  0|  13|           6|           2|
    |icmp_ln1494_1_fu_344_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_2_fu_358_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_3_fu_372_p2  |      icmp|   0|  0|  15|          21|          21|
    |icmp_ln1494_fu_323_p2    |      icmp|   0|  0|  15|          21|           1|
    |icmp_ln80_fu_202_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln83_fu_227_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln86_fu_294_p2      |      icmp|   0|  0|  10|           6|           7|
    |max_pooling_output_V_d0  |    select|   0|  0|  21|           1|          21|
    |select_ln96_1_fu_350_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln96_2_fu_364_p3  |    select|   0|  0|  21|           1|          21|
    |select_ln96_fu_329_p3    |    select|   0|  0|  20|           1|          20|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 346|         229|         248|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_147                |   9|          2|   16|         32|
    |ii_reg_159               |   9|          2|   16|         32|
    |iii_reg_171              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  76|         16|   41|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln102_1_reg_452                |  15|   0|   15|          0|
    |add_ln102_1_reg_452_pp0_iter1_reg  |  15|   0|   15|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |i_reg_147                          |  16|   0|   16|          0|
    |icmp_ln86_reg_436                  |   1|   0|    1|          0|
    |icmp_ln86_reg_436_pp0_iter1_reg    |   1|   0|    1|          0|
    |ii_reg_159                         |  16|   0|   16|          0|
    |iii_reg_171                        |   6|   0|    6|          0|
    |mul_ln102_reg_406                  |  10|   0|   10|          0|
    |select_ln96_reg_472                |  20|   0|   20|          0|
    |sub_cast1_reg_393                  |   6|   0|   16|         10|
    |tmp_3_cast_reg_416                 |  10|   0|   15|          5|
    |tmp_5_cast_reg_421                 |  10|   0|   15|          5|
    |zext_ln80_reg_398                  |   6|   0|   16|         10|
    |zext_ln95_2_reg_440                |  15|   0|   64|         49|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 155|   0|  234|         79|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                                                             Source Object                                                             |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  max_pooling2d<(unsigned short)58, (unsigned short)58, (unsigned short)32, (unsigned short)29, (unsigned short)29, (unsigned short)32>|  return value|
|in_dim1                            |   in|    6|     ap_none|                                                                                                                                in_dim1|        scalar|
|in_dim2                            |   in|    6|     ap_none|                                                                                                                                in_dim2|        scalar|
|convolution_output_V_0_0_address0  |  out|   15|   ap_memory|                                                                                                               convolution_output_V_0_0|         array|
|convolution_output_V_0_0_ce0       |  out|    1|   ap_memory|                                                                                                               convolution_output_V_0_0|         array|
|convolution_output_V_0_0_q0        |   in|   21|   ap_memory|                                                                                                               convolution_output_V_0_0|         array|
|convolution_output_V_0_1_address0  |  out|   15|   ap_memory|                                                                                                               convolution_output_V_0_1|         array|
|convolution_output_V_0_1_ce0       |  out|    1|   ap_memory|                                                                                                               convolution_output_V_0_1|         array|
|convolution_output_V_0_1_q0        |   in|   21|   ap_memory|                                                                                                               convolution_output_V_0_1|         array|
|convolution_output_V_1_0_address0  |  out|   15|   ap_memory|                                                                                                               convolution_output_V_1_0|         array|
|convolution_output_V_1_0_ce0       |  out|    1|   ap_memory|                                                                                                               convolution_output_V_1_0|         array|
|convolution_output_V_1_0_q0        |   in|   21|   ap_memory|                                                                                                               convolution_output_V_1_0|         array|
|convolution_output_V_1_1_address0  |  out|   15|   ap_memory|                                                                                                               convolution_output_V_1_1|         array|
|convolution_output_V_1_1_ce0       |  out|    1|   ap_memory|                                                                                                               convolution_output_V_1_1|         array|
|convolution_output_V_1_1_q0        |   in|   21|   ap_memory|                                                                                                               convolution_output_V_1_1|         array|
|max_pooling_output_V_address0      |  out|   15|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_ce0           |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_we0           |  out|    1|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
|max_pooling_output_V_d0            |  out|   21|   ap_memory|                                                                                                                   max_pooling_output_V|         array|
+-----------------------------------+-----+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+

