MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


                                          1         include "float.i"
                                          1 *******************************************************************************
                                          2 *
                                          3 *       $Header:
                                          4 *
                                          5 *******************************************************************************
                                          6
0000'                                     7         section mathieeedoubbas
                                          8         xref    do_trapv
                                          9         xref    do_div0
                                         10
                                         11 ;ALLOW_TRAPS    equ 1
                                         12
                                         13 ;       overflow trap
                                         14 fptrap  macro
                                         15 ;       overfloat trap
                                         16         ifd ALLOW_TRAPS
                                         17                 ifeq \1-2
                                         18                         bsr     do_trapv
                                         19                 endc
                                         20 ;               underfloat is ignored
                                         21                 ifeq \1-1
                                         22                 endc
                                         23 ; divide by zero
                                         24                 ifeq \1-3
                                         25                         bsr     do_div0
                                         26                 endc
                                         27 ; indefinate trap
                                         28                 ifeq \1-4
                                         29 ;                       bsr     do_trapv
                                         30                 endc
                                         31                 ifne \1-4
                                         32                         ifne \1-1
                                         33                                 ifne \1-2
                                         34                                         ifne \1-3
                                         35                                                 fail
                                         36                                         endc
                                         37                                 endc
                                         38                         endc
                                         39                 endc
                                         40         endc
                                         41         endm
                                         42
                                         43 sdebug  macro
                                         44 ;       move.l  \1,-(sp)
                                         45 ;       move.l  \2,-(sp)
                                         46 ;       addq.l  #8,sp
                                         47         endm
                                         48
                                          2         xdef    MIIEEEDPTst             ; Double test against zero
0000'                                     3 MIIEEEDPTst:
0000'      D080                           4         add.l   d0,d0           ; test a bunch of things at once, faster
0002'      6512                           5         bcs.s   retminus        ; was msb set? then negative
0004'      6604                           6         bne.s   retplus         ; any non zero bits left?
0006'      4A81                           7         tst.l   d1              ; LSB zero?
MC68000 ASSEMBLER VERSION 11.183                                                                                                   

   LOC              OBJECT             STMT            SOURCE STATEMENT


0008'      6712                           8         beq.s   retzero         ; - yes, return zero
000A'                                     9 retplus:
000A'      7001                          10         moveq   #1,d0           ; return 1
000C'      4E75                          11         rts
000E'                                    12 tst1:                           ; possible -0.0
000E'      4A81                          13         tst.l   d1              ; LSB zero?
0010'      670A                          14         beq.s   retzero         ; - yes, return zero, for negative zero
0012'      70FF                          15         moveq   #-1,d0          ; return -1, it was not negative zero
0014'      4E75                          16         rts
0016'                                    17 retminus:
0016'      67F6                          18         beq.s   tst1            ;
0018'      70FF                          19         moveq   #-1,d0          ; return -1
001A'      4E75                          20         rts
001C'                                    21 retzero:
001C'      4280                          22         clr.l   d0              ; return 0
001E'      4E75                          23         rts
                                         24         end



No errors found in this Assembly
