<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3908" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3908{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3908{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3908{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3908{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3908{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t6_3908{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3908{left:69px;bottom:1037px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t8_3908{left:69px;bottom:969px;letter-spacing:0.17px;}
#t9_3908{left:150px;bottom:969px;letter-spacing:0.2px;word-spacing:-0.04px;}
#ta_3908{left:69px;bottom:944px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tb_3908{left:69px;bottom:927px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3908{left:69px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3908{left:69px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3908{left:69px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3908{left:69px;bottom:860px;letter-spacing:-0.13px;}
#tg_3908{left:101px;bottom:867px;}
#th_3908{left:116px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ti_3908{left:69px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3908{left:69px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3908{left:69px;bottom:802px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_3908{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3908{left:69px;bottom:717px;letter-spacing:0.17px;}
#tn_3908{left:150px;bottom:717px;letter-spacing:0.2px;word-spacing:0.04px;}
#to_3908{left:69px;bottom:692px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tp_3908{left:69px;bottom:675px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tq_3908{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tr_3908{left:69px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ts_3908{left:69px;bottom:583px;letter-spacing:0.14px;}
#tt_3908{left:151px;bottom:583px;letter-spacing:0.14px;}
#tu_3908{left:69px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3908{left:680px;bottom:566px;}
#tw_3908{left:696px;bottom:559px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_3908{left:777px;bottom:566px;}
#ty_3908{left:792px;bottom:559px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tz_3908{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3908{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_3908{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t12_3908{left:69px;bottom:492px;letter-spacing:-0.11px;}
#t13_3908{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t14_3908{left:587px;bottom:467px;letter-spacing:-0.13px;word-spacing:-1.07px;}
#t15_3908{left:69px;bottom:451px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t16_3908{left:69px;bottom:392px;letter-spacing:0.14px;}
#t17_3908{left:151px;bottom:392px;letter-spacing:0.15px;word-spacing:0.01px;}
#t18_3908{left:69px;bottom:368px;letter-spacing:-0.16px;word-spacing:-0.37px;}
#t19_3908{left:69px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_3908{left:69px;bottom:334px;letter-spacing:-0.15px;word-spacing:-1.44px;}
#t1b_3908{left:69px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t1c_3908{left:69px;bottom:301px;letter-spacing:-0.17px;word-spacing:-0.39px;}

.s1_3908{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3908{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3908{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3908{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3908{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3908{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3908" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3908Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3908" style="-webkit-user-select: none;"><object width="935" height="1210" data="3908/3908.svg" type="image/svg+xml" id="pdf3908" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3908" class="t s1_3908">23-16 </span><span id="t2_3908" class="t s1_3908">Vol. 3B </span>
<span id="t3_3908" class="t s2_3908">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3908" class="t s3_3908">instruction. No explicit WAIT/FWAIT instructions are required to assure this synchronization. For the 8087 math </span>
<span id="t5_3908" class="t s3_3908">coprocessors, explicit waits are required before each floating-point instruction to ensure synchronization. Although </span>
<span id="t6_3908" class="t s3_3908">8087 programs having explicit WAIT instructions execute perfectly on the 32-bit IA-32 processors without reas- </span>
<span id="t7_3908" class="t s3_3908">sembly, these WAIT instructions are unnecessary. </span>
<span id="t8_3908" class="t s4_3908">23.19 </span><span id="t9_3908" class="t s4_3908">SERIALIZING INSTRUCTIONS </span>
<span id="ta_3908" class="t s3_3908">Certain instructions have been defined to serialize instruction execution to ensure that modifications to flags, regis- </span>
<span id="tb_3908" class="t s3_3908">ters, and memory are completed before the next instruction is executed (or in P6 family processor terminology </span>
<span id="tc_3908" class="t s3_3908">“committed to machine state”). Because the P6 family processors use branch-prediction and out-of-order execu- </span>
<span id="td_3908" class="t s3_3908">tion techniques to improve performance, instruction execution is not generally serialized until the results of an </span>
<span id="te_3908" class="t s3_3908">executed instruction are committed to machine state (see Chapter 2, “Intel® 64 and IA-32 Architectures,” in the </span>
<span id="tf_3908" class="t s3_3908">Intel </span>
<span id="tg_3908" class="t s5_3908">® </span>
<span id="th_3908" class="t s3_3908">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="ti_3908" class="t s3_3908">As a result, at places in a program or task where it is critical to have execution completed for all previous instruc- </span>
<span id="tj_3908" class="t s3_3908">tions before executing the next instruction (for example, at a branch, at the end of a procedure, or in multipro- </span>
<span id="tk_3908" class="t s3_3908">cessor dependent code), it is useful to add a serializing instruction. See Section 9.3, “Serializing Instructions,” for </span>
<span id="tl_3908" class="t s3_3908">more information on serializing instructions. </span>
<span id="tm_3908" class="t s4_3908">23.20 </span><span id="tn_3908" class="t s4_3908">FPU AND MATH COPROCESSOR INITIALIZATION </span>
<span id="to_3908" class="t s3_3908">Table 10-1 shows the states of the FPUs in the P6 family, Pentium, Intel486 processors and of the Intel 387 math </span>
<span id="tp_3908" class="t s3_3908">coprocessor and Intel 287 coprocessor following a power-up, reset, or INIT, or following the execution of an </span>
<span id="tq_3908" class="t s3_3908">FINIT/FNINIT instruction. The following is some additional compatibility information concerning the initialization of </span>
<span id="tr_3908" class="t s3_3908">x87 FPUs and math coprocessors. </span>
<span id="ts_3908" class="t s6_3908">23.20.1 </span><span id="tt_3908" class="t s6_3908">Intel® 387 and Intel® 287 Math Coprocessor Initialization </span>
<span id="tu_3908" class="t s3_3908">Following an Intel386 processor reset, the processor identifies its coprocessor type (Intel </span>
<span id="tv_3908" class="t s5_3908">® </span>
<span id="tw_3908" class="t s3_3908">287 or Intel </span>
<span id="tx_3908" class="t s5_3908">® </span>
<span id="ty_3908" class="t s3_3908">387 DX </span>
<span id="tz_3908" class="t s3_3908">math coprocessor) by sampling its ERROR# input some time after the falling edge of RESET# signal and before </span>
<span id="t10_3908" class="t s3_3908">execution of the first floating-point instruction. The Intel 287 coprocessor keeps its ERROR# output in inactive </span>
<span id="t11_3908" class="t s3_3908">state after hardware reset; the Intel 387 coprocessor keeps its ERROR# output in active state after hardware </span>
<span id="t12_3908" class="t s3_3908">reset. </span>
<span id="t13_3908" class="t s3_3908">Upon hardware reset or execution of the FINIT/FNINIT instruction, the Intel </span><span id="t14_3908" class="t s3_3908">387 math coprocessor signals an error </span>
<span id="t15_3908" class="t s3_3908">condition. The P6 family, Pentium, and Intel486 processors, like the Intel 287 coprocessor, do not. </span>
<span id="t16_3908" class="t s6_3908">23.20.2 </span><span id="t17_3908" class="t s6_3908">Intel486 SX Processor and Intel 487 SX Math Coprocessor Initialization </span>
<span id="t18_3908" class="t s3_3908">When initializing an Intel486 SX processor and an Intel 487 SX math coprocessor, the initialization routine should </span>
<span id="t19_3908" class="t s3_3908">check the presence of the math coprocessor and should set the FPU related flags (EM, MP, and NE) in control </span>
<span id="t1a_3908" class="t s3_3908">register CR0 accordingly (see Section 2.5, “Control Registers,” for a complete description of these flags). Table 23-2 </span>
<span id="t1b_3908" class="t s3_3908">gives the recommended settings for these flags when the math coprocessor is present. The FSTCW instruction will </span>
<span id="t1c_3908" class="t s3_3908">give a value of FFFFH for the Intel486 SX microprocessor and 037FH for the Intel 487 SX math coprocessor. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
