Determining the location of the ModelSim executable...

Using: /home/vvh413/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nn -c nn --vector_source="/media/a/hse/soc/hpc/lab_02/nn/Waveform.vwf" --testbench_file="/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Nov  9 00:35:11 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nn -c nn --vector_source=/media/a/hse/soc/hpc/lab_02/nn/Waveform.vwf --testbench_file=/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
n vector source file when writing test bench files
 files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/" nn -c nn

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Nov  9 00:35:12 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/ nn -c nnWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file nn.vo in folder "/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 687 megabytes    Info: Processing ended: Tue Nov  9 00:35:13 2021    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/nn.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/vvh413/intelFPGA_lite/20.1/modelsim_ase/linuxaloem//vsim -c -do nn.do

Reading pref.tcl
# 2020.1
# do nn.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:14 on Nov 09,2021# vlog -work work nn.vo 
# -- Compiling module nn
# 
# Top level modules:# 	nn
# End time: 00:35:14 on Nov 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:35:14 on Nov 09,2021# vlog -work work Waveform.vwf.vt 
# -- Compiling module nn_vlg_vec_tst
# 
# Top level modules:# 	nn_vlg_vec_tst
# End time: 00:35:15 on Nov 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.nn_vlg_vec_tst # Start time: 00:35:15 on Nov 09,2021# Loading work.nn_vlg_vec_tst# Loading work.nn# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_lcell_comb# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_mac# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6541# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6541# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6541# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~477  File: nn.vo Line: 6541# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136  File: nn.vo Line: 6627# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_3|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does no
t match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136  File: nn.vo Line: 9297# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 10280# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 10280# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 10280# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_70|Mult0~477  File: nn.vo Line: 10280# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136  File: nn.vo Line: 12115# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12197# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12197
# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12197# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_137|Mult0~477  File: nn.vo Line: 12197# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136  File: nn.vo Line: 15033# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~136 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15202# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15202# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15202# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /nn_vlg_vec_tst/i1/\lz|comb_204|Mult0~477  File: nn.vo Line: 15202
# after#27
# ** Note: $finish    : Waveform.vwf.vt(55)#    Time: 1 us  Iteration: 0  Instance: /nn_vlg_vec_tst
# End time: 00:35:16 on Nov 09,2021, Elapsed time: 0:00:01# Errors: 0, Warnings: 48
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /media/a/hse/soc/hpc/lab_02/nn/Waveform.vwf...

Reading /media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/nn.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /media/a/hse/soc/hpc/lab_02/nn/simulation/qsim/nn_20211109003516.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.