#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 27 22:17:22 2022
# Process ID: 7360
# Current directory: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14508 F:\Verilog_Learn\sim_125_distance_detect\vivado_prj_model\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.xpr
add_files -norecurse {F:/Verilog_Learn/sim_125_distance_detect/design/vlg_trig.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_en.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_echo.v F:/Verilog_Learn/sim_125_distance_detect/design/vlg_cal.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {10} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {16} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {25} CONFIG.PipeStages {3}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 18
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property target_simulator ModelSim [current_project]
add_files -norecurse F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Verilog_Learn/sim_125_distance_detect/testbench/testbench_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
file mkdir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1
file mkdir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new
close [ open F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc w ]
add_files -fileset constrs_1 F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name debug_vio
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {14} CONFIG.C_NUM_PROBE_OUT {0} CONFIG.Component_Name {debug_vio}] [get_ips debug_vio]
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
catch { config_ip_cache -export [get_ips -all debug_vio] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
launch_runs debug_vio_synth_1 -jobs 18
wait_on_run debug_vio_synth_1
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -directory F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
