<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIShrinkInstructions.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">SIShrinkInstructions.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIShrinkInstructions.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="SIShrinkInstructions_8cpp__incl.svg" width="4122" height="858"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="SIShrinkInstructions_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;si-shrink-<a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a>&quot;</td></tr>
<tr class="memdesc:ad78e062f62e0d6e453941fb4ca843e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pass tries to use the 32-bit encoding for instructions when possible.  <a href="#ad78e062f62e0d6e453941fb4ca843e4d">More...</a><br /></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:af11785fba5e06f1923380b29cac92969"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#af11785fba5e06f1923380b29cac92969">STATISTIC</a> (NumInstructionsShrunk, &quot;Number of 64-bit instruction reduced to 32-bit.&quot;)</td></tr>
<tr class="separator:af11785fba5e06f1923380b29cac92969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6536881c66870ed1315e957abe8df0"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a0a6536881c66870ed1315e957abe8df0">STATISTIC</a> (NumLiteralConstantsFolded, &quot;Number of literal constants folded into 32-bit instructions.&quot;)</td></tr>
<tr class="separator:a0a6536881c66870ed1315e957abe8df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad962f56654cd9b75bdcd0ac28158f832"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ad962f56654cd9b75bdcd0ac28158f832">foldImmediates</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> TryToCommute=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:ad962f56654cd9b75bdcd0ac28158f832"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks <code>MI</code> for operands defined by a move immediate instruction and then folds the literal constant into the instruction if it can.  <a href="#ad962f56654cd9b75bdcd0ac28158f832">More...</a><br /></td></tr>
<tr class="separator:ad962f56654cd9b75bdcd0ac28158f832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a62f68a7598f99b24a913a673b5e55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ab4a62f68a7598f99b24a913a673b5e55">isKImmOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src)</td></tr>
<tr class="separator:ab4a62f68a7598f99b24a913a673b5e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c9b369fe7303d4edb54c81dac49b8e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a02c9b369fe7303d4edb54c81dac49b8e">isKUImmOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src)</td></tr>
<tr class="separator:a02c9b369fe7303d4edb54c81dac49b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cc3115de97e43781d1c4975bf87cee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a92cc3115de97e43781d1c4975bf87cee">isKImmOrKUImmOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src, <a class="el" href="classbool.html">bool</a> &amp;IsUnsigned)</td></tr>
<tr class="separator:a92cc3115de97e43781d1c4975bf87cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09f0be42139168fddd8e8ab3a5c20e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ae09f0be42139168fddd8e8ab3a5c20e3">isReverseInlineImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src, int32_t &amp;ReverseImm)</td></tr>
<tr class="separator:ae09f0be42139168fddd8e8ab3a5c20e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb233a98fa4e93a4e12f6167f699aba7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#aeb233a98fa4e93a4e12f6167f699aba7">copyExtraImplicitOps</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aeb233a98fa4e93a4e12f6167f699aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy implicit register operands from specified instruction to this instruction that are not part of the instruction definition.  <a href="#aeb233a98fa4e93a4e12f6167f699aba7">More...</a><br /></td></tr>
<tr class="separator:aeb233a98fa4e93a4e12f6167f699aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2866d501534b2c3687b692a4967dea87"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a2866d501534b2c3687b692a4967dea87">shrinkScalarCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a2866d501534b2c3687b692a4967dea87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86deb2a09bf9191868a65ab85b781592"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a86deb2a09bf9191868a65ab85b781592">shrinkScalarLogicOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a86deb2a09bf9191868a65ab85b781592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to shink AND/OR/XOR operations requiring non-inlineable literals.  <a href="#a86deb2a09bf9191868a65ab85b781592">More...</a><br /></td></tr>
<tr class="separator:a86deb2a09bf9191868a65ab85b781592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a3b674675a98064ec3dc0b22a0351e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ac2a3b674675a98064ec3dc0b22a0351e">instAccessReg</a> (<a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html#a476971826fa13b07e28ad971ec5a3234">MachineInstr::const_mop_iterator</a> &gt; &amp;&amp;R, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:ac2a3b674675a98064ec3dc0b22a0351e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bc800a23e2884c346976b1a37bb826"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a71bc800a23e2884c346976b1a37bb826">instReadsReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a71bc800a23e2884c346976b1a37bb826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3821b949b2de8b0281dce47b61c26be4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a3821b949b2de8b0281dce47b61c26be4">instModifiesReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a3821b949b2de8b0281dce47b61c26be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dbabff805ac38c9d16e8d5d91dc03a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#ae3dbabff805ac38c9d16e8d5d91dc03a">getSubRegForIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> Sub, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ae3dbabff805ac38c9d16e8d5d91dc03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25170a52c498da4bee9770a2b9a20ad2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html#a25170a52c498da4bee9770a2b9a20ad2">matchSwap</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MovT, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:a25170a52c498da4bee9770a2b9a20ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;si-shrink-<a class="el" href="LoadStoreVectorizer_8cpp.html#acc0655e462f1e67d046cd818e473c46e">instructions</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The pass tries to use the 32-bit encoding for instructions when possible. </p>

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00026">26</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aeb233a98fa4e93a4e12f6167f699aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb233a98fa4e93a4e12f6167f699aba7">&#9670;&nbsp;</a></span>copyExtraImplicitOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void copyExtraImplicitOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Copy implicit register operands from specified instruction to this instruction that are not part of the instruction definition. </p>

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00170">170</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l00199">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00591">llvm::MCInstrDesc::getNumImplicitDefs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00569">llvm::MCInstrDesc::getNumImplicitUses()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00378">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isRegMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="ad962f56654cd9b75bdcd0ac28158f832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad962f56654cd9b75bdcd0ac28158f832">&#9670;&nbsp;</a></span>foldImmediates()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> foldImmediates </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>TryToCommute</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function checks <code>MI</code> for operands defined by a move immediate instruction and then folds the literal constant into the instruction if it can. </p>
<p>This function assumes that <code>MI</code> is a VOP1, VOP2, or VOPC instructions. </p>

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">71</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TGLexer_8h_source.html#l00049">llvm::tgtok::Def</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00561">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00598">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00219">llvm::MachineOperand::getTargetFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">llvm::MachineRegisterInfo::hasOneUse()</a>, <a class="el" href="MachineInstr_8h_source.html#l00908">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00337">llvm::MachineOperand::isGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MathExtras_8h_source.html#l00345">llvm::isInt&lt; 32 &gt;()</a>, <a class="el" href="MachineInstr_8h_source.html#l00749">llvm::MachineInstr::isMoveImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00385">llvm::isUInt&lt; 32 &gt;()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00405">llvm::SIInstrInfo::isVOP1()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00413">llvm::SIInstrInfo::isVOP2()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00437">llvm::SIInstrInfo::isVOPC()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineOperand_8h_source.html#l00469">llvm::MachineOperand::setSubReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">llvm::MachineRegisterInfo::use_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="ae3dbabff805ac38c9d16e8d5d91dc03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3dbabff805ac38c9d16e8d5d91dc03a">&#9670;&nbsp;</a></span>getSubRegForIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> getSubRegForIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Sub</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00423">423</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00073">llvm::LaneBitmask::getAsInteger()</a>, <a class="el" href="AMDGPURegisterInfo_8cpp_source.html#l00075">llvm::AMDGPURegisterInfo::getSubRegFromChannel()</a>, and <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="ac2a3b674675a98064ec3dc0b22a0351e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a3b674675a98064ec3dc0b22a0351e">&#9670;&nbsp;</a></span>instAccessReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> instAccessReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html#a476971826fa13b07e28ad971ec5a3234">MachineInstr::const_mop_iterator</a> &gt; &amp;&amp;&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00389">389</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="LaneBitmask_8h_source.html#l00052">llvm::LaneBitmask::any()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00416">instModifiesReg()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00410">instReadsReg()</a>.</p>

</div>
</div>
<a id="a3821b949b2de8b0281dce47b61c26be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3821b949b2de8b0281dce47b61c26be4">&#9670;&nbsp;</a></span>instModifiesReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> instModifiesReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00416">416</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00514">llvm::MachineInstr::defs()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00389">instAccessReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="a71bc800a23e2884c346976b1a37bb826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bc800a23e2884c346976b1a37bb826">&#9670;&nbsp;</a></span>instReadsReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> instReadsReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00410">410</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00389">instAccessReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="MachineInstr_8h_source.html#l00525">llvm::MachineInstr::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="ab4a62f68a7598f99b24a913a673b5e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a62f68a7598f99b24a913a673b5e55">&#9670;&nbsp;</a></span>isKImmOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isKImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00128">128</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00542">llvm::MachineInstr::getOperandNo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00236">llvm::MachineOperand::getParent()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="MathExtras_8h_source.html#l00342">llvm::isInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>.</p>

</div>
</div>
<a id="a92cc3115de97e43781d1c4975bf87cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cc3115de97e43781d1c4975bf87cee">&#9670;&nbsp;</a></span>isKImmOrKUImmOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isKImmOrKUImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsUnsigned</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00140">140</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00342">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00382">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>.</p>

</div>
</div>
<a id="a02c9b369fe7303d4edb54c81dac49b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c9b369fe7303d4edb54c81dac49b8e">&#9670;&nbsp;</a></span>isKUImmOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isKUImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00134">134</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00542">llvm::MachineInstr::getOperandNo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00236">llvm::MachineOperand::getParent()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="MathExtras_8h_source.html#l00382">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>.</p>

</div>
</div>
<a id="ae09f0be42139168fddd8e8ab3a5c20e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae09f0be42139168fddd8e8ab3a5c20e3">&#9670;&nbsp;</a></span>isReverseInlineImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isReverseInlineImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t &amp;&#160;</td>
          <td class="paramname"><em>ReverseImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if the constant in <code>Src</code> should be replaced with a bitreverse of an inline immediate. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00158">158</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02819">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="MathExtras_8h_source.html#l00345">llvm::isInt&lt; 32 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="a25170a52c498da4bee9770a2b9a20ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25170a52c498da4bee9770a2b9a20ad2">&#9670;&nbsp;</a></span>matchSwap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* matchSwap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MovT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">455</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00107">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineFunction_8h_source.html#l00651">llvm::MachineFunction::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00170">copyExtraImplicitOps()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineFunction_8h_source.html#l00653">llvm::MachineFunction::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00452">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00080">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00809">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00173">llvm::SIInstrInfo::getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00423">getSubRegForIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00059">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="MachineFunction_8h_source.html#l00158">llvm::MachineFunctionProperties::hasProperty()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00553">llvm::GCNSubtarget::hasSwap()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00416">instModifiesReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00202">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00410">instReadsReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00908">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineInstr_8h_source.html#l00743">llvm::MachineInstr::isCompare()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00128">isKImmOperand()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00158">isReverseInlineImm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01687">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01180">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::NoVRegs</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00451">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">shrinkScalarCompare()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">shrinkScalarLogicOp()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00452">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>, <a class="el" href="BitVector_8h_source.html#l00940">std::swap()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01050">llvm::MachineInstr::tieOperands()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">llvm::MachineRegisterInfo::use_nodbg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">llvm::MachineRegisterInfo::use_nodbg_operands()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.</p>

</div>
</div>
<a id="a2866d501534b2c3687b692a4967dea87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2866d501534b2c3687b692a4967dea87">&#9670;&nbsp;</a></span>shrinkScalarCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void shrinkScalarCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00182">182</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00120">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00409">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00113">llvm::AMDGPU::getMIMGOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00083">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">llvm::AMDGPU::getSOPKOp()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00025">Info</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00378">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::isKill()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00128">isKImmOperand()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00140">isKImmOrKUImmOperand()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00134">isKUImmOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00439">llvm::MachineOperand::isTied()</a>, <a class="el" href="MachineOperand_8h_source.html#l00393">llvm::MachineOperand::isUndef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00610">llvm::SIInstrInfo::sopkIsZext()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01050">llvm::MachineInstr::tieOperands()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="MachineInstr_8h_source.html#l01643">llvm::MachineInstr::untieRegOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="a86deb2a09bf9191868a65ab85b781592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86deb2a09bf9191868a65ab85b781592">&#9670;&nbsp;</a></span>shrinkScalarLogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shrinkScalarLogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to shink AND/OR/XOR operations requiring non-inlineable literals. </p>
<p>For AND or OR, try using S_BITSET{0,1} to clear or set bits. If the inverse of the immediate is legal, use ANDN2, ORN2 or XNOR (as a ^ b == ~(a ^ ~b)). </p><dl class="section return"><dt>Returns</dt><dd>true if the caller should continue the machine function iterator </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">315</a> of file <a class="el" href="SIShrinkInstructions_8cpp_source.html">SIShrinkInstructions.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8cpp_source.html#l00154">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00234">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MathExtras_8h_source.html#l00514">llvm::countTrailingOnes()</a>, <a class="el" href="MathExtras_8h_source.html#l00156">llvm::countTrailingZeros()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00180">llvm::AMDGPUSubtarget::hasInv2PiInlineImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01160">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">llvm::MachineRegisterInfo::setRegAllocationHint()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01050">llvm::MachineInstr::tieOperands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>.</p>

</div>
</div>
<a id="af11785fba5e06f1923380b29cac92969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11785fba5e06f1923380b29cac92969">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumInstructionsShrunk&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of 64-bit instruction reduced to 32-bit.&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a6536881c66870ed1315e957abe8df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6536881c66870ed1315e957abe8df0">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumLiteralConstantsFolded&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number of literal constants folded into 32-bit instructions.&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
