

================================================================
== Vivado HLS Report for 'aes_decrypt'
================================================================
* Date:           Mon Nov 11 23:25:48 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.904 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2686|     3446| 26.860 us | 34.460 us |  2686|  3446|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%block = alloca [16 x i8], align 16" [aes_new.cpp:630]   --->   Operation 9 'alloca' 'block' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit1" [aes_new.cpp:671]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit1.loopexit ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i3 %i_0 to i4" [aes_new.cpp:671]   --->   Operation 12 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln671 = icmp eq i3 %i_0, -4" [aes_new.cpp:671]   --->   Operation 13 'icmp' 'icmp_ln671' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [aes_new.cpp:671]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln671, label %2, label %.preheader1.preheader" [aes_new.cpp:671]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln675 = trunc i3 %i_0 to i2" [aes_new.cpp:675]   --->   Operation 17 'trunc' 'trunc_ln675' <Predicate = (!icmp_ln671)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln675, i2 0)" [aes_new.cpp:675]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln671)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader1" [aes_new.cpp:674]   --->   Operation 19 'br' <Predicate = (!icmp_ln671)> <Delay = 1.76>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block)" [aes_new.cpp:682]   --->   Operation 20 'call' <Predicate = (icmp_ln671)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i3 %j_0 to i4" [aes_new.cpp:674]   --->   Operation 22 'zext' 'zext_ln674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln674 = icmp eq i3 %j_0, -4" [aes_new.cpp:674]   --->   Operation 23 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 24 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [aes_new.cpp:674]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln674, label %.loopexit1.loopexit, label %1" [aes_new.cpp:674]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln675 = add i4 %zext_ln674, %shl_ln" [aes_new.cpp:675]   --->   Operation 27 'add' 'add_ln675' <Predicate = (!icmp_ln674)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln675 = zext i4 %add_ln675 to i64" [aes_new.cpp:675]   --->   Operation 28 'zext' 'zext_ln675' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ciphertext_addr = getelementptr [16 x i8]* @ciphertext, i64 0, i64 %zext_ln675" [aes_new.cpp:675]   --->   Operation 29 'getelementptr' 'ciphertext_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (3.25ns)   --->   "%ciphertext_load = load i8* %ciphertext_addr, align 1" [aes_new.cpp:675]   --->   Operation 30 'load' 'ciphertext_load' <Predicate = (!icmp_ln674)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln675_1 = trunc i3 %j_0 to i2" [aes_new.cpp:675]   --->   Operation 31 'trunc' 'trunc_ln675_1' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln675_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln675_1, i2 0)" [aes_new.cpp:675]   --->   Operation 32 'bitconcatenate' 'shl_ln675_1' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln675_1 = add i4 %shl_ln675_1, %zext_ln671" [aes_new.cpp:675]   --->   Operation 33 'add' 'add_ln675_1' <Predicate = (!icmp_ln674)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 34 'br' <Predicate = (icmp_ln674)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 35 [1/2] (3.25ns)   --->   "%ciphertext_load = load i8* %ciphertext_addr, align 1" [aes_new.cpp:675]   --->   Operation 35 'load' 'ciphertext_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln675_1 = zext i4 %add_ln675_1 to i64" [aes_new.cpp:675]   --->   Operation 36 'zext' 'zext_ln675_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%block_addr = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln675_1" [aes_new.cpp:675]   --->   Operation 37 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.32ns)   --->   "store i8 %ciphertext_load, i8* %block_addr, align 1" [aes_new.cpp:675]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader1" [aes_new.cpp:674]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @aes_invMain([16 x i8]* %block)" [aes_new.cpp:682]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit" [aes_new.cpp:685]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_7, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln685 = zext i3 %i_1 to i4" [aes_new.cpp:685]   --->   Operation 43 'zext' 'zext_ln685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln685 = icmp eq i3 %i_1, -4" [aes_new.cpp:685]   --->   Operation 44 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 45 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.65ns)   --->   "%i_7 = add i3 %i_1, 1" [aes_new.cpp:685]   --->   Operation 46 'add' 'i_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln685, label %4, label %.preheader.preheader" [aes_new.cpp:685]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln689 = trunc i3 %i_1 to i2" [aes_new.cpp:689]   --->   Operation 48 'trunc' 'trunc_ln689' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln689, i2 0)" [aes_new.cpp:689]   --->   Operation 49 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader" [aes_new.cpp:688]   --->   Operation 50 'br' <Predicate = (!icmp_ln685)> <Delay = 1.76>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 51 'ret' <Predicate = (icmp_ln685)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.05>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_3, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln688 = zext i3 %j_1 to i4" [aes_new.cpp:688]   --->   Operation 53 'zext' 'zext_ln688' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln688 = icmp eq i3 %j_1, -4" [aes_new.cpp:688]   --->   Operation 54 'icmp' 'icmp_ln688' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j_1, 1" [aes_new.cpp:688]   --->   Operation 56 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln688, label %.loopexit.loopexit, label %3" [aes_new.cpp:688]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln689_1 = trunc i3 %j_1 to i2" [aes_new.cpp:689]   --->   Operation 58 'trunc' 'trunc_ln689_1' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln689_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln689_1, i2 0)" [aes_new.cpp:689]   --->   Operation 59 'bitconcatenate' 'shl_ln689_1' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.73ns)   --->   "%add_ln689 = add i4 %shl_ln689_1, %zext_ln685" [aes_new.cpp:689]   --->   Operation 60 'add' 'add_ln689' <Predicate = (!icmp_ln688)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln689 = zext i4 %add_ln689 to i64" [aes_new.cpp:689]   --->   Operation 61 'zext' 'zext_ln689' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr inbounds [16 x i8]* %block, i64 0, i64 %zext_ln689" [aes_new.cpp:689]   --->   Operation 62 'getelementptr' 'block_addr_1' <Predicate = (!icmp_ln688)> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [aes_new.cpp:689]   --->   Operation 63 'load' 'block_load' <Predicate = (!icmp_ln688)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln689_1 = add i4 %zext_ln688, %shl_ln2" [aes_new.cpp:689]   --->   Operation 64 'add' 'add_ln689_1' <Predicate = (!icmp_ln688)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 65 'br' <Predicate = (icmp_ln688)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.64>
ST_8 : Operation 66 [1/2] (2.32ns)   --->   "%block_load = load i8* %block_addr_1, align 1" [aes_new.cpp:689]   --->   Operation 66 'load' 'block_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln689_1 = zext i4 %add_ln689_1 to i64" [aes_new.cpp:689]   --->   Operation 67 'zext' 'zext_ln689_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i8]* %output_r, i64 0, i64 %zext_ln689_1" [aes_new.cpp:689]   --->   Operation 68 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (2.32ns)   --->   "store i8 %block_load, i8* %output_addr, align 1" [aes_new.cpp:689]   --->   Operation 69 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader" [aes_new.cpp:688]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes_new.cpp:671) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', aes_new.cpp:674) [22]  (1.77 ns)

 <State 3>: 4.99ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_new.cpp:674) [22]  (0 ns)
	'add' operation ('add_ln675', aes_new.cpp:675) [29]  (1.74 ns)
	'getelementptr' operation ('ciphertext_addr', aes_new.cpp:675) [31]  (0 ns)
	'load' operation ('ciphertext_load', aes_new.cpp:675) on array 'ciphertext' [32]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('ciphertext_load', aes_new.cpp:675) on array 'ciphertext' [32]  (3.25 ns)
	'store' operation ('store_ln675', aes_new.cpp:675) of variable 'ciphertext_load', aes_new.cpp:675 on array 'block', aes_new.cpp:630 [38]  (2.32 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', aes_new.cpp:685) [46]  (1.77 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', aes_new.cpp:688) [57]  (1.77 ns)

 <State 7>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', aes_new.cpp:688) [57]  (0 ns)
	'add' operation ('add_ln689', aes_new.cpp:689) [66]  (1.74 ns)
	'getelementptr' operation ('block_addr_1', aes_new.cpp:689) [68]  (0 ns)
	'load' operation ('block_load', aes_new.cpp:689) on array 'block', aes_new.cpp:630 [69]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('block_load', aes_new.cpp:689) on array 'block', aes_new.cpp:630 [69]  (2.32 ns)
	'store' operation ('store_ln689', aes_new.cpp:689) of variable 'block_load', aes_new.cpp:689 on array 'output_r' [73]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
