-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lsc_out_4200_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    lsc_out_4200_empty_n : IN STD_LOGIC;
    lsc_out_4200_read : OUT STD_LOGIC;
    aecin_4202_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    aecin_4202_full_n : IN STD_LOGIC;
    aecin_4202_write : OUT STD_LOGIC;
    mul_ln165 : IN STD_LOGIC_VECTOR (23 downto 0);
    offset_buffer_V_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_2_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_2_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_2_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_1_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_1_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_1_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_1_ce0 : OUT STD_LOGIC;
    offset_buffer_V_0_1_we0 : OUT STD_LOGIC;
    offset_buffer_V_0_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_1_ce1 : OUT STD_LOGIC;
    offset_buffer_V_0_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
    offset_buffer_V_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_2_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_2_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_2_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_2_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_1_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_1_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_1_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
    offset_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_0_ce0 : OUT STD_LOGIC;
    offset_buffer_V_0_0_we0 : OUT STD_LOGIC;
    offset_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    offset_buffer_V_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    offset_buffer_V_0_0_ce1 : OUT STD_LOGIC;
    offset_buffer_V_0_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
    add_ln165 : IN STD_LOGIC_VECTOR (11 downto 0) );
end;


architecture behav of ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln179_reg_2535 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal icmp_ln179_reg_2535_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln165_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal aecin_4202_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lsc_out_4200_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln170_fu_469_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2530 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2530_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln170_reg_2530_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln179_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_reg_2535_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal idxprom145_fu_478_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom145_reg_2539 : STD_LOGIC_VECTOR (63 downto 0);
    signal cmp175_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2546 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2546_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp175_reg_2546_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2550 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2550_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp191_reg_2550_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal offset_buffer_V_0_0_load_reg_2581 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_2_fu_517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_2_reg_2586 : STD_LOGIC_VECTOR (7 downto 0);
    signal offset_buffer_V_1_0_load_reg_2591 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_4_fu_521_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_4_reg_2596 : STD_LOGIC_VECTOR (7 downto 0);
    signal offset_buffer_V_2_0_load_reg_2601 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_6_fu_525_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_6_reg_2606 : STD_LOGIC_VECTOR (7 downto 0);
    signal arrayidx20713367_load_reg_2626 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_reg_2633 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_41_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2638 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2645 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_fu_647_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_reg_2650 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_10_fu_651_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_10_reg_2655 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx20713367_load_1_reg_2661 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_1_reg_2668 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_44_fu_768_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2673 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2680 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_2_fu_786_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_2_reg_2685 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_9_fu_790_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_9_reg_2690 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayidx20713367_load_2_reg_2696 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_2_reg_2703 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_47_fu_907_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2708 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2715 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_4_fu_925_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_4_reg_2720 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_8_fu_929_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_8_reg_2725 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_3_reg_2731 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_50_fu_1051_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_reg_2736 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2743 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_6_fu_1069_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_6_reg_2748 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_7_fu_1073_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_7_reg_2753 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_4_reg_2758 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_fu_1209_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_2763 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_2770 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_8_fu_1227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_8_reg_2775 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_6_fu_1231_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_6_reg_2780 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_5_reg_2785 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_56_fu_1367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_2790 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_2797 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln674_10_fu_1385_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_10_reg_2802 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_err_3rd_local_V_fu_1389_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_err_3rd_local_V_reg_2807 : STD_LOGIC_VECTOR (8 downto 0);
    signal idxprom186_fu_1434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_index_1_fu_158 : STD_LOGIC_VECTOR (11 downto 0);
    signal col_index_fu_496_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal arrayidx17918394_load_0130_fu_162 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_1100134_fu_166 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_2138_fu_170 : STD_LOGIC_VECTOR (14 downto 0);
    signal arrayidx17918394_load_0_1142_fu_174 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayidx17918394_load_0_1_1144_fu_178 : STD_LOGIC_VECTOR (12 downto 0);
    signal arrayidx17918394_load_0_1_2146_fu_182 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_fu_186 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_1_fu_1996_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_101_fu_190 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_3_fu_2140_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_102_fu_194 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_5_fu_2284_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_fu_198 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_fu_1088_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_1108_fu_202 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_2_fu_1246_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal arrayidx20713367_load_0_2_fu_206 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln218_4_fu_1404_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvar_flatten_fu_210 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln165_1_fu_442_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal read_word_V_fu_214 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln170_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln177_fu_461_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln70_2_fu_517_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_4_fu_521_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln70_6_fu_525_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1524_fu_539_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_fu_543_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_fu_543_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_547_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_fu_539_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_5_fu_555_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_fu_535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_fu_561_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln70_fu_574_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_1_fu_578_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_fu_596_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_fu_571_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_1_fu_582_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_7_fu_586_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_fu_608_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_5_fu_602_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_1_fu_614_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1524_1_fu_672_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_3_fu_676_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_3_fu_676_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln70_3_fu_680_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_1_fu_672_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_4_fu_688_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_1_fu_662_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_1_fu_694_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln70_8_fu_704_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_1_fu_707_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_5_fu_735_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_9_fu_711_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_9_fu_725_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_8_fu_715_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_2_fu_747_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_4_fu_741_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_3_fu_753_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1524_2_fu_811_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_5_fu_815_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln70_5_fu_815_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln70_6_fu_819_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1524_2_fu_811_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal q_2nd_err_scale7_3_fu_827_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal in_pixel_2_fu_801_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2nd_err_scale7by16_2_fu_833_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln70_15_fu_843_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_2_fu_846_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_10_fu_874_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_16_fu_850_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_10_fu_864_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_s_fu_854_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_4_fu_886_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_3_fu_880_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_5_fu_892_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln70_9_fu_951_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_33_fu_961_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_29_fu_947_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_2_fu_965_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_21_fu_981_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_3_fu_937_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_971_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_17_fu_1003_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln70_3_fu_985_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_22_fu_989_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_15_fu_1017_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_21_fu_981_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_11_fu_993_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_12_fu_1007_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_6_fu_1029_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_17_fu_1003_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_2_fu_1023_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_7_fu_1035_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_25_fu_1084_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_10_fu_1109_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_40_fu_1119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_39_fu_1105_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_1_fu_1123_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_26_fu_1139_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_4_fu_1095_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_fu_1129_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_18_fu_1161_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_26_fu_1139_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_4_fu_1143_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_20_fu_1175_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_27_fu_1147_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_14_fu_1165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_13_fu_1151_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_8_fu_1187_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_18_fu_1161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_1_fu_1181_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_9_fu_1193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_30_fu_1242_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_12_fu_1267_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_46_fu_1277_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_45_fu_1263_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal q_2nd_err_scale7_fu_1281_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_31_fu_1297_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_pixel_5_fu_1253_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1287_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln70_19_fu_1319_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_31_fu_1297_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_5_fu_1301_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_25_fu_1333_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_32_fu_1305_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln70_16_fu_1323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_15_fu_1309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln200_10_fu_1345_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln70_19_fu_1319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal quatizer_in_V_fu_1339_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln200_11_fu_1351_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln70_35_fu_1400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub185_fu_1429_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1525_fu_1450_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_1_fu_1453_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln70_1_fu_1466_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_3_fu_1477_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_2_fu_1484_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_5_fu_1492_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_4_fu_1481_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_fu_1496_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_2_fu_1473_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_4_fu_1447_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_3_fu_1477_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_7_fu_1502_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_3_fu_1512_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_11_fu_1518_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_2_fu_1506_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_5_fu_1522_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_5_fu_1456_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_8_fu_1548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_fu_1461_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_43_fu_1561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_fu_1573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_6_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_fu_1579_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_fu_1569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_2_fu_1607_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_3_fu_1610_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln70_4_fu_1623_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_17_fu_1634_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_5_fu_1641_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_14_fu_1649_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_12_fu_1638_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_2_fu_1653_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_10_fu_1630_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_6_fu_1604_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_17_fu_1634_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_19_fu_1659_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_8_fu_1669_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_28_fu_1675_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_7_fu_1663_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_4_fu_1679_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_10_fu_1613_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_9_fu_1705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_1_fu_1618_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_1718_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_1_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_1_fu_1730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_7_fu_1744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_2_fu_1736_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_2_fu_1726_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_4_fu_1764_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_5_fu_1767_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln70_7_fu_1780_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_34_fu_1791_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln70_8_fu_1798_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_24_fu_1806_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_23_fu_1795_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_4_fu_1810_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_18_fu_1787_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1524_8_fu_1761_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_34_fu_1791_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_38_fu_1816_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_13_fu_1826_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_41_fu_1832_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_12_fu_1820_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_tmp_V_3_fu_1836_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_15_fu_1770_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_10_fu_1859_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_2_fu_1775_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_49_fu_1872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_2_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_2_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_8_fu_1898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_4_fu_1890_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_4_fu_1880_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_6_fu_1912_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_7_fu_1915_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_17_fu_1928_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_s_fu_1941_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_37_fu_1949_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_36_fu_1938_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_6_fu_1953_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_44_fu_1934_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_47_fu_1959_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_18_fu_1963_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_50_fu_1969_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_3_fu_1444_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_2_fu_1973_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_6_fu_1545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_fu_1918_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_11_fu_2003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_3_fu_1923_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_52_fu_2016_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_3_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_3_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_9_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_6_fu_2034_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_6_fu_2024_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_8_fu_2056_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_9_fu_2059_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_22_fu_2072_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_11_fu_2085_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_43_fu_2093_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_42_fu_2082_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_8_fu_2097_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_51_fu_2078_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_52_fu_2103_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_23_fu_2107_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_53_fu_2113_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_5_fu_1601_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_1_fu_2117_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_13_fu_1702_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_25_fu_2062_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_12_fu_2147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_4_fu_2067_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_55_fu_2160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_4_fu_2155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_4_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_10_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_8_fu_2178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_8_fu_2168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1525_10_fu_2200_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1525_11_fu_2203_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln70_27_fu_2216_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln70_13_fu_2229_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_49_fu_2237_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_48_fu_2226_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln70_10_fu_2241_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_54_fu_2222_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_55_fu_2247_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln70_28_fu_2251_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_56_fu_2257_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1524_7_fu_1758_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_tmp_V_fu_2261_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_20_fu_1856_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_30_fu_2206_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_13_fu_2291_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_5_fu_2211_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_58_fu_2304_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_5_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1082_5_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln232_11_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln232_10_fu_2322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_10_fu_2312_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_11_fu_2336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_9_fu_2192_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_7_fu_2048_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_5_fu_1904_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_3_fu_1750_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_tmp_V_1_fu_1593_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_54 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_72 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_250 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_enable_operation_57 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_operation_283 : BOOLEAN;
    signal ap_enable_operation_60 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_enable_operation_316 : BOOLEAN;
    signal ap_enable_operation_79 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_344 : BOOLEAN;
    signal ap_enable_operation_81 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_enable_operation_373 : BOOLEAN;
    signal ap_enable_operation_83 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_enable_operation_402 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ISPPipeline_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    arrayidx20713367_load_0_1108_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_1108_fu_202 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_1108_fu_202 <= select_ln218_2_fu_1246_p3;
                end if;
            end if; 
        end if;
    end process;

    arrayidx20713367_load_0_2_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_2_fu_206 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_2_fu_206 <= select_ln218_4_fu_1404_p3;
                end if;
            end if; 
        end if;
    end process;

    arrayidx20713367_load_0_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    arrayidx20713367_load_0_fu_198 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    arrayidx20713367_load_0_fu_198 <= select_ln218_fu_1088_p3;
                end if;
            end if; 
        end if;
    end process;

    col_index_1_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    col_index_1_fu_158 <= ap_const_lv12_0;
                elsif (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    col_index_1_fu_158 <= col_index_fu_496_p2;
                end if;
            end if; 
        end if;
    end process;

    empty_101_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_101_fu_190 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_101_fu_190 <= select_ln218_3_fu_2140_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_102_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_102_fu_194 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_102_fu_194 <= select_ln218_5_fu_2284_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    empty_fu_186 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    empty_fu_186 <= select_ln218_1_fu_1996_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_210 <= ap_const_lv24_0;
                elsif (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten_fu_210 <= add_ln165_1_fu_442_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                arrayidx20713367_load_1_reg_2661 <= arrayidx20713367_load_0_1108_fu_202;
                arrayidx20713367_load_2_reg_2696 <= arrayidx20713367_load_0_2_fu_206;
                arrayidx20713367_load_reg_2626 <= arrayidx20713367_load_0_fu_198;
                cmp175_reg_2546_pp0_iter2_reg <= cmp175_reg_2546;
                cmp175_reg_2546_pp0_iter3_reg <= cmp175_reg_2546_pp0_iter2_reg;
                cmp191_reg_2550_pp0_iter2_reg <= cmp191_reg_2550;
                cmp191_reg_2550_pp0_iter3_reg <= cmp191_reg_2550_pp0_iter2_reg;
                icmp_ln179_reg_2535_pp0_iter2_reg <= icmp_ln179_reg_2535;
                icmp_ln179_reg_2535_pp0_iter3_reg <= icmp_ln179_reg_2535_pp0_iter2_reg;
                lhs_1_reg_2668 <= quatizer_in_V_4_fu_741_p2(17 downto 8);
                lhs_2_reg_2703 <= quatizer_in_V_3_fu_880_p2(17 downto 8);
                lhs_3_reg_2731 <= quatizer_in_V_2_fu_1023_p2(17 downto 8);
                lhs_4_reg_2758 <= quatizer_in_V_1_fu_1181_p2(17 downto 8);
                lhs_5_reg_2785 <= quatizer_in_V_fu_1339_p2(17 downto 8);
                lhs_reg_2633 <= quatizer_in_V_5_fu_602_p2(17 downto 8);
                q_err_3rd_local_V_10_reg_2655 <= q_err_3rd_local_V_10_fu_651_p3;
                q_err_3rd_local_V_6_reg_2780 <= q_err_3rd_local_V_6_fu_1231_p3;
                q_err_3rd_local_V_7_reg_2753 <= q_err_3rd_local_V_7_fu_1073_p3;
                q_err_3rd_local_V_8_reg_2725 <= q_err_3rd_local_V_8_fu_929_p3;
                q_err_3rd_local_V_9_reg_2690 <= q_err_3rd_local_V_9_fu_790_p3;
                q_err_3rd_local_V_reg_2807 <= q_err_3rd_local_V_fu_1389_p3;
                tmp_14_reg_2680 <= quatizer_in_V_4_fu_741_p2(16 downto 8);
                tmp_16_reg_2715 <= quatizer_in_V_3_fu_880_p2(16 downto 8);
                tmp_19_reg_2743 <= quatizer_in_V_2_fu_1023_p2(16 downto 8);
                tmp_22_reg_2770 <= quatizer_in_V_1_fu_1181_p2(16 downto 8);
                tmp_25_reg_2797 <= quatizer_in_V_fu_1339_p2(16 downto 8);
                tmp_41_reg_2638 <= add_ln200_1_fu_614_p2(7 downto 7);
                tmp_44_reg_2673 <= add_ln200_3_fu_753_p2(7 downto 7);
                tmp_47_reg_2708 <= add_ln200_5_fu_892_p2(7 downto 7);
                tmp_50_reg_2736 <= add_ln200_7_fu_1035_p2(7 downto 7);
                tmp_53_reg_2763 <= add_ln200_9_fu_1193_p2(7 downto 7);
                tmp_56_reg_2790 <= add_ln200_11_fu_1351_p2(7 downto 7);
                tmp_reg_2645 <= quatizer_in_V_5_fu_602_p2(16 downto 8);
                trunc_ln170_reg_2530_pp0_iter2_reg <= trunc_ln170_reg_2530;
                trunc_ln170_reg_2530_pp0_iter3_reg <= trunc_ln170_reg_2530_pp0_iter2_reg;
                trunc_ln674_10_reg_2802 <= trunc_ln674_10_fu_1385_p1;
                trunc_ln674_2_reg_2685 <= trunc_ln674_2_fu_786_p1;
                trunc_ln674_4_reg_2720 <= trunc_ln674_4_fu_925_p1;
                trunc_ln674_6_reg_2748 <= trunc_ln674_6_fu_1069_p1;
                trunc_ln674_8_reg_2775 <= trunc_ln674_8_fu_1227_p1;
                trunc_ln674_reg_2650 <= trunc_ln674_fu_647_p1;
                trunc_ln70_2_reg_2586 <= trunc_ln70_2_fu_517_p1;
                trunc_ln70_4_reg_2596 <= trunc_ln70_4_fu_521_p1;
                trunc_ln70_6_reg_2606 <= trunc_ln70_6_fu_525_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                arrayidx17918394_load_0130_fu_162 <= sum_tmp_V_5_fu_1522_p2(18 downto 4);
                arrayidx17918394_load_0_1100134_fu_166 <= sum_tmp_V_4_fu_1679_p2(18 downto 4);
                arrayidx17918394_load_0_1142_fu_174 <= sum_tmp_V_2_fu_1973_p2(16 downto 4);
                arrayidx17918394_load_0_1_1144_fu_178 <= sum_tmp_V_1_fu_2117_p2(16 downto 4);
                arrayidx17918394_load_0_1_2146_fu_182 <= sum_tmp_V_fu_2261_p2(16 downto 4);
                arrayidx17918394_load_0_2138_fu_170 <= sum_tmp_V_3_fu_1836_p2(18 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln165_fu_448_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp175_reg_2546 <= cmp175_fu_485_p2;
                cmp191_reg_2550 <= cmp191_fu_491_p2;
                icmp_ln179_reg_2535 <= icmp_ln179_fu_473_p2;
                    idxprom145_reg_2539(11 downto 0) <= idxprom145_fu_478_p1(11 downto 0);
                trunc_ln170_reg_2530 <= trunc_ln170_fu_469_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                offset_buffer_V_0_0_load_reg_2581 <= offset_buffer_V_0_0_q1;
                offset_buffer_V_1_0_load_reg_2591 <= offset_buffer_V_1_0_q1;
                offset_buffer_V_2_0_load_reg_2601 <= offset_buffer_V_2_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                read_word_V_fu_214 <= lsc_out_4200_dout;
            end if;
        end if;
    end process;
    idxprom145_reg_2539(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln165_1_fu_442_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_210) + unsigned(ap_const_lv24_1));
    add_ln200_10_fu_1345_p2 <= std_logic_vector(unsigned(trunc_ln70_16_fu_1323_p4) + unsigned(trunc_ln70_15_fu_1309_p4));
    add_ln200_11_fu_1351_p2 <= std_logic_vector(unsigned(add_ln200_10_fu_1345_p2) + unsigned(trunc_ln70_19_fu_1319_p1));
    add_ln200_1_fu_614_p2 <= std_logic_vector(unsigned(add_ln200_fu_608_p2) + unsigned(trunc_ln70_2_reg_2586));
    add_ln200_2_fu_747_p2 <= std_logic_vector(unsigned(trunc_ln70_9_fu_725_p4) + unsigned(trunc_ln70_8_fu_715_p4));
    add_ln200_3_fu_753_p2 <= std_logic_vector(unsigned(add_ln200_2_fu_747_p2) + unsigned(trunc_ln70_4_reg_2596));
    add_ln200_4_fu_886_p2 <= std_logic_vector(unsigned(trunc_ln70_10_fu_864_p4) + unsigned(trunc_ln70_s_fu_854_p4));
    add_ln200_5_fu_892_p2 <= std_logic_vector(unsigned(add_ln200_4_fu_886_p2) + unsigned(trunc_ln70_6_reg_2606));
    add_ln200_6_fu_1029_p2 <= std_logic_vector(unsigned(trunc_ln70_11_fu_993_p4) + unsigned(trunc_ln70_12_fu_1007_p4));
    add_ln200_7_fu_1035_p2 <= std_logic_vector(unsigned(add_ln200_6_fu_1029_p2) + unsigned(trunc_ln70_17_fu_1003_p1));
    add_ln200_8_fu_1187_p2 <= std_logic_vector(unsigned(trunc_ln70_14_fu_1165_p4) + unsigned(trunc_ln70_13_fu_1151_p4));
    add_ln200_9_fu_1193_p2 <= std_logic_vector(unsigned(add_ln200_8_fu_1187_p2) + unsigned(trunc_ln70_18_fu_1161_p1));
    add_ln200_fu_608_p2 <= std_logic_vector(unsigned(trunc_ln70_1_fu_582_p1) + unsigned(trunc_ln70_7_fu_586_p4));
    add_ln204_1_fu_1618_p2 <= std_logic_vector(unsigned(tmp_14_reg_2680) + unsigned(zext_ln1525_3_fu_1610_p1));
    add_ln204_2_fu_1775_p2 <= std_logic_vector(unsigned(tmp_16_reg_2715) + unsigned(zext_ln1525_5_fu_1767_p1));
    add_ln204_3_fu_1923_p2 <= std_logic_vector(unsigned(tmp_19_reg_2743) + unsigned(zext_ln1525_7_fu_1915_p1));
    add_ln204_4_fu_2067_p2 <= std_logic_vector(unsigned(tmp_22_reg_2770) + unsigned(zext_ln1525_9_fu_2059_p1));
    add_ln204_5_fu_2211_p2 <= std_logic_vector(unsigned(tmp_25_reg_2797) + unsigned(zext_ln1525_11_fu_2203_p1));
    add_ln204_fu_1461_p2 <= std_logic_vector(unsigned(tmp_reg_2645) + unsigned(zext_ln1525_1_fu_1453_p1));
    add_ln70_10_fu_874_p2 <= std_logic_vector(signed(sext_ln70_15_fu_843_p1) + signed(zext_ln70_2_fu_846_p1));
    add_ln70_12_fu_1820_p2 <= std_logic_vector(signed(sext_ln70_18_fu_1787_p1) + signed(sext_ln1524_8_fu_1761_p1));
    add_ln70_13_fu_1826_p2 <= std_logic_vector(signed(sext_ln70_34_fu_1791_p1) + signed(sext_ln70_38_fu_1816_p1));
    add_ln70_15_fu_1017_p2 <= std_logic_vector(unsigned(zext_ln70_3_fu_985_p1) + unsigned(sext_ln70_22_fu_989_p1));
    add_ln70_17_fu_1928_p2 <= std_logic_vector(signed(sext_ln70_5_fu_1492_p1) + signed(sext_ln70_4_fu_1481_p1));
    add_ln70_18_fu_1963_p2 <= std_logic_vector(signed(sext_ln70_44_fu_1934_p1) + signed(sext_ln70_47_fu_1959_p1));
    add_ln70_20_fu_1175_p2 <= std_logic_vector(signed(sext_ln70_26_fu_1139_p1) + signed(zext_ln70_4_fu_1143_p1));
    add_ln70_22_fu_2072_p2 <= std_logic_vector(signed(sext_ln70_14_fu_1649_p1) + signed(sext_ln70_12_fu_1638_p1));
    add_ln70_23_fu_2107_p2 <= std_logic_vector(signed(sext_ln70_51_fu_2078_p1) + signed(sext_ln70_52_fu_2103_p1));
    add_ln70_25_fu_1333_p2 <= std_logic_vector(signed(sext_ln70_31_fu_1297_p1) + signed(zext_ln70_5_fu_1301_p1));
    add_ln70_27_fu_2216_p2 <= std_logic_vector(signed(sext_ln70_24_fu_1806_p1) + signed(sext_ln70_23_fu_1795_p1));
    add_ln70_28_fu_2251_p2 <= std_logic_vector(signed(sext_ln70_54_fu_2222_p1) + signed(sext_ln70_55_fu_2247_p1));
    add_ln70_2_fu_1506_p2 <= std_logic_vector(signed(sext_ln70_2_fu_1473_p1) + signed(sext_ln1524_4_fu_1447_p1));
    add_ln70_3_fu_1512_p2 <= std_logic_vector(signed(sext_ln70_3_fu_1477_p1) + signed(sext_ln70_7_fu_1502_p1));
    add_ln70_5_fu_735_p2 <= std_logic_vector(signed(sext_ln70_8_fu_704_p1) + signed(zext_ln70_1_fu_707_p1));
    add_ln70_7_fu_1663_p2 <= std_logic_vector(signed(sext_ln70_10_fu_1630_p1) + signed(sext_ln1524_6_fu_1604_p1));
    add_ln70_8_fu_1669_p2 <= std_logic_vector(signed(sext_ln70_17_fu_1634_p1) + signed(sext_ln70_19_fu_1659_p1));
    add_ln70_fu_596_p2 <= std_logic_vector(unsigned(zext_ln70_fu_574_p1) + unsigned(sext_ln70_1_fu_578_p1));

    aecin_4202_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, aecin_4202_full_n, icmp_ln179_reg_2535_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            aecin_4202_blk_n <= aecin_4202_full_n;
        else 
            aecin_4202_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    aecin_4202_din <= (((((out_tmp_V_11_fu_2336_p3 & out_tmp_V_9_fu_2192_p3) & out_tmp_V_7_fu_2048_p3) & out_tmp_V_5_fu_1904_p3) & out_tmp_V_3_fu_1750_p3) & out_tmp_V_1_fu_1593_p3);

    aecin_4202_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln179_reg_2535_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            aecin_4202_write <= ap_const_logic_1;
        else 
            aecin_4202_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2535, aecin_4202_full_n, icmp_ln179_reg_2535_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2535 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2535, aecin_4202_full_n, icmp_ln179_reg_2535_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2535 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, lsc_out_4200_empty_n, icmp_ln179_reg_2535, aecin_4202_full_n, icmp_ln179_reg_2535_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_0 = aecin_4202_full_n)) or ((icmp_ln179_reg_2535 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(lsc_out_4200_empty_n, icmp_ln179_reg_2535)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln179_reg_2535 = ap_const_lv1_1) and (lsc_out_4200_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(aecin_4202_full_n, icmp_ln179_reg_2535_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((icmp_ln179_reg_2535_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_0 = aecin_4202_full_n));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln165_fu_448_p2)
    begin
        if (((icmp_ln165_fu_448_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

        ap_enable_operation_154 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_179 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_204 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_250_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_250 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_283_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_283 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_316_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_316 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_344_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_344 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_373_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_373 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_402_assign_proc : process(cmp175_reg_2546_pp0_iter3_reg)
    begin
                ap_enable_operation_402 <= (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_54_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_54 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_57_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_57 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_60_assign_proc : process(icmp_ln165_fu_448_p2)
    begin
                ap_enable_operation_60 <= (icmp_ln165_fu_448_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_72 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_74 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_76 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_79 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_81 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_83 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    cmp175_fu_485_p2 <= "0" when (select_ln177_fu_461_p3 = ap_const_lv12_0) else "1";
    cmp191_fu_491_p2 <= "1" when (select_ln177_fu_461_p3 = trunc_ln) else "0";
    col_index_fu_496_p2 <= std_logic_vector(unsigned(select_ln177_fu_461_p3) + unsigned(ap_const_lv12_1));
    icmp_ln165_fu_448_p2 <= "1" when (indvar_flatten_fu_210 = mul_ln165) else "0";
    icmp_ln170_fu_456_p2 <= "1" when (col_index_1_fu_158 = add_ln165) else "0";
    icmp_ln179_fu_473_p2 <= "1" when (unsigned(select_ln177_fu_461_p3) < unsigned(trunc_ln)) else "0";
    idxprom145_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln177_fu_461_p3),64));
    idxprom186_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub185_fu_1429_p2),64));
    in_pixel_1_fu_662_p4 <= read_word_V_fu_214(31 downto 16);
    in_pixel_2_fu_801_p4 <= read_word_V_fu_214(47 downto 32);
    in_pixel_3_fu_937_p4 <= read_word_V_fu_214(63 downto 48);
    in_pixel_4_fu_1095_p4 <= read_word_V_fu_214(79 downto 64);
    in_pixel_5_fu_1253_p4 <= read_word_V_fu_214(95 downto 80);
    in_pixel_fu_535_p1 <= read_word_V_fu_214(16 - 1 downto 0);

    lsc_out_4200_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, lsc_out_4200_empty_n, icmp_ln179_reg_2535, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln179_reg_2535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lsc_out_4200_blk_n <= lsc_out_4200_empty_n;
        else 
            lsc_out_4200_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lsc_out_4200_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln179_reg_2535, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln179_reg_2535 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lsc_out_4200_read <= ap_const_logic_1;
        else 
            lsc_out_4200_read <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_0_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_0_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_0_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_0_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_0_d0 <= arrayidx17918394_load_0130_fu_162;

    offset_buffer_V_0_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_0_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_1_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_0_1_address1 <= idxprom145_reg_2539(11 - 1 downto 0);

    offset_buffer_V_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_0_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_0_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_0_1_d0 <= arrayidx17918394_load_0_1142_fu_174;

    offset_buffer_V_0_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_0_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_0_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_1_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_1_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_1_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_0_d0 <= arrayidx17918394_load_0_1100134_fu_166;

    offset_buffer_V_1_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_1_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_1_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_1_1_address1 <= idxprom145_reg_2539(11 - 1 downto 0);

    offset_buffer_V_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_1_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_1_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_1_1_d0 <= arrayidx17918394_load_0_1_1144_fu_178;

    offset_buffer_V_1_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_1_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_0_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_2_0_address1 <= idxprom145_fu_478_p1(11 - 1 downto 0);

    offset_buffer_V_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_2_0_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            offset_buffer_V_2_0_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_0_d0 <= arrayidx17918394_load_0_2138_fu_170;

    offset_buffer_V_2_0_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_2_0_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_1_address0 <= idxprom186_fu_1434_p1(11 - 1 downto 0);
    offset_buffer_V_2_1_address1 <= idxprom145_reg_2539(11 - 1 downto 0);

    offset_buffer_V_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            offset_buffer_V_2_1_ce0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            offset_buffer_V_2_1_ce1 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    offset_buffer_V_2_1_d0 <= arrayidx17918394_load_0_1_2146_fu_182;

    offset_buffer_V_2_1_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, cmp175_reg_2546_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (cmp175_reg_2546_pp0_iter3_reg = ap_const_lv1_1))) then 
            offset_buffer_V_2_1_we0 <= ap_const_logic_1;
        else 
            offset_buffer_V_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1082_1_fu_1730_p2 <= (tmp_46_fu_1718_p3 or or_ln232_1_fu_1713_p2);
    or_ln1082_2_fu_1884_p2 <= (tmp_49_fu_1872_p3 or or_ln232_2_fu_1867_p2);
    or_ln1082_3_fu_2028_p2 <= (tmp_52_fu_2016_p3 or or_ln232_3_fu_2011_p2);
    or_ln1082_4_fu_2172_p2 <= (tmp_55_fu_2160_p3 or or_ln232_4_fu_2155_p2);
    or_ln1082_5_fu_2316_p2 <= (tmp_58_fu_2304_p3 or or_ln232_5_fu_2299_p2);
    or_ln1082_fu_1573_p2 <= (tmp_43_fu_1561_p3 or or_ln232_fu_1556_p2);
    or_ln232_10_fu_2186_p2 <= (or_ln232_4_fu_2155_p2 or or_ln1082_4_fu_2172_p2);
    or_ln232_11_fu_2330_p2 <= (or_ln232_5_fu_2299_p2 or or_ln1082_5_fu_2316_p2);
    or_ln232_1_fu_1713_p2 <= (p_Result_9_fu_1705_p3 or cmp191_reg_2550_pp0_iter3_reg);
    or_ln232_2_fu_1867_p2 <= (p_Result_10_fu_1859_p3 or cmp191_reg_2550_pp0_iter3_reg);
    or_ln232_3_fu_2011_p2 <= (p_Result_11_fu_2003_p3 or cmp191_reg_2550_pp0_iter3_reg);
    or_ln232_4_fu_2155_p2 <= (p_Result_12_fu_2147_p3 or cmp191_reg_2550_pp0_iter3_reg);
    or_ln232_5_fu_2299_p2 <= (p_Result_13_fu_2291_p3 or cmp191_reg_2550_pp0_iter3_reg);
    or_ln232_6_fu_1587_p2 <= (or_ln232_fu_1556_p2 or or_ln1082_fu_1573_p2);
    or_ln232_7_fu_1744_p2 <= (or_ln232_1_fu_1713_p2 or or_ln1082_1_fu_1730_p2);
    or_ln232_8_fu_1898_p2 <= (or_ln232_2_fu_1867_p2 or or_ln1082_2_fu_1884_p2);
    or_ln232_9_fu_2042_p2 <= (or_ln232_3_fu_2011_p2 or or_ln1082_3_fu_2028_p2);
    or_ln232_fu_1556_p2 <= (p_Result_8_fu_1548_p3 or cmp191_reg_2550_pp0_iter3_reg);
    out_tmp_V_10_fu_2312_p1 <= p_Val2_30_fu_2206_p2(8 - 1 downto 0);
    out_tmp_V_11_fu_2336_p3 <= 
        select_ln232_10_fu_2322_p3 when (or_ln232_11_fu_2330_p2(0) = '1') else 
        out_tmp_V_10_fu_2312_p1;
    out_tmp_V_1_fu_1593_p3 <= 
        select_ln232_fu_1579_p3 when (or_ln232_6_fu_1587_p2(0) = '1') else 
        out_tmp_V_fu_1569_p1;
    out_tmp_V_2_fu_1726_p1 <= p_Val2_10_fu_1613_p2(8 - 1 downto 0);
    out_tmp_V_3_fu_1750_p3 <= 
        select_ln232_2_fu_1736_p3 when (or_ln232_7_fu_1744_p2(0) = '1') else 
        out_tmp_V_2_fu_1726_p1;
    out_tmp_V_4_fu_1880_p1 <= p_Val2_15_fu_1770_p2(8 - 1 downto 0);
    out_tmp_V_5_fu_1904_p3 <= 
        select_ln232_4_fu_1890_p3 when (or_ln232_8_fu_1898_p2(0) = '1') else 
        out_tmp_V_4_fu_1880_p1;
    out_tmp_V_6_fu_2024_p1 <= p_Val2_20_fu_1918_p2(8 - 1 downto 0);
    out_tmp_V_7_fu_2048_p3 <= 
        select_ln232_6_fu_2034_p3 when (or_ln232_9_fu_2042_p2(0) = '1') else 
        out_tmp_V_6_fu_2024_p1;
    out_tmp_V_8_fu_2168_p1 <= p_Val2_25_fu_2062_p2(8 - 1 downto 0);
    out_tmp_V_9_fu_2192_p3 <= 
        select_ln232_8_fu_2178_p3 when (or_ln232_10_fu_2186_p2(0) = '1') else 
        out_tmp_V_8_fu_2168_p1;
    out_tmp_V_fu_1569_p1 <= p_Val2_5_fu_1456_p2(8 - 1 downto 0);
    p_Result_10_fu_1859_p3 <= p_Val2_15_fu_1770_p2(9 downto 9);
    p_Result_11_fu_2003_p3 <= p_Val2_20_fu_1918_p2(9 downto 9);
    p_Result_12_fu_2147_p3 <= p_Val2_25_fu_2062_p2(9 downto 9);
    p_Result_13_fu_2291_p3 <= p_Val2_30_fu_2206_p2(9 downto 9);
    p_Result_8_fu_1548_p3 <= p_Val2_5_fu_1456_p2(9 downto 9);
    p_Result_9_fu_1705_p3 <= p_Val2_10_fu_1613_p2(9 downto 9);
    p_Val2_10_fu_1613_p2 <= std_logic_vector(unsigned(lhs_1_reg_2668) + unsigned(zext_ln1525_2_fu_1607_p1));
    p_Val2_15_fu_1770_p2 <= std_logic_vector(unsigned(lhs_2_reg_2703) + unsigned(zext_ln1525_4_fu_1764_p1));
    p_Val2_20_fu_1918_p2 <= std_logic_vector(unsigned(lhs_3_reg_2731) + unsigned(zext_ln1525_6_fu_1912_p1));
    p_Val2_25_fu_2062_p2 <= std_logic_vector(unsigned(lhs_4_reg_2758) + unsigned(zext_ln1525_8_fu_2056_p1));
    p_Val2_30_fu_2206_p2 <= std_logic_vector(unsigned(lhs_5_reg_2785) + unsigned(zext_ln1525_10_fu_2200_p1));
    p_Val2_5_fu_1456_p2 <= std_logic_vector(unsigned(lhs_reg_2633) + unsigned(zext_ln1525_fu_1450_p1));
    q_2nd_err_scale7_1_fu_1123_p2 <= std_logic_vector(signed(sext_ln70_40_fu_1119_p1) - signed(sext_ln70_39_fu_1105_p1));
    q_2nd_err_scale7_2_fu_965_p2 <= std_logic_vector(signed(sext_ln70_33_fu_961_p1) - signed(sext_ln70_29_fu_947_p1));
    q_2nd_err_scale7_3_fu_827_p2 <= std_logic_vector(unsigned(shl_ln70_6_fu_819_p3) - unsigned(sext_ln1524_2_fu_811_p1));
    q_2nd_err_scale7_4_fu_688_p2 <= std_logic_vector(unsigned(shl_ln70_3_fu_680_p3) - unsigned(sext_ln1524_1_fu_672_p1));
    q_2nd_err_scale7_5_fu_555_p2 <= std_logic_vector(unsigned(shl_ln_fu_547_p3) - unsigned(sext_ln1524_fu_539_p1));
    q_2nd_err_scale7_fu_1281_p2 <= std_logic_vector(signed(sext_ln70_46_fu_1277_p1) - signed(sext_ln70_45_fu_1263_p1));
    q_2nd_err_scale7by16_1_fu_694_p4 <= q_2nd_err_scale7_4_fu_688_p2(17 downto 4);
    q_2nd_err_scale7by16_2_fu_833_p4 <= q_2nd_err_scale7_3_fu_827_p2(17 downto 4);
    q_2nd_err_scale7by16_fu_561_p4 <= q_2nd_err_scale7_5_fu_555_p2(17 downto 4);
    q_err_3rd_local_V_10_fu_651_p3 <= (tmp_41_fu_629_p3 & trunc_ln674_fu_647_p1);
    q_err_3rd_local_V_6_fu_1231_p3 <= (tmp_53_fu_1209_p3 & trunc_ln674_8_fu_1227_p1);
    q_err_3rd_local_V_7_fu_1073_p3 <= (tmp_50_fu_1051_p3 & trunc_ln674_6_fu_1069_p1);
    q_err_3rd_local_V_8_fu_929_p3 <= (tmp_47_fu_907_p3 & trunc_ln674_4_fu_925_p1);
    q_err_3rd_local_V_9_fu_790_p3 <= (tmp_44_fu_768_p3 & trunc_ln674_2_fu_786_p1);
    q_err_3rd_local_V_fu_1389_p3 <= (tmp_56_fu_1367_p3 & trunc_ln674_10_fu_1385_p1);
    quatizer_in_V_1_fu_1181_p2 <= std_logic_vector(unsigned(add_ln70_20_fu_1175_p2) + unsigned(sext_ln70_27_fu_1147_p1));
    quatizer_in_V_2_fu_1023_p2 <= std_logic_vector(unsigned(add_ln70_15_fu_1017_p2) + unsigned(sext_ln70_21_fu_981_p1));
    quatizer_in_V_3_fu_880_p2 <= std_logic_vector(unsigned(add_ln70_10_fu_874_p2) + unsigned(sext_ln70_16_fu_850_p1));
    quatizer_in_V_4_fu_741_p2 <= std_logic_vector(unsigned(add_ln70_5_fu_735_p2) + unsigned(sext_ln70_9_fu_711_p1));
    quatizer_in_V_5_fu_602_p2 <= std_logic_vector(unsigned(add_ln70_fu_596_p2) + unsigned(sext_ln70_fu_571_p1));
    quatizer_in_V_fu_1339_p2 <= std_logic_vector(unsigned(add_ln70_25_fu_1333_p2) + unsigned(sext_ln70_32_fu_1305_p1));
    select_ln177_fu_461_p3 <= 
        ap_const_lv12_0 when (icmp_ln170_fu_456_p2(0) = '1') else 
        col_index_1_fu_158;
    select_ln218_1_fu_1996_p3 <= 
        empty_fu_186 when (cmp191_reg_2550_pp0_iter3_reg(0) = '1') else 
        sext_ln70_6_fu_1545_p1;
    select_ln218_2_fu_1246_p3 <= 
        arrayidx20713367_load_0_1108_fu_202 when (cmp191_reg_2550_pp0_iter2_reg(0) = '1') else 
        sext_ln70_30_fu_1242_p1;
    select_ln218_3_fu_2140_p3 <= 
        empty_101_fu_190 when (cmp191_reg_2550_pp0_iter3_reg(0) = '1') else 
        sext_ln70_13_fu_1702_p1;
    select_ln218_4_fu_1404_p3 <= 
        arrayidx20713367_load_0_2_fu_206 when (cmp191_reg_2550_pp0_iter2_reg(0) = '1') else 
        sext_ln70_35_fu_1400_p1;
    select_ln218_5_fu_2284_p3 <= 
        empty_102_fu_194 when (cmp191_reg_2550_pp0_iter3_reg(0) = '1') else 
        sext_ln70_20_fu_1856_p1;
    select_ln218_fu_1088_p3 <= 
        arrayidx20713367_load_0_fu_198 when (cmp191_reg_2550_pp0_iter2_reg(0) = '1') else 
        sext_ln70_25_fu_1084_p1;
    select_ln232_10_fu_2322_p3 <= 
        ap_const_lv8_0 when (or_ln232_5_fu_2299_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_2_fu_1736_p3 <= 
        ap_const_lv8_0 when (or_ln232_1_fu_1713_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_4_fu_1890_p3 <= 
        ap_const_lv8_0 when (or_ln232_2_fu_1867_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_6_fu_2034_p3 <= 
        ap_const_lv8_0 when (or_ln232_3_fu_2011_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_8_fu_2178_p3 <= 
        ap_const_lv8_0 when (or_ln232_4_fu_2155_p2(0) = '1') else 
        ap_const_lv8_FF;
    select_ln232_fu_1579_p3 <= 
        ap_const_lv8_0 when (or_ln232_fu_1556_p2(0) = '1') else 
        ap_const_lv8_FF;
    sext_ln1524_1_fu_672_p0 <= arrayidx20713367_load_0_1108_fu_202;
        sext_ln1524_1_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_1_fu_672_p0),18));

    sext_ln1524_2_fu_811_p0 <= arrayidx20713367_load_0_2_fu_206;
        sext_ln1524_2_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_2_fu_811_p0),18));

        sext_ln1524_3_fu_1444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_reg_2626),17));

        sext_ln1524_4_fu_1447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_reg_2626),19));

        sext_ln1524_5_fu_1601_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_1_reg_2661),17));

        sext_ln1524_6_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_1_reg_2661),19));

        sext_ln1524_7_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_2_reg_2696),17));

        sext_ln1524_8_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(arrayidx20713367_load_2_reg_2696),19));

    sext_ln1524_fu_539_p0 <= arrayidx20713367_load_0_fu_198;
        sext_ln1524_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1524_fu_539_p0),18));

        sext_ln70_10_fu_1630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_4_fu_1623_p3),19));

        sext_ln70_11_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_3_fu_1512_p2),19));

        sext_ln70_12_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_reg_2690),12));

        sext_ln70_13_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_reg_2690),16));

        sext_ln70_14_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_5_fu_1641_p4),12));

        sext_ln70_15_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_2_0_load_reg_2601),18));

        sext_ln70_16_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_2_fu_833_p4),18));

    sext_ln70_17_fu_1634_p0 <= empty_101_fu_190;
        sext_ln70_17_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_17_fu_1634_p0),17));

        sext_ln70_18_fu_1787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_7_fu_1780_p3),19));

        sext_ln70_19_fu_1659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_2_fu_1653_p2),17));

        sext_ln70_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_fu_561_p4),18));

        sext_ln70_20_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_reg_2725),16));

    sext_ln70_21_fu_981_p0 <= offset_buffer_V_0_1_q1;
        sext_ln70_21_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_21_fu_981_p0),18));

        sext_ln70_22_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_971_p4),18));

        sext_ln70_23_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_reg_2725),12));

        sext_ln70_24_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_8_fu_1798_p4),12));

        sext_ln70_25_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_7_fu_1073_p3),16));

    sext_ln70_26_fu_1139_p0 <= offset_buffer_V_1_1_q1;
        sext_ln70_26_fu_1139_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_26_fu_1139_p0),18));

        sext_ln70_27_fu_1147_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_1129_p4),18));

        sext_ln70_28_fu_1675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_8_fu_1669_p2),19));

        sext_ln70_29_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_fu_651_p3),13));

        sext_ln70_2_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_1_fu_1466_p3),19));

        sext_ln70_30_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_6_fu_1231_p3),16));

    sext_ln70_31_fu_1297_p0 <= offset_buffer_V_2_1_q1;
        sext_ln70_31_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_31_fu_1297_p0),18));

        sext_ln70_32_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_24_fu_1287_p4),18));

        sext_ln70_33_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_9_fu_951_p4),13));

    sext_ln70_34_fu_1791_p0 <= empty_102_fu_194;
        sext_ln70_34_fu_1791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_34_fu_1791_p0),17));

        sext_ln70_35_fu_1400_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_fu_1389_p3),16));

        sext_ln70_36_fu_1938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_7_reg_2753),12));

        sext_ln70_37_fu_1949_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_s_fu_1941_p4),12));

        sext_ln70_38_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_4_fu_1810_p2),17));

        sext_ln70_39_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_9_fu_790_p3),13));

    sext_ln70_3_fu_1477_p0 <= empty_fu_186;
        sext_ln70_3_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln70_3_fu_1477_p0),17));

        sext_ln70_40_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_10_fu_1109_p4),13));

        sext_ln70_41_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_13_fu_1826_p2),19));

        sext_ln70_42_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_6_reg_2780),12));

        sext_ln70_43_fu_2093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_11_fu_2085_p4),12));

        sext_ln70_44_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_17_fu_1928_p2),13));

        sext_ln70_45_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_8_fu_929_p3),13));

        sext_ln70_46_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_12_fu_1267_p4),13));

        sext_ln70_47_fu_1959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_6_fu_1953_p2),13));

        sext_ln70_48_fu_2226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_reg_2807),12));

        sext_ln70_49_fu_2237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_13_fu_2229_p4),12));

        sext_ln70_4_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_reg_2655),12));

        sext_ln70_50_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_18_fu_1963_p2),17));

        sext_ln70_51_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_22_fu_2072_p2),13));

        sext_ln70_52_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_8_fu_2097_p2),13));

        sext_ln70_53_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_23_fu_2107_p2),17));

        sext_ln70_54_fu_2222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_27_fu_2216_p2),13));

        sext_ln70_55_fu_2247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_10_fu_2241_p2),13));

        sext_ln70_56_fu_2257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_28_fu_2251_p2),17));

        sext_ln70_5_fu_1492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln70_2_fu_1484_p4),12));

        sext_ln70_6_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_err_3rd_local_V_10_reg_2655),16));

        sext_ln70_7_fu_1502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln70_fu_1496_p2),17));

        sext_ln70_8_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_1_0_load_reg_2591),18));

        sext_ln70_9_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(q_2nd_err_scale7by16_1_fu_694_p4),18));

        sext_ln70_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(offset_buffer_V_0_0_load_reg_2581),18));

    shl_ln70_10_fu_1109_p4 <= ((tmp_44_fu_768_p3 & trunc_ln674_2_fu_786_p1) & ap_const_lv3_0);
    shl_ln70_11_fu_2085_p4 <= ((tmp_53_reg_2763 & trunc_ln674_8_reg_2775) & ap_const_lv2_0);
    shl_ln70_12_fu_1267_p4 <= ((tmp_47_fu_907_p3 & trunc_ln674_4_fu_925_p1) & ap_const_lv3_0);
    shl_ln70_13_fu_2229_p4 <= ((tmp_56_reg_2790 & trunc_ln674_10_reg_2802) & ap_const_lv2_0);
    shl_ln70_1_fu_1466_p3 <= (arrayidx20713367_load_reg_2626 & ap_const_lv2_0);
    shl_ln70_2_fu_1484_p4 <= ((tmp_41_reg_2638 & trunc_ln674_reg_2650) & ap_const_lv2_0);
    shl_ln70_3_fu_680_p3 <= (trunc_ln70_3_fu_676_p1 & ap_const_lv3_0);
    shl_ln70_4_fu_1623_p3 <= (arrayidx20713367_load_1_reg_2661 & ap_const_lv2_0);
    shl_ln70_5_fu_1641_p4 <= ((tmp_44_reg_2673 & trunc_ln674_2_reg_2685) & ap_const_lv2_0);
    shl_ln70_6_fu_819_p3 <= (trunc_ln70_5_fu_815_p1 & ap_const_lv3_0);
    shl_ln70_7_fu_1780_p3 <= (arrayidx20713367_load_2_reg_2696 & ap_const_lv2_0);
    shl_ln70_8_fu_1798_p4 <= ((tmp_47_reg_2708 & trunc_ln674_4_reg_2720) & ap_const_lv2_0);
    shl_ln70_9_fu_951_p4 <= ((tmp_41_fu_629_p3 & trunc_ln674_fu_647_p1) & ap_const_lv3_0);
    shl_ln70_s_fu_1941_p4 <= ((tmp_50_reg_2736 & trunc_ln674_6_reg_2748) & ap_const_lv2_0);
    shl_ln_fu_547_p3 <= (trunc_ln70_fu_543_p1 & ap_const_lv3_0);
    sub185_fu_1429_p2 <= std_logic_vector(unsigned(trunc_ln170_reg_2530_pp0_iter3_reg) + unsigned(ap_const_lv11_7FF));
    sub_ln70_10_fu_2241_p2 <= std_logic_vector(signed(sext_ln70_49_fu_2237_p1) - signed(sext_ln70_48_fu_2226_p1));
    sub_ln70_2_fu_1653_p2 <= std_logic_vector(signed(sext_ln70_14_fu_1649_p1) - signed(sext_ln70_12_fu_1638_p1));
    sub_ln70_4_fu_1810_p2 <= std_logic_vector(signed(sext_ln70_24_fu_1806_p1) - signed(sext_ln70_23_fu_1795_p1));
    sub_ln70_6_fu_1953_p2 <= std_logic_vector(signed(sext_ln70_37_fu_1949_p1) - signed(sext_ln70_36_fu_1938_p1));
    sub_ln70_8_fu_2097_p2 <= std_logic_vector(signed(sext_ln70_43_fu_2093_p1) - signed(sext_ln70_42_fu_2082_p1));
    sub_ln70_fu_1496_p2 <= std_logic_vector(signed(sext_ln70_5_fu_1492_p1) - signed(sext_ln70_4_fu_1481_p1));
    sum_tmp_V_1_fu_2117_p2 <= std_logic_vector(signed(sext_ln70_53_fu_2113_p1) + signed(sext_ln1524_5_fu_1601_p1));
    sum_tmp_V_2_fu_1973_p2 <= std_logic_vector(signed(sext_ln70_50_fu_1969_p1) + signed(sext_ln1524_3_fu_1444_p1));
    sum_tmp_V_3_fu_1836_p2 <= std_logic_vector(signed(sext_ln70_41_fu_1832_p1) + signed(add_ln70_12_fu_1820_p2));
    sum_tmp_V_4_fu_1679_p2 <= std_logic_vector(signed(sext_ln70_28_fu_1675_p1) + signed(add_ln70_7_fu_1663_p2));
    sum_tmp_V_5_fu_1522_p2 <= std_logic_vector(signed(sext_ln70_11_fu_1518_p1) + signed(add_ln70_2_fu_1506_p2));
    sum_tmp_V_fu_2261_p2 <= std_logic_vector(signed(sext_ln70_56_fu_2257_p1) + signed(sext_ln1524_7_fu_1758_p1));
    tmp_18_fu_971_p4 <= q_2nd_err_scale7_2_fu_965_p2(12 downto 4);
    tmp_21_fu_1129_p4 <= q_2nd_err_scale7_1_fu_1123_p2(12 downto 4);
    tmp_24_fu_1287_p4 <= q_2nd_err_scale7_fu_1281_p2(12 downto 4);
    tmp_41_fu_629_p3 <= add_ln200_1_fu_614_p2(7 downto 7);
    tmp_43_fu_1561_p3 <= add_ln204_fu_1461_p2(8 downto 8);
    tmp_44_fu_768_p3 <= add_ln200_3_fu_753_p2(7 downto 7);
    tmp_46_fu_1718_p3 <= add_ln204_1_fu_1618_p2(8 downto 8);
    tmp_47_fu_907_p3 <= add_ln200_5_fu_892_p2(7 downto 7);
    tmp_49_fu_1872_p3 <= add_ln204_2_fu_1775_p2(8 downto 8);
    tmp_50_fu_1051_p3 <= add_ln200_7_fu_1035_p2(7 downto 7);
    tmp_52_fu_2016_p3 <= add_ln204_3_fu_1923_p2(8 downto 8);
    tmp_53_fu_1209_p3 <= add_ln200_9_fu_1193_p2(7 downto 7);
    tmp_55_fu_2160_p3 <= add_ln204_4_fu_2067_p2(8 downto 8);
    tmp_56_fu_1367_p3 <= add_ln200_11_fu_1351_p2(7 downto 7);
    tmp_58_fu_2304_p3 <= add_ln204_5_fu_2211_p2(8 downto 8);
    trunc_ln170_fu_469_p1 <= select_ln177_fu_461_p3(11 - 1 downto 0);
    trunc_ln674_10_fu_1385_p1 <= quatizer_in_V_fu_1339_p2(8 - 1 downto 0);
    trunc_ln674_2_fu_786_p1 <= quatizer_in_V_4_fu_741_p2(8 - 1 downto 0);
    trunc_ln674_4_fu_925_p1 <= quatizer_in_V_3_fu_880_p2(8 - 1 downto 0);
    trunc_ln674_6_fu_1069_p1 <= quatizer_in_V_2_fu_1023_p2(8 - 1 downto 0);
    trunc_ln674_8_fu_1227_p1 <= quatizer_in_V_1_fu_1181_p2(8 - 1 downto 0);
    trunc_ln674_fu_647_p1 <= quatizer_in_V_5_fu_602_p2(8 - 1 downto 0);
    trunc_ln70_10_fu_864_p4 <= q_2nd_err_scale7_3_fu_827_p2(11 downto 4);
    trunc_ln70_11_fu_993_p4 <= read_word_V_fu_214(55 downto 48);
    trunc_ln70_12_fu_1007_p4 <= q_2nd_err_scale7_2_fu_965_p2(11 downto 4);
    trunc_ln70_13_fu_1151_p4 <= read_word_V_fu_214(71 downto 64);
    trunc_ln70_14_fu_1165_p4 <= q_2nd_err_scale7_1_fu_1123_p2(11 downto 4);
    trunc_ln70_15_fu_1309_p4 <= read_word_V_fu_214(87 downto 80);
    trunc_ln70_16_fu_1323_p4 <= q_2nd_err_scale7_fu_1281_p2(11 downto 4);
    trunc_ln70_17_fu_1003_p0 <= offset_buffer_V_0_1_q1;
    trunc_ln70_17_fu_1003_p1 <= trunc_ln70_17_fu_1003_p0(8 - 1 downto 0);
    trunc_ln70_18_fu_1161_p0 <= offset_buffer_V_1_1_q1;
    trunc_ln70_18_fu_1161_p1 <= trunc_ln70_18_fu_1161_p0(8 - 1 downto 0);
    trunc_ln70_19_fu_1319_p0 <= offset_buffer_V_2_1_q1;
    trunc_ln70_19_fu_1319_p1 <= trunc_ln70_19_fu_1319_p0(8 - 1 downto 0);
    trunc_ln70_1_fu_582_p1 <= read_word_V_fu_214(8 - 1 downto 0);
    trunc_ln70_2_fu_517_p0 <= offset_buffer_V_0_0_q1;
    trunc_ln70_2_fu_517_p1 <= trunc_ln70_2_fu_517_p0(8 - 1 downto 0);
    trunc_ln70_3_fu_676_p0 <= arrayidx20713367_load_0_1108_fu_202;
    trunc_ln70_3_fu_676_p1 <= trunc_ln70_3_fu_676_p0(15 - 1 downto 0);
    trunc_ln70_4_fu_521_p0 <= offset_buffer_V_1_0_q1;
    trunc_ln70_4_fu_521_p1 <= trunc_ln70_4_fu_521_p0(8 - 1 downto 0);
    trunc_ln70_5_fu_815_p0 <= arrayidx20713367_load_0_2_fu_206;
    trunc_ln70_5_fu_815_p1 <= trunc_ln70_5_fu_815_p0(15 - 1 downto 0);
    trunc_ln70_6_fu_525_p0 <= offset_buffer_V_2_0_q1;
    trunc_ln70_6_fu_525_p1 <= trunc_ln70_6_fu_525_p0(8 - 1 downto 0);
    trunc_ln70_7_fu_586_p4 <= q_2nd_err_scale7_5_fu_555_p2(11 downto 4);
    trunc_ln70_8_fu_715_p4 <= read_word_V_fu_214(23 downto 16);
    trunc_ln70_9_fu_725_p4 <= q_2nd_err_scale7_4_fu_688_p2(11 downto 4);
    trunc_ln70_fu_543_p0 <= arrayidx20713367_load_0_fu_198;
    trunc_ln70_fu_543_p1 <= trunc_ln70_fu_543_p0(15 - 1 downto 0);
    trunc_ln70_s_fu_854_p4 <= read_word_V_fu_214(39 downto 32);
    zext_ln1525_10_fu_2200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_2790),10));
    zext_ln1525_11_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_2790),9));
    zext_ln1525_1_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_2638),9));
    zext_ln1525_2_fu_1607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_reg_2673),10));
    zext_ln1525_3_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_reg_2673),9));
    zext_ln1525_4_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_2708),10));
    zext_ln1525_5_fu_1767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_reg_2708),9));
    zext_ln1525_6_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_2736),10));
    zext_ln1525_7_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_2736),9));
    zext_ln1525_8_fu_2056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_2763),10));
    zext_ln1525_9_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_2763),9));
    zext_ln1525_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_2638),10));
    zext_ln70_1_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_1_fu_662_p4),18));
    zext_ln70_2_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_2_fu_801_p4),18));
    zext_ln70_3_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_3_fu_937_p4),18));
    zext_ln70_4_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_4_fu_1095_p4),18));
    zext_ln70_5_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_5_fu_1253_p4),18));
    zext_ln70_fu_574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_pixel_fu_535_p1),18));
end behav;
