//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Sun Nov 14 21:14:22 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_mixer.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_volume.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_core.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_ram.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_register.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_tone_generator.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_for_cartridge.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_selector.v"
//file8 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_0,n3_27_1,n3_29_2,n3_31_3,n3_33_4,n3_35_5,n3_37_6,n3_39,n3_41_7,n3_43_8,n3_45_9,n3_47_10);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_0;
output n3_27_1;
output n3_29_2;
output n3_31_3;
output n3_33_4;
output n3_35_5;
output n3_37_6;
output n3_39;
output n3_41_7;
output n3_43_8;
output n3_45_9;
output n3_47_10;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39;
wire n3_41_7;
wire n3_43_8;
wire n3_45_9;
wire n3_47_10;
wire n1;
wire n2;
wire n1_29;
wire n2_27;
wire n1_31;
wire n2_29;
wire n1_33;
wire n2_31;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4052 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_25_0) 
);
MUX2_LUT5 n3_ins4053 (
.I0(n1_29),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_27_1) 
);
MUX2_LUT5 n3_ins4054 (
.I0(n1_31),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_29_2) 
);
MUX2_LUT5 n3_ins4055 (
.I0(n1_33),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_31_3) 
);
MUX2_LUT5 n3_ins4056 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33_4) 
);
MUX2_LUT5 n3_ins4057 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35_5) 
);
MUX2_LUT5 n3_ins4058 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37_6) 
);
MUX2_LUT5 n3_ins4059 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins4060 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41_7) 
);
MUX2_LUT5 n3_ins4061 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43_8) 
);
MUX2_LUT5 n3_ins4062 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45_9) 
);
MUX2_LUT5 n3_ins4063 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47_10) 
);
LUT3 n1_ins4101 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins4101.INIT=8'hCA;
LUT3 n2_ins4102 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins4102.INIT=8'hCA;
LUT3 n1_ins4103 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins4103.INIT=8'hCA;
LUT3 n2_ins4104 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins4104.INIT=8'hCA;
LUT3 n1_ins4105 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins4105.INIT=8'hCA;
LUT3 n2_ins4106 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins4106.INIT=8'hCA;
LUT3 n1_ins4107 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins4107.INIT=8'hCA;
LUT3 n2_ins4108 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins4108.INIT=8'hCA;
LUT3 n1_ins4109 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins4109.INIT=8'hCA;
LUT3 n2_ins4110 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins4110.INIT=8'hCA;
LUT3 n1_ins4111 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins4111.INIT=8'hCA;
LUT3 n2_ins4112 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins4112.INIT=8'hCA;
LUT3 n1_ins4113 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins4113.INIT=8'hCA;
LUT3 n2_ins4114 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins4114.INIT=8'hCA;
LUT3 n1_ins4115 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins4115.INIT=8'hCA;
LUT3 n2_ins4116 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins4116.INIT=8'hCA;
LUT3 n1_ins4117 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins4117.INIT=8'hCA;
LUT3 n2_ins4118 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins4118.INIT=8'hCA;
LUT3 n1_ins4119 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins4119.INIT=8'hCA;
LUT3 n2_ins4120 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins4120.INIT=8'hCA;
LUT3 n1_ins4121 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins4121.INIT=8'hCA;
LUT3 n2_ins4122 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins4122.INIT=8'hCA;
LUT3 n1_ins4123 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins4123.INIT=8'hCA;
LUT3 n2_ins4124 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins4124.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_active[0] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3] ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_11,n3_13,n3_15,n3_17,n3_19);
input \ff_active[1] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_active[0] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3] ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire n1_13;
wire n2_11;
wire n1_15;
wire n2_13;
wire n1_17;
wire n2_15;
wire n1_19;
wire n2_17;
wire n1_21;
wire n2_19;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4076 (
.I0(n1_13),
.I1(n2_11),
.S0(\ff_active[1] ),
.O(n3_11) 
);
MUX2_LUT5 n3_ins4077 (
.I0(n1_15),
.I1(n2_13),
.S0(\ff_active[1] ),
.O(n3_13) 
);
MUX2_LUT5 n3_ins4078 (
.I0(n1_17),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins4079 (
.I0(n1_19),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins4080 (
.I0(n1_21),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_19) 
);
LUT3 n1_ins4091 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_13) 
);
defparam n1_ins4091.INIT=8'hCA;
LUT3 n2_ins4092 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_11) 
);
defparam n2_ins4092.INIT=8'hCA;
LUT3 n1_ins4093 (
.I0(\ff_wave_address_a[3] ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins4093.INIT=8'hCA;
LUT3 n2_ins4094 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_13) 
);
defparam n2_ins4094.INIT=8'hCA;
LUT3 n1_ins4095 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins4095.INIT=8'hCA;
LUT3 n2_ins4096 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins4096.INIT=8'hCA;
LUT3 n1_ins4097 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins4097.INIT=8'hCA;
LUT3 n2_ins4098 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins4098.INIT=8'hCA;
LUT3 n1_ins4099 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins4099.INIT=8'hCA;
LUT3 n2_ins4100 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins4100.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  (\w_sram_a0[4] ,\w_sram_a0[3] ,\w_sram_a0[2] ,\w_sram_a0[0] ,\w_sram_a0[1] ,n314,\ff_active[2] ,\ff_reg_frequency_count_e0[4] ,\ff_frequency_count_e[4] ,\ff_reg_frequency_count_e0[1] ,\ff_frequency_count_e[1] ,\ff_reg_frequency_count_e0[11] ,\ff_frequency_count_e[11] ,\ff_reg_frequency_count_e0[10] ,\ff_frequency_count_e[10] ,\ff_reg_frequency_count_e0[5] ,\ff_frequency_count_e[5] ,\ff_reg_frequency_count_e0[2] ,\ff_frequency_count_e[2] ,\ff_reg_frequency_count_e0[9] ,\ff_frequency_count_e[9] ,\ff_reg_frequency_count_e0[3] ,\ff_frequency_count_e[3] ,n3_39,n3,n3_45_9,n3_45,n3_41_7,n3_41,n3_43_8,n3_43,n3_27_1,n3_27,n3_37_6,n3_37,n3_25_0,n3_25,n3_29_2,n3_29,n3_33_4,n3_33,n3_47_10,n3_47,n3_31_3,n3_31,n3_35_5,n3_35,\ff_reg_frequency_count_e0[7] ,\ff_frequency_count_e[7] ,\ff_reg_frequency_count_e0[0] ,\ff_frequency_count_e[0] ,\ff_reg_frequency_count_e0[8] ,\ff_frequency_count_e[8] ,\ff_reg_frequency_count_e0[6] ,\ff_frequency_count_e[6] ,\wave_address_out[4]_3 ,\wave_address_out[3]_3 ,\wave_address_out[2] ,\wave_address_out[1] ,\wave_address_out[0] ,\wave_address_out[4] ,\wave_address_out[3] );
input \w_sram_a0[4] ;
input \w_sram_a0[3] ;
input \w_sram_a0[2] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input n314;
input \ff_active[2] ;
input \ff_reg_frequency_count_e0[4] ;
input \ff_frequency_count_e[4] ;
input \ff_reg_frequency_count_e0[1] ;
input \ff_frequency_count_e[1] ;
input \ff_reg_frequency_count_e0[11] ;
input \ff_frequency_count_e[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_frequency_count_e[10] ;
input \ff_reg_frequency_count_e0[5] ;
input \ff_frequency_count_e[5] ;
input \ff_reg_frequency_count_e0[2] ;
input \ff_frequency_count_e[2] ;
input \ff_reg_frequency_count_e0[9] ;
input \ff_frequency_count_e[9] ;
input \ff_reg_frequency_count_e0[3] ;
input \ff_frequency_count_e[3] ;
input n3_39;
input n3;
input n3_45_9;
input n3_45;
input n3_41_7;
input n3_41;
input n3_43_8;
input n3_43;
input n3_27_1;
input n3_27;
input n3_37_6;
input n3_37;
input n3_25_0;
input n3_25;
input n3_29_2;
input n3_29;
input n3_33_4;
input n3_33;
input n3_47_10;
input n3_47;
input n3_31_3;
input n3_31;
input n3_35_5;
input n3_35;
input \ff_reg_frequency_count_e0[7] ;
input \ff_frequency_count_e[7] ;
input \ff_reg_frequency_count_e0[0] ;
input \ff_frequency_count_e[0] ;
input \ff_reg_frequency_count_e0[8] ;
input \ff_frequency_count_e[8] ;
input \ff_reg_frequency_count_e0[6] ;
input \ff_frequency_count_e[6] ;
output \wave_address_out[4]_3 ;
output \wave_address_out[3]_3 ;
output \wave_address_out[2] ;
output \wave_address_out[1] ;
output \wave_address_out[0] ;
output \wave_address_out[4] ;
output \wave_address_out[3] ;
wire \wave_address_out[4]_3 ;
wire \wave_address_out[3]_3 ;
wire \wave_address_out[2] ;
wire \wave_address_out[1] ;
wire \wave_address_out[0] ;
wire \wave_address_out[4] ;
wire \wave_address_out[4]_7 ;
wire \wave_address_out[4]_9 ;
wire \wave_address_out[2]_5 ;
wire \wave_address_out[4]_11 ;
wire \wave_address_out[4]_13 ;
wire \wave_address_out[4]_15 ;
wire \wave_address_out[4]_17 ;
wire \wave_address_out[4]_19 ;
wire \wave_address_out[4]_21 ;
wire \wave_address_out[4]_23 ;
wire \wave_address_out[4]_25 ;
wire \wave_address_out[4]_27 ;
wire \wave_address_out[4]_29 ;
wire \wave_address_out[4]_31 ;
wire \wave_address_out[4]_33 ;
wire \wave_address_out[4]_35 ;
wire \wave_address_out[4]_37 ;
wire \wave_address_out[4]_39 ;
wire \wave_address_out[4]_41 ;
wire \wave_address_out[3] ;
wire VCC;
wire GND;
LUT4 \wave_address_out[4]_ins4125  (
.I0(\wave_address_out[4] ),
.I1(\wave_address_out[4]_7 ),
.I2(\wave_address_out[4]_9 ),
.I3(\w_sram_a0[4] ),
.F(\wave_address_out[4]_3 ) 
);
defparam \wave_address_out[4]_ins4125 .INIT=16'h807F;
LUT4 \wave_address_out[3]_ins4126  (
.I0(\wave_address_out[4] ),
.I1(\wave_address_out[3] ),
.I2(\wave_address_out[4]_7 ),
.I3(\w_sram_a0[3] ),
.F(\wave_address_out[3]_3 ) 
);
defparam \wave_address_out[3]_ins4126 .INIT=16'h807F;
LUT4 \wave_address_out[2]_ins4127  (
.I0(\wave_address_out[4] ),
.I1(\wave_address_out[2]_5 ),
.I2(\wave_address_out[3] ),
.I3(\w_sram_a0[2] ),
.F(\wave_address_out[2] ) 
);
defparam \wave_address_out[2]_ins4127 .INIT=16'h807F;
LUT4 \wave_address_out[1]_ins4128  (
.I0(\w_sram_a0[0] ),
.I1(\wave_address_out[4] ),
.I2(\wave_address_out[3] ),
.I3(\w_sram_a0[1] ),
.F(\wave_address_out[1] ) 
);
defparam \wave_address_out[1]_ins4128 .INIT=16'h40BF;
LUT3 \wave_address_out[0]_ins4129  (
.I0(\wave_address_out[4] ),
.I1(\wave_address_out[3] ),
.I2(\w_sram_a0[0] ),
.F(\wave_address_out[0] ) 
);
defparam \wave_address_out[0]_ins4129 .INIT=8'h87;
LUT4 \wave_address_out[4]_ins4328  (
.I0(\wave_address_out[4]_11 ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(\wave_address_out[4]_13 ),
.F(\wave_address_out[4] ) 
);
defparam \wave_address_out[4]_ins4328 .INIT=16'hBBB0;
LUT3 \wave_address_out[4]_ins4329  (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.I2(\w_sram_a0[0] ),
.F(\wave_address_out[4]_7 ) 
);
defparam \wave_address_out[4]_ins4329 .INIT=8'h01;
LUT3 \wave_address_out[4]_ins4330  (
.I0(\w_sram_a0[3] ),
.I1(\wave_address_out[4]_15 ),
.I2(\wave_address_out[4]_17 ),
.F(\wave_address_out[4]_9 ) 
);
defparam \wave_address_out[4]_ins4330 .INIT=8'h01;
LUT2 \wave_address_out[2]_ins4332  (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.F(\wave_address_out[2]_5 ) 
);
defparam \wave_address_out[2]_ins4332 .INIT=4'h1;
LUT4 \wave_address_out[4]_ins4387  (
.I0(\wave_address_out[4]_19 ),
.I1(\wave_address_out[4]_21 ),
.I2(\wave_address_out[4]_23 ),
.I3(\wave_address_out[4]_25 ),
.F(\wave_address_out[4]_11 ) 
);
defparam \wave_address_out[4]_ins4387 .INIT=16'h8000;
LUT4 \wave_address_out[4]_ins4388  (
.I0(\wave_address_out[4]_27 ),
.I1(\wave_address_out[4]_29 ),
.I2(\wave_address_out[4]_31 ),
.I3(\wave_address_out[4]_33 ),
.F(\wave_address_out[4]_13 ) 
);
defparam \wave_address_out[4]_ins4388 .INIT=16'h8000;
LUT3 \wave_address_out[4]_ins4389  (
.I0(\wave_address_out[4]_35 ),
.I1(\wave_address_out[4]_37 ),
.I2(\ff_active[2] ),
.F(\wave_address_out[4]_15 ) 
);
defparam \wave_address_out[4]_ins4389 .INIT=8'h07;
LUT3 \wave_address_out[4]_ins4390  (
.I0(\wave_address_out[4]_39 ),
.I1(\wave_address_out[4]_41 ),
.I2(n314),
.F(\wave_address_out[4]_17 ) 
);
defparam \wave_address_out[4]_ins4390 .INIT=8'h70;
LUT4 \wave_address_out[4]_ins4443  (
.I0(\ff_reg_frequency_count_e0[4] ),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_reg_frequency_count_e0[1] ),
.I3(\ff_frequency_count_e[1] ),
.F(\wave_address_out[4]_19 ) 
);
defparam \wave_address_out[4]_ins4443 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4444  (
.I0(\ff_reg_frequency_count_e0[11] ),
.I1(\ff_frequency_count_e[11] ),
.I2(\ff_reg_frequency_count_e0[10] ),
.I3(\ff_frequency_count_e[10] ),
.F(\wave_address_out[4]_21 ) 
);
defparam \wave_address_out[4]_ins4444 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4445  (
.I0(\ff_reg_frequency_count_e0[5] ),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_reg_frequency_count_e0[2] ),
.I3(\ff_frequency_count_e[2] ),
.F(\wave_address_out[4]_23 ) 
);
defparam \wave_address_out[4]_ins4445 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4446  (
.I0(\ff_reg_frequency_count_e0[9] ),
.I1(\ff_frequency_count_e[9] ),
.I2(\ff_reg_frequency_count_e0[3] ),
.I3(\ff_frequency_count_e[3] ),
.F(\wave_address_out[4]_25 ) 
);
defparam \wave_address_out[4]_ins4446 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4447  (
.I0(n3_39),
.I1(n3),
.I2(n3_45_9),
.I3(n3_45),
.F(\wave_address_out[4]_27 ) 
);
defparam \wave_address_out[4]_ins4447 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4448  (
.I0(n3_41_7),
.I1(n3_41),
.I2(n3_43_8),
.I3(n3_43),
.F(\wave_address_out[4]_29 ) 
);
defparam \wave_address_out[4]_ins4448 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4449  (
.I0(n3_27_1),
.I1(n3_27),
.I2(n3_37_6),
.I3(n3_37),
.F(\wave_address_out[4]_31 ) 
);
defparam \wave_address_out[4]_ins4449 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4450  (
.I0(n3_25_0),
.I1(n3_25),
.I2(n3_29_2),
.I3(n3_29),
.F(\wave_address_out[4]_33 ) 
);
defparam \wave_address_out[4]_ins4450 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4451  (
.I0(n3_33_4),
.I1(n3_33),
.I2(n3_47_10),
.I3(n3_47),
.F(\wave_address_out[4]_35 ) 
);
defparam \wave_address_out[4]_ins4451 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4452  (
.I0(n3_31_3),
.I1(n3_31),
.I2(n3_35_5),
.I3(n3_35),
.F(\wave_address_out[4]_37 ) 
);
defparam \wave_address_out[4]_ins4452 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4453  (
.I0(\ff_reg_frequency_count_e0[7] ),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_reg_frequency_count_e0[0] ),
.I3(\ff_frequency_count_e[0] ),
.F(\wave_address_out[4]_39 ) 
);
defparam \wave_address_out[4]_ins4453 .INIT=16'h9009;
LUT4 \wave_address_out[4]_ins4454  (
.I0(\ff_reg_frequency_count_e0[8] ),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_reg_frequency_count_e0[6] ),
.I3(\ff_frequency_count_e[6] ),
.F(\wave_address_out[4]_41 ) 
);
defparam \wave_address_out[4]_ins4454 .INIT=16'h9009;
LUT4 \wave_address_out[3]_ins4539  (
.I0(\wave_address_out[4]_35 ),
.I1(\wave_address_out[4]_37 ),
.I2(\ff_active[2] ),
.I3(\wave_address_out[4]_17 ),
.F(\wave_address_out[3] ) 
);
defparam \wave_address_out[3]_ins4539 .INIT=16'h00F8;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  (clk_3,n42,\ff_active[0] ,\ff_active[1] ,\ff_active[2] ,n325,slot_a_13,n111_11,ext_memory_nactive_17,n111,slot_a_7,slot_a_5,n928,n891,\w_sram_a0[4] ,\w_sram_a0[3] ,\w_sram_a0[2] ,\w_sram_a0[0] ,\w_sram_a0[1] ,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[3] ,n3,n3_45,n3_41,n3_43,n3_27,n3_37,n3_25,n3_29,n3_33,n3_47,n3_31,n3_35,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[0] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[6] ,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n130,n314,n69,n3_11,n3_13,n3_15,n3_17,n3_19,\wave_address_out[4] ,\wave_address_out[3] );
input clk_3;
input n42;
input \ff_active[0] ;
input \ff_active[1] ;
input \ff_active[2] ;
input n325;
input slot_a_13;
input n111_11;
input ext_memory_nactive_17;
input n111;
input slot_a_7;
input slot_a_5;
input n928;
input n891;
input \w_sram_a0[4] ;
input \w_sram_a0[3] ;
input \w_sram_a0[2] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \ff_reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e0[3] ;
input n3;
input n3_45;
input n3_41;
input n3_43;
input n3_27;
input n3_37;
input n3_25;
input n3_29;
input n3_33;
input n3_47;
input n3_31;
input n3_35;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[0] ;
input \ff_reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e0[6] ;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n130;
output n314;
output n69;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
output \wave_address_out[4] ;
output \wave_address_out[3] ;
wire \ff_wave_address_a[3] ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_wave_address_a[4] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire n69_5;
wire n191;
wire \ff_frequency_count_a[11]_9 ;
wire \ff_frequency_count_b[11]_9 ;
wire \ff_frequency_count_c[11]_9 ;
wire n313;
wire n312;
wire n311;
wire n310;
wire n309;
wire n308;
wire n307;
wire n306;
wire n305;
wire n304;
wire n303;
wire n302;
wire n252;
wire n251;
wire n250;
wire n249;
wire n248;
wire n247;
wire n246;
wire n245;
wire n244;
wire n243;
wire n242;
wire n241;
wire n190;
wire n189;
wire n188;
wire n187;
wire n186;
wire n185;
wire n184;
wire n183;
wire n182;
wire n181;
wire n180;
wire n179;
wire n129;
wire n128;
wire n127;
wire n126;
wire n125;
wire n124;
wire n123;
wire n122;
wire n121;
wire n120;
wire n119;
wire n118;
wire n68;
wire n67;
wire n66;
wire n65;
wire n64;
wire n63;
wire n62;
wire n61;
wire n60;
wire n59;
wire n58;
wire n57;
wire n69_7;
wire n130_7;
wire n130;
wire n191_7;
wire n253_7;
wire n314_7;
wire n314;
wire n313_7;
wire n312_7;
wire n311_7;
wire n310_7;
wire n308_7;
wire n307_7;
wire n306_7;
wire n305_7;
wire n304_7;
wire n303_7;
wire n302_7;
wire n69;
wire n130_11;
wire n191_9;
wire n311_9;
wire n311_11;
wire n310_9;
wire n310_11;
wire n309_9;
wire n309_11;
wire n308_9;
wire n307_9;
wire n306_11;
wire n305_9;
wire n305_11;
wire n304_9;
wire n303_11;
wire n302_9;
wire n302_11;
wire n309_13;
wire n309_15;
wire n305_13;
wire n305_15;
wire \ff_frequency_count_d[11]_11 ;
wire n253;
wire n130_13;
wire \ff_frequency_count_e[11]_11 ;
wire n314_13;
wire n253_13;
wire n314_15;
wire n69_13;
wire n309_17;
wire n306_13;
wire n303_13;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39;
wire n3_41_7;
wire n3_43_8;
wire n3_45_9;
wire n3_47_10;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire \wave_address_out[4]_3 ;
wire \wave_address_out[3]_3 ;
wire \wave_address_out[2] ;
wire \wave_address_out[1] ;
wire \wave_address_out[0] ;
wire \wave_address_out[4] ;
wire \wave_address_out[3] ;
wire VCC;
wire GND;
DFFCE \ff_wave_address_a[3]_ins3169  (
.D(\wave_address_out[3]_3 ),
.CLK(clk_3),
.CE(n69_5),
.CLEAR(n42),
.Q(\ff_wave_address_a[3] ) 
);
DFFCE \ff_wave_address_a[2]_ins3170  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n69_5),
.CLEAR(n42),
.Q(\ff_wave_address_a[2] ) 
);
DFFCE \ff_wave_address_a[1]_ins3171  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n69_5),
.CLEAR(n42),
.Q(\ff_wave_address_a[1] ) 
);
DFFCE \ff_wave_address_a[0]_ins3172  (
.D(\wave_address_out[0] ),
.CLK(clk_3),
.CE(n69_5),
.CLEAR(n42),
.Q(\ff_wave_address_a[0] ) 
);
DFFCE \ff_wave_address_b[4]_ins3185  (
.D(\wave_address_out[4]_3 ),
.CLK(clk_3),
.CE(n130_13),
.CLEAR(n42),
.Q(\ff_wave_address_b[4] ) 
);
DFFCE \ff_wave_address_b[3]_ins3186  (
.D(\wave_address_out[3]_3 ),
.CLK(clk_3),
.CE(n130_13),
.CLEAR(n42),
.Q(\ff_wave_address_b[3] ) 
);
DFFCE \ff_wave_address_b[2]_ins3187  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n130_13),
.CLEAR(n42),
.Q(\ff_wave_address_b[2] ) 
);
DFFCE \ff_wave_address_b[1]_ins3188  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n130_13),
.CLEAR(n42),
.Q(\ff_wave_address_b[1] ) 
);
DFFCE \ff_wave_address_b[0]_ins3189  (
.D(\wave_address_out[0] ),
.CLK(clk_3),
.CE(n130_13),
.CLEAR(n42),
.Q(\ff_wave_address_b[0] ) 
);
DFFCE \ff_wave_address_c[4]_ins3202  (
.D(\wave_address_out[4]_3 ),
.CLK(clk_3),
.CE(n191),
.CLEAR(n42),
.Q(\ff_wave_address_c[4] ) 
);
DFFCE \ff_wave_address_c[3]_ins3203  (
.D(\wave_address_out[3]_3 ),
.CLK(clk_3),
.CE(n191),
.CLEAR(n42),
.Q(\ff_wave_address_c[3] ) 
);
DFFCE \ff_wave_address_c[2]_ins3204  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n191),
.CLEAR(n42),
.Q(\ff_wave_address_c[2] ) 
);
DFFCE \ff_wave_address_c[1]_ins3205  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n191),
.CLEAR(n42),
.Q(\ff_wave_address_c[1] ) 
);
DFFCE \ff_wave_address_c[0]_ins3206  (
.D(\wave_address_out[0] ),
.CLK(clk_3),
.CE(n191),
.CLEAR(n42),
.Q(\ff_wave_address_c[0] ) 
);
DFFCE \ff_wave_address_d[4]_ins3219  (
.D(\wave_address_out[4]_3 ),
.CLK(clk_3),
.CE(n253),
.CLEAR(n42),
.Q(\ff_wave_address_d[4] ) 
);
DFFCE \ff_wave_address_d[3]_ins3220  (
.D(\wave_address_out[3]_3 ),
.CLK(clk_3),
.CE(n253),
.CLEAR(n42),
.Q(\ff_wave_address_d[3] ) 
);
DFFCE \ff_wave_address_d[2]_ins3221  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n253),
.CLEAR(n42),
.Q(\ff_wave_address_d[2] ) 
);
DFFCE \ff_wave_address_d[1]_ins3222  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n253),
.CLEAR(n42),
.Q(\ff_wave_address_d[1] ) 
);
DFFCE \ff_wave_address_d[0]_ins3223  (
.D(\wave_address_out[0] ),
.CLK(clk_3),
.CE(n253),
.CLEAR(n42),
.Q(\ff_wave_address_d[0] ) 
);
DFFCE \ff_wave_address_e[4]_ins3236  (
.D(\wave_address_out[4]_3 ),
.CLK(clk_3),
.CE(n314_13),
.CLEAR(n42),
.Q(\ff_wave_address_e[4] ) 
);
DFFCE \ff_wave_address_e[3]_ins3237  (
.D(\wave_address_out[3]_3 ),
.CLK(clk_3),
.CE(n314_13),
.CLEAR(n42),
.Q(\ff_wave_address_e[3] ) 
);
DFFCE \ff_wave_address_e[2]_ins3238  (
.D(\wave_address_out[2] ),
.CLK(clk_3),
.CE(n314_13),
.CLEAR(n42),
.Q(\ff_wave_address_e[2] ) 
);
DFFCE \ff_wave_address_e[1]_ins3239  (
.D(\wave_address_out[1] ),
.CLK(clk_3),
.CE(n314_13),
.CLEAR(n42),
.Q(\ff_wave_address_e[1] ) 
);
DFFCE \ff_wave_address_e[0]_ins3240  (
.D(\wave_address_out[0] ),
.CLK(clk_3),
.CE(n314_13),
.CLEAR(n42),
.Q(\ff_wave_address_e[0] ) 
);
DFFCE \ff_wave_address_a[4]_ins3253  (
.D(\wave_address_out[4]_3 ),
.CLK(clk_3),
.CE(n69_5),
.CLEAR(n42),
.Q(\ff_wave_address_a[4] ) 
);
DFFCE \ff_frequency_count_a[11]_ins3441  (
.D(n57),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[11] ) 
);
defparam \ff_frequency_count_a[11]_ins3441 .INIT=1'b0;
DFFCE \ff_frequency_count_a[10]_ins3444  (
.D(n58),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[10] ) 
);
defparam \ff_frequency_count_a[10]_ins3444 .INIT=1'b0;
DFFCE \ff_frequency_count_a[9]_ins3447  (
.D(n59),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[9] ) 
);
defparam \ff_frequency_count_a[9]_ins3447 .INIT=1'b0;
DFFCE \ff_frequency_count_a[8]_ins3450  (
.D(n60),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[8] ) 
);
defparam \ff_frequency_count_a[8]_ins3450 .INIT=1'b0;
DFFCE \ff_frequency_count_a[7]_ins3453  (
.D(n61),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[7] ) 
);
defparam \ff_frequency_count_a[7]_ins3453 .INIT=1'b0;
DFFCE \ff_frequency_count_a[6]_ins3456  (
.D(n62),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[6] ) 
);
defparam \ff_frequency_count_a[6]_ins3456 .INIT=1'b0;
DFFCE \ff_frequency_count_a[5]_ins3459  (
.D(n63),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[5] ) 
);
defparam \ff_frequency_count_a[5]_ins3459 .INIT=1'b0;
DFFCE \ff_frequency_count_a[4]_ins3462  (
.D(n64),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[4] ) 
);
defparam \ff_frequency_count_a[4]_ins3462 .INIT=1'b0;
DFFCE \ff_frequency_count_a[3]_ins3465  (
.D(n65),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[3] ) 
);
defparam \ff_frequency_count_a[3]_ins3465 .INIT=1'b0;
DFFCE \ff_frequency_count_a[2]_ins3468  (
.D(n66),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[2] ) 
);
defparam \ff_frequency_count_a[2]_ins3468 .INIT=1'b0;
DFFCE \ff_frequency_count_a[1]_ins3471  (
.D(n67),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[1] ) 
);
defparam \ff_frequency_count_a[1]_ins3471 .INIT=1'b0;
DFFCE \ff_frequency_count_a[0]_ins3474  (
.D(n68),
.CLK(clk_3),
.CE(\ff_frequency_count_a[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[0] ) 
);
defparam \ff_frequency_count_a[0]_ins3474 .INIT=1'b0;
DFFCE \ff_frequency_count_b[11]_ins3477  (
.D(n118),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[11] ) 
);
defparam \ff_frequency_count_b[11]_ins3477 .INIT=1'b0;
DFFCE \ff_frequency_count_b[10]_ins3480  (
.D(n119),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[10] ) 
);
defparam \ff_frequency_count_b[10]_ins3480 .INIT=1'b0;
DFFCE \ff_frequency_count_b[9]_ins3483  (
.D(n120),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[9] ) 
);
defparam \ff_frequency_count_b[9]_ins3483 .INIT=1'b0;
DFFCE \ff_frequency_count_b[8]_ins3486  (
.D(n121),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[8] ) 
);
defparam \ff_frequency_count_b[8]_ins3486 .INIT=1'b0;
DFFCE \ff_frequency_count_b[7]_ins3489  (
.D(n122),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[7] ) 
);
defparam \ff_frequency_count_b[7]_ins3489 .INIT=1'b0;
DFFCE \ff_frequency_count_b[6]_ins3492  (
.D(n123),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[6] ) 
);
defparam \ff_frequency_count_b[6]_ins3492 .INIT=1'b0;
DFFCE \ff_frequency_count_b[5]_ins3495  (
.D(n124),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[5] ) 
);
defparam \ff_frequency_count_b[5]_ins3495 .INIT=1'b0;
DFFCE \ff_frequency_count_b[4]_ins3498  (
.D(n125),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[4] ) 
);
defparam \ff_frequency_count_b[4]_ins3498 .INIT=1'b0;
DFFCE \ff_frequency_count_b[3]_ins3501  (
.D(n126),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[3] ) 
);
defparam \ff_frequency_count_b[3]_ins3501 .INIT=1'b0;
DFFCE \ff_frequency_count_b[2]_ins3504  (
.D(n127),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[2] ) 
);
defparam \ff_frequency_count_b[2]_ins3504 .INIT=1'b0;
DFFCE \ff_frequency_count_b[1]_ins3507  (
.D(n128),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[1] ) 
);
defparam \ff_frequency_count_b[1]_ins3507 .INIT=1'b0;
DFFCE \ff_frequency_count_b[0]_ins3510  (
.D(n129),
.CLK(clk_3),
.CE(\ff_frequency_count_b[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[0] ) 
);
defparam \ff_frequency_count_b[0]_ins3510 .INIT=1'b0;
DFFCE \ff_frequency_count_c[11]_ins3513  (
.D(n179),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[11] ) 
);
defparam \ff_frequency_count_c[11]_ins3513 .INIT=1'b0;
DFFCE \ff_frequency_count_c[10]_ins3516  (
.D(n180),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[10] ) 
);
defparam \ff_frequency_count_c[10]_ins3516 .INIT=1'b0;
DFFCE \ff_frequency_count_c[9]_ins3519  (
.D(n181),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[9] ) 
);
defparam \ff_frequency_count_c[9]_ins3519 .INIT=1'b0;
DFFCE \ff_frequency_count_c[8]_ins3522  (
.D(n182),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[8] ) 
);
defparam \ff_frequency_count_c[8]_ins3522 .INIT=1'b0;
DFFCE \ff_frequency_count_c[7]_ins3525  (
.D(n183),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[7] ) 
);
defparam \ff_frequency_count_c[7]_ins3525 .INIT=1'b0;
DFFCE \ff_frequency_count_c[6]_ins3528  (
.D(n184),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[6] ) 
);
defparam \ff_frequency_count_c[6]_ins3528 .INIT=1'b0;
DFFCE \ff_frequency_count_c[5]_ins3531  (
.D(n185),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[5] ) 
);
defparam \ff_frequency_count_c[5]_ins3531 .INIT=1'b0;
DFFCE \ff_frequency_count_c[4]_ins3534  (
.D(n186),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[4] ) 
);
defparam \ff_frequency_count_c[4]_ins3534 .INIT=1'b0;
DFFCE \ff_frequency_count_c[3]_ins3537  (
.D(n187),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[3] ) 
);
defparam \ff_frequency_count_c[3]_ins3537 .INIT=1'b0;
DFFCE \ff_frequency_count_c[2]_ins3540  (
.D(n188),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[2] ) 
);
defparam \ff_frequency_count_c[2]_ins3540 .INIT=1'b0;
DFFCE \ff_frequency_count_c[1]_ins3543  (
.D(n189),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[1] ) 
);
defparam \ff_frequency_count_c[1]_ins3543 .INIT=1'b0;
DFFCE \ff_frequency_count_c[0]_ins3546  (
.D(n190),
.CLK(clk_3),
.CE(\ff_frequency_count_c[11]_9 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[0] ) 
);
defparam \ff_frequency_count_c[0]_ins3546 .INIT=1'b0;
DFFCE \ff_frequency_count_d[11]_ins3549  (
.D(n241),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[11] ) 
);
defparam \ff_frequency_count_d[11]_ins3549 .INIT=1'b0;
DFFCE \ff_frequency_count_d[10]_ins3552  (
.D(n242),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[10] ) 
);
defparam \ff_frequency_count_d[10]_ins3552 .INIT=1'b0;
DFFCE \ff_frequency_count_d[9]_ins3555  (
.D(n243),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[9] ) 
);
defparam \ff_frequency_count_d[9]_ins3555 .INIT=1'b0;
DFFCE \ff_frequency_count_d[8]_ins3558  (
.D(n244),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[8] ) 
);
defparam \ff_frequency_count_d[8]_ins3558 .INIT=1'b0;
DFFCE \ff_frequency_count_d[7]_ins3561  (
.D(n245),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[7] ) 
);
defparam \ff_frequency_count_d[7]_ins3561 .INIT=1'b0;
DFFCE \ff_frequency_count_d[6]_ins3564  (
.D(n246),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[6] ) 
);
defparam \ff_frequency_count_d[6]_ins3564 .INIT=1'b0;
DFFCE \ff_frequency_count_d[5]_ins3567  (
.D(n247),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[5] ) 
);
defparam \ff_frequency_count_d[5]_ins3567 .INIT=1'b0;
DFFCE \ff_frequency_count_d[4]_ins3570  (
.D(n248),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[4] ) 
);
defparam \ff_frequency_count_d[4]_ins3570 .INIT=1'b0;
DFFCE \ff_frequency_count_d[3]_ins3573  (
.D(n249),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[3] ) 
);
defparam \ff_frequency_count_d[3]_ins3573 .INIT=1'b0;
DFFCE \ff_frequency_count_d[2]_ins3576  (
.D(n250),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[2] ) 
);
defparam \ff_frequency_count_d[2]_ins3576 .INIT=1'b0;
DFFCE \ff_frequency_count_d[1]_ins3579  (
.D(n251),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[1] ) 
);
defparam \ff_frequency_count_d[1]_ins3579 .INIT=1'b0;
DFFCE \ff_frequency_count_d[0]_ins3582  (
.D(n252),
.CLK(clk_3),
.CE(\ff_frequency_count_d[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[0] ) 
);
defparam \ff_frequency_count_d[0]_ins3582 .INIT=1'b0;
DFFCE \ff_frequency_count_e[11]_ins3585  (
.D(n302),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[11] ) 
);
defparam \ff_frequency_count_e[11]_ins3585 .INIT=1'b0;
DFFCE \ff_frequency_count_e[10]_ins3588  (
.D(n303),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[10] ) 
);
defparam \ff_frequency_count_e[10]_ins3588 .INIT=1'b0;
DFFCE \ff_frequency_count_e[9]_ins3591  (
.D(n304),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[9] ) 
);
defparam \ff_frequency_count_e[9]_ins3591 .INIT=1'b0;
DFFCE \ff_frequency_count_e[8]_ins3594  (
.D(n305),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[8] ) 
);
defparam \ff_frequency_count_e[8]_ins3594 .INIT=1'b0;
DFFCE \ff_frequency_count_e[7]_ins3597  (
.D(n306),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[7] ) 
);
defparam \ff_frequency_count_e[7]_ins3597 .INIT=1'b0;
DFFCE \ff_frequency_count_e[6]_ins3600  (
.D(n307),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[6] ) 
);
defparam \ff_frequency_count_e[6]_ins3600 .INIT=1'b0;
DFFCE \ff_frequency_count_e[5]_ins3603  (
.D(n308),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[5] ) 
);
defparam \ff_frequency_count_e[5]_ins3603 .INIT=1'b0;
DFFCE \ff_frequency_count_e[4]_ins3606  (
.D(n309),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[4] ) 
);
defparam \ff_frequency_count_e[4]_ins3606 .INIT=1'b0;
DFFCE \ff_frequency_count_e[3]_ins3609  (
.D(n310),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[3] ) 
);
defparam \ff_frequency_count_e[3]_ins3609 .INIT=1'b0;
DFFCE \ff_frequency_count_e[2]_ins3612  (
.D(n311),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[2] ) 
);
defparam \ff_frequency_count_e[2]_ins3612 .INIT=1'b0;
DFFCE \ff_frequency_count_e[1]_ins3615  (
.D(n312),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[1] ) 
);
defparam \ff_frequency_count_e[1]_ins3615 .INIT=1'b0;
DFFCE \ff_frequency_count_e[0]_ins3618  (
.D(n313),
.CLK(clk_3),
.CE(\ff_frequency_count_e[11]_11 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[0] ) 
);
defparam \ff_frequency_count_e[0]_ins3618 .INIT=1'b0;
LUT4 n69_ins4174 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n69_7),
.F(n69_5) 
);
defparam n69_ins4174.INIT=16'h0001;
LUT4 n191_ins4176 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(n191_7),
.I3(\ff_active[1] ),
.F(n191) 
);
defparam n191_ins4176.INIT=16'h0100;
LUT4 \ff_frequency_count_a[11]_ins4198  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n69_7),
.F(\ff_frequency_count_a[11]_9 ) 
);
defparam \ff_frequency_count_a[11]_ins4198 .INIT=16'hFF01;
LUT4 \ff_frequency_count_b[11]_ins4199  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n130_7),
.F(\ff_frequency_count_b[11]_9 ) 
);
defparam \ff_frequency_count_b[11]_ins4199 .INIT=16'hFF10;
LUT4 \ff_frequency_count_c[11]_ins4200  (
.I0(\ff_active[2] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(n191_7),
.F(\ff_frequency_count_c[11]_9 ) 
);
defparam \ff_frequency_count_c[11]_ins4200 .INIT=16'hFF10;
LUT4 n313_ins4237 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n313_7),
.F(n313) 
);
defparam n313_ins4237.INIT=16'h0007;
LUT4 n312_ins4238 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n312_7),
.F(n312) 
);
defparam n312_ins4238.INIT=16'h0700;
LUT4 n311_ins4239 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n311_7),
.F(n311) 
);
defparam n311_ins4239.INIT=16'h0007;
LUT4 n310_ins4240 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n310_7),
.F(n310) 
);
defparam n310_ins4240.INIT=16'h0007;
LUT4 n309_ins4241 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n309_17),
.F(n309) 
);
defparam n309_ins4241.INIT=16'h0700;
LUT4 n308_ins4242 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n308_7),
.F(n308) 
);
defparam n308_ins4242.INIT=16'h0007;
LUT4 n307_ins4243 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n307_7),
.F(n307) 
);
defparam n307_ins4243.INIT=16'h0007;
LUT4 n306_ins4244 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n306_7),
.F(n306) 
);
defparam n306_ins4244.INIT=16'h0007;
LUT4 n305_ins4245 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n305_7),
.F(n305) 
);
defparam n305_ins4245.INIT=16'h0007;
LUT4 n304_ins4246 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n304_7),
.F(n304) 
);
defparam n304_ins4246.INIT=16'h0007;
LUT4 n303_ins4247 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n303_7),
.F(n303) 
);
defparam n303_ins4247.INIT=16'h0007;
LUT4 n302_ins4248 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n314_7),
.I3(n302_7),
.F(n302) 
);
defparam n302_ins4248.INIT=16'h0007;
LUT4 n252_ins4249 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n313_7),
.F(n252) 
);
defparam n252_ins4249.INIT=16'h0007;
LUT4 n251_ins4250 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n312_7),
.F(n251) 
);
defparam n251_ins4250.INIT=16'h0700;
LUT4 n250_ins4251 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n311_7),
.F(n250) 
);
defparam n250_ins4251.INIT=16'h0007;
LUT4 n249_ins4252 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n310_7),
.F(n249) 
);
defparam n249_ins4252.INIT=16'h0007;
LUT4 n248_ins4253 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n309_17),
.F(n248) 
);
defparam n248_ins4253.INIT=16'h0700;
LUT4 n247_ins4254 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n308_7),
.F(n247) 
);
defparam n247_ins4254.INIT=16'h0007;
LUT4 n246_ins4255 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n307_7),
.F(n246) 
);
defparam n246_ins4255.INIT=16'h0007;
LUT4 n245_ins4256 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n306_7),
.F(n245) 
);
defparam n245_ins4256.INIT=16'h0007;
LUT4 n244_ins4257 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n305_7),
.F(n244) 
);
defparam n244_ins4257.INIT=16'h0007;
LUT4 n243_ins4258 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n304_7),
.F(n243) 
);
defparam n243_ins4258.INIT=16'h0007;
LUT4 n242_ins4259 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n303_7),
.F(n242) 
);
defparam n242_ins4259.INIT=16'h0007;
LUT4 n241_ins4260 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n253_7),
.I3(n302_7),
.F(n241) 
);
defparam n241_ins4260.INIT=16'h0007;
LUT4 n190_ins4261 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n313_7),
.F(n190) 
);
defparam n190_ins4261.INIT=16'h0007;
LUT4 n189_ins4262 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n312_7),
.F(n189) 
);
defparam n189_ins4262.INIT=16'h0700;
LUT4 n188_ins4263 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n311_7),
.F(n188) 
);
defparam n188_ins4263.INIT=16'h0007;
LUT4 n187_ins4264 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n310_7),
.F(n187) 
);
defparam n187_ins4264.INIT=16'h0007;
LUT4 n186_ins4265 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n309_17),
.F(n186) 
);
defparam n186_ins4265.INIT=16'h0700;
LUT4 n185_ins4266 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n308_7),
.F(n185) 
);
defparam n185_ins4266.INIT=16'h0007;
LUT4 n184_ins4267 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n307_7),
.F(n184) 
);
defparam n184_ins4267.INIT=16'h0007;
LUT4 n183_ins4268 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n306_7),
.F(n183) 
);
defparam n183_ins4268.INIT=16'h0007;
LUT4 n182_ins4269 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n305_7),
.F(n182) 
);
defparam n182_ins4269.INIT=16'h0007;
LUT4 n181_ins4270 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n304_7),
.F(n181) 
);
defparam n181_ins4270.INIT=16'h0007;
LUT4 n180_ins4271 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n303_7),
.F(n180) 
);
defparam n180_ins4271.INIT=16'h0007;
LUT4 n179_ins4272 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n191_7),
.I3(n302_7),
.F(n179) 
);
defparam n179_ins4272.INIT=16'h0007;
LUT4 n129_ins4273 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n313_7),
.F(n129) 
);
defparam n129_ins4273.INIT=16'h0007;
LUT4 n128_ins4274 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n312_7),
.F(n128) 
);
defparam n128_ins4274.INIT=16'h0700;
LUT4 n127_ins4275 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n311_7),
.F(n127) 
);
defparam n127_ins4275.INIT=16'h0007;
LUT4 n126_ins4276 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n310_7),
.F(n126) 
);
defparam n126_ins4276.INIT=16'h0007;
LUT4 n125_ins4277 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n309_17),
.F(n125) 
);
defparam n125_ins4277.INIT=16'h0700;
LUT4 n124_ins4278 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n308_7),
.F(n124) 
);
defparam n124_ins4278.INIT=16'h0007;
LUT4 n123_ins4279 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n307_7),
.F(n123) 
);
defparam n123_ins4279.INIT=16'h0007;
LUT4 n122_ins4280 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n306_7),
.F(n122) 
);
defparam n122_ins4280.INIT=16'h0007;
LUT4 n121_ins4281 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n305_7),
.F(n121) 
);
defparam n121_ins4281.INIT=16'h0007;
LUT4 n120_ins4282 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n304_7),
.F(n120) 
);
defparam n120_ins4282.INIT=16'h0007;
LUT4 n119_ins4283 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n303_7),
.F(n119) 
);
defparam n119_ins4283.INIT=16'h0007;
LUT4 n118_ins4284 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n130_7),
.I3(n302_7),
.F(n118) 
);
defparam n118_ins4284.INIT=16'h0007;
LUT4 n68_ins4285 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n313_7),
.F(n68) 
);
defparam n68_ins4285.INIT=16'h0007;
LUT4 n67_ins4286 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n312_7),
.F(n67) 
);
defparam n67_ins4286.INIT=16'h0700;
LUT4 n66_ins4287 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n311_7),
.F(n66) 
);
defparam n66_ins4287.INIT=16'h0007;
LUT4 n65_ins4288 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n310_7),
.F(n65) 
);
defparam n65_ins4288.INIT=16'h0007;
LUT4 n64_ins4289 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n309_17),
.F(n64) 
);
defparam n64_ins4289.INIT=16'h0700;
LUT4 n63_ins4290 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n308_7),
.F(n63) 
);
defparam n63_ins4290.INIT=16'h0007;
LUT4 n62_ins4291 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n307_7),
.F(n62) 
);
defparam n62_ins4291.INIT=16'h0007;
LUT4 n61_ins4292 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n306_7),
.F(n61) 
);
defparam n61_ins4292.INIT=16'h0007;
LUT4 n60_ins4293 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n305_7),
.F(n60) 
);
defparam n60_ins4293.INIT=16'h0007;
LUT4 n59_ins4294 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n304_7),
.F(n59) 
);
defparam n59_ins4294.INIT=16'h0007;
LUT4 n58_ins4295 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n303_7),
.F(n58) 
);
defparam n58_ins4295.INIT=16'h0007;
LUT4 n57_ins4296 (
.I0(\wave_address_out[3] ),
.I1(\wave_address_out[4] ),
.I2(n69_7),
.I3(n302_7),
.F(n57) 
);
defparam n57_ins4296.INIT=16'h0007;
LUT4 n69_ins4348 (
.I0(n325),
.I1(slot_a_13),
.I2(n69),
.I3(n69_13),
.F(n69_7) 
);
defparam n69_ins4348.INIT=16'hE000;
LUT4 n130_ins4349 (
.I0(n325),
.I1(slot_a_13),
.I2(n69),
.I3(n130_11),
.F(n130_7) 
);
defparam n130_ins4349.INIT=16'hE000;
LUT2 n130_ins4350 (
.I0(\ff_active[1] ),
.I1(\ff_active[0] ),
.F(n130) 
);
defparam n130_ins4350.INIT=4'h4;
LUT4 n191_ins4351 (
.I0(n325),
.I1(slot_a_13),
.I2(n69),
.I3(n191_9),
.F(n191_7) 
);
defparam n191_ins4351.INIT=16'hE000;
LUT4 n253_ins4352 (
.I0(n325),
.I1(slot_a_13),
.I2(n69),
.I3(n253_13),
.F(n253_7) 
);
defparam n253_ins4352.INIT=16'hE000;
LUT4 n314_ins4353 (
.I0(n325),
.I1(slot_a_13),
.I2(n69),
.I3(n314_15),
.F(n314_7) 
);
defparam n314_ins4353.INIT=16'hE000;
LUT3 n314_ins4354 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n314) 
);
defparam n314_ins4354.INIT=8'h10;
LUT3 n313_ins4373 (
.I0(\ff_frequency_count_e[0] ),
.I1(\ff_active[2] ),
.I2(n3_47_10),
.F(n313_7) 
);
defparam n313_ins4373.INIT=8'hB8;
LUT4 n312_ins4374 (
.I0(\ff_frequency_count_e[1] ),
.I1(n3_45_9),
.I2(\ff_active[2] ),
.I3(n313_7),
.F(n312_7) 
);
defparam n312_ins4374.INIT=16'h53AC;
LUT4 n311_ins4375 (
.I0(n311_9),
.I1(n3_43_8),
.I2(n311_11),
.I3(\ff_active[2] ),
.F(n311_7) 
);
defparam n311_ins4375.INIT=16'h55C3;
LUT3 n310_ins4376 (
.I0(n310_9),
.I1(n310_11),
.I2(\ff_active[2] ),
.F(n310_7) 
);
defparam n310_ins4376.INIT=8'h35;
LUT3 n308_ins4378 (
.I0(n309_9),
.I1(n309_11),
.I2(n308_9),
.F(n308_7) 
);
defparam n308_ins4378.INIT=8'h4B;
LUT4 n307_ins4379 (
.I0(n309_9),
.I1(n309_11),
.I2(n308_9),
.I3(n307_9),
.F(n307_7) 
);
defparam n307_ins4379.INIT=16'h40BF;
LUT4 n306_ins4380 (
.I0(n309_9),
.I1(n309_11),
.I2(n306_13),
.I3(n306_11),
.F(n306_7) 
);
defparam n306_ins4380.INIT=16'h40BF;
LUT3 n305_ins4381 (
.I0(n309_9),
.I1(n305_9),
.I2(n305_11),
.F(n305_7) 
);
defparam n305_ins4381.INIT=8'h4B;
LUT4 n304_ins4382 (
.I0(n309_9),
.I1(n305_9),
.I2(n305_11),
.I3(n304_9),
.F(n304_7) 
);
defparam n304_ins4382.INIT=16'h40BF;
LUT4 n303_ins4383 (
.I0(n309_9),
.I1(n305_9),
.I2(n303_13),
.I3(n303_11),
.F(n303_7) 
);
defparam n303_ins4383.INIT=16'h40BF;
LUT4 n302_ins4384 (
.I0(n309_9),
.I1(n305_9),
.I2(n302_9),
.I3(n302_11),
.F(n302_7) 
);
defparam n302_ins4384.INIT=16'h40BF;
LUT4 n69_ins4401 (
.I0(n111_11),
.I1(ext_memory_nactive_17),
.I2(slot_a_13),
.I3(n111),
.F(n69) 
);
defparam n69_ins4401.INIT=16'h8F00;
LUT3 n130_ins4403 (
.I0(slot_a_7),
.I1(slot_a_5),
.I2(n928),
.F(n130_11) 
);
defparam n130_ins4403.INIT=8'h40;
LUT3 n191_ins4404 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n928),
.F(n191_9) 
);
defparam n191_ins4404.INIT=8'h40;
LUT3 n311_ins4425 (
.I0(\ff_frequency_count_e[1] ),
.I1(\ff_frequency_count_e[0] ),
.I2(\ff_frequency_count_e[2] ),
.F(n311_9) 
);
defparam n311_ins4425.INIT=8'h78;
LUT2 n311_ins4426 (
.I0(n3_45_9),
.I1(n3_47_10),
.F(n311_11) 
);
defparam n311_ins4426.INIT=4'h8;
LUT4 n310_ins4427 (
.I0(n3_43_8),
.I1(n3_45_9),
.I2(n3_47_10),
.I3(n3_41_7),
.F(n310_9) 
);
defparam n310_ins4427.INIT=16'h7F80;
LUT4 n310_ins4428 (
.I0(\ff_frequency_count_e[2] ),
.I1(\ff_frequency_count_e[1] ),
.I2(\ff_frequency_count_e[0] ),
.I3(\ff_frequency_count_e[3] ),
.F(n310_11) 
);
defparam n310_ins4428.INIT=16'h7F80;
LUT4 n309_ins4429 (
.I0(n311_11),
.I1(n309_13),
.I2(n309_15),
.I3(\ff_active[2] ),
.F(n309_9) 
);
defparam n309_ins4429.INIT=16'h0F77;
LUT3 n309_ins4430 (
.I0(n3_39),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.F(n309_11) 
);
defparam n309_ins4430.INIT=8'hCA;
LUT3 n308_ins4431 (
.I0(n3_37_6),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_active[2] ),
.F(n308_9) 
);
defparam n308_ins4431.INIT=8'hCA;
LUT3 n307_ins4432 (
.I0(n3_35_5),
.I1(\ff_frequency_count_e[6] ),
.I2(\ff_active[2] ),
.F(n307_9) 
);
defparam n307_ins4432.INIT=8'hCA;
LUT3 n306_ins4434 (
.I0(n3_33_4),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_active[2] ),
.F(n306_11) 
);
defparam n306_ins4434.INIT=8'hCA;
LUT3 n305_ins4435 (
.I0(n305_13),
.I1(n305_15),
.I2(\ff_active[2] ),
.F(n305_9) 
);
defparam n305_ins4435.INIT=8'hCA;
LUT3 n305_ins4436 (
.I0(n3_31_3),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_active[2] ),
.F(n305_11) 
);
defparam n305_ins4436.INIT=8'hCA;
LUT3 n304_ins4437 (
.I0(n3_29_2),
.I1(\ff_frequency_count_e[9] ),
.I2(\ff_active[2] ),
.F(n304_9) 
);
defparam n304_ins4437.INIT=8'hCA;
LUT3 n303_ins4439 (
.I0(n3_27_1),
.I1(\ff_frequency_count_e[10] ),
.I2(\ff_active[2] ),
.F(n303_11) 
);
defparam n303_ins4439.INIT=8'hCA;
LUT3 n302_ins4440 (
.I0(n305_11),
.I1(n304_9),
.I2(n303_11),
.F(n302_9) 
);
defparam n302_ins4440.INIT=8'h80;
LUT3 n302_ins4441 (
.I0(n3_25_0),
.I1(\ff_frequency_count_e[11] ),
.I2(\ff_active[2] ),
.F(n302_11) 
);
defparam n302_ins4441.INIT=8'hCA;
LUT2 n309_ins4461 (
.I0(n3_41_7),
.I1(n3_43_8),
.F(n309_13) 
);
defparam n309_ins4461.INIT=4'h8;
LUT4 n309_ins4462 (
.I0(\ff_frequency_count_e[3] ),
.I1(\ff_frequency_count_e[2] ),
.I2(\ff_frequency_count_e[1] ),
.I3(\ff_frequency_count_e[0] ),
.F(n309_15) 
);
defparam n309_ins4462.INIT=16'h8000;
LUT4 n305_ins4463 (
.I0(n3_33_4),
.I1(n3_35_5),
.I2(n3_37_6),
.I3(n3_39),
.F(n305_13) 
);
defparam n305_ins4463.INIT=16'h8000;
LUT4 n305_ins4464 (
.I0(\ff_frequency_count_e[7] ),
.I1(\ff_frequency_count_e[6] ),
.I2(\ff_frequency_count_e[5] ),
.I3(\ff_frequency_count_e[4] ),
.F(n305_15) 
);
defparam n305_ins4464.INIT=16'h8000;
LUT4 \ff_frequency_count_d[11]_ins4503  (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n253_7),
.F(\ff_frequency_count_d[11]_11 ) 
);
defparam \ff_frequency_count_d[11]_ins4503 .INIT=16'hFF40;
LUT4 n253_ins4504 (
.I0(n253_7),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n253) 
);
defparam n253_ins4504.INIT=16'h1000;
LUT4 n130_ins4514 (
.I0(\ff_active[2] ),
.I1(n130_7),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n130_13) 
);
defparam n130_ins4514.INIT=16'h0100;
LUT4 \ff_frequency_count_e[11]_ins4515  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(n314_7),
.F(\ff_frequency_count_e[11]_11 ) 
);
defparam \ff_frequency_count_e[11]_ins4515 .INIT=16'hFF10;
LUT4 n314_ins4516 (
.I0(n314_7),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n314_13) 
);
defparam n314_ins4516.INIT=16'h0100;
LUT3 n253_ins4519 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n928),
.F(n253_13) 
);
defparam n253_ins4519.INIT=8'h80;
LUT3 n314_ins4524 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n891),
.F(n314_15) 
);
defparam n314_ins4524.INIT=8'h10;
LUT3 n69_ins4525 (
.I0(slot_a_5),
.I1(slot_a_7),
.I2(n928),
.F(n69_13) 
);
defparam n69_ins4525.INIT=8'h10;
LUT4 n309_ins4541 (
.I0(n309_9),
.I1(n3_39),
.I2(\ff_frequency_count_e[4] ),
.I3(\ff_active[2] ),
.F(n309_17) 
);
defparam n309_ins4541.INIT=16'hA599;
LUT4 n306_ins4542 (
.I0(n3_37_6),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_active[2] ),
.I3(n307_9),
.F(n306_13) 
);
defparam n306_ins4542.INIT=16'hCA00;
LUT4 n303_ins4543 (
.I0(n3_31_3),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_active[2] ),
.I3(n304_9),
.F(n303_13) 
);
defparam n303_ins4543.INIT=16'hCA00;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_0(n3_25_0),
.n3_27_1(n3_27_1),
.n3_29_2(n3_29_2),
.n3_31_3(n3_31_3),
.n3_33_4(n3_33_4),
.n3_35_5(n3_35_5),
.n3_37_6(n3_37_6),
.n3_39(n3_39),
.n3_41_7(n3_41_7),
.n3_43_8(n3_43_8),
.n3_45_9(n3_45_9),
.n3_47_10(n3_47_10) 
);
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19) 
);
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_tone_generator  u_tone_generator (
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.n314(n314),
.\ff_active[2] (\ff_active[2] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_frequency_count_e[4] (\ff_frequency_count_e[4] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_frequency_count_e[1] (\ff_frequency_count_e[1] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_frequency_count_e[11] (\ff_frequency_count_e[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_frequency_count_e[10] (\ff_frequency_count_e[10] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_frequency_count_e[5] (\ff_frequency_count_e[5] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_frequency_count_e[2] (\ff_frequency_count_e[2] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_frequency_count_e[9] (\ff_frequency_count_e[9] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.\ff_frequency_count_e[3] (\ff_frequency_count_e[3] ),
.n3_39(n3_39),
.n3(n3),
.n3_45_9(n3_45_9),
.n3_45(n3_45),
.n3_41_7(n3_41_7),
.n3_41(n3_41),
.n3_43_8(n3_43_8),
.n3_43(n3_43),
.n3_27_1(n3_27_1),
.n3_27(n3_27),
.n3_37_6(n3_37_6),
.n3_37(n3_37),
.n3_25_0(n3_25_0),
.n3_25(n3_25),
.n3_29_2(n3_29_2),
.n3_29(n3_29),
.n3_33_4(n3_33_4),
.n3_33(n3_33),
.n3_47_10(n3_47_10),
.n3_47(n3_47),
.n3_31_3(n3_31_3),
.n3_31(n3_31),
.n3_35_5(n3_35_5),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_frequency_count_e[7] (\ff_frequency_count_e[7] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_frequency_count_e[0] (\ff_frequency_count_e[0] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_frequency_count_e[8] (\ff_frequency_count_e[8] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_frequency_count_e[6] (\ff_frequency_count_e[6] ),
.\wave_address_out[4]_3 (\wave_address_out[4]_3 ),
.\wave_address_out[3]_3 (\wave_address_out[3]_3 ),
.\wave_address_out[2] (\wave_address_out[2] ),
.\wave_address_out[1] (\wave_address_out[1] ),
.\wave_address_out[0] (\wave_address_out[0] ),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[3] (\wave_address_out[3] ) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_channel_volume0  (clk_3,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,ram_array,n130,\ff_active[2] ,\ff_active[1] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_b0[0] ,\ff_reg_volume_c0[0] ,\ff_active[0] ,\ff_reg_volume_a0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_b0[3] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_a0[3] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] ,\ff_channel[7] );
input clk_3;
input ram_array_4_DO1;
input ram_array_4_DO2;
input ram_array_4_DO3;
input ram_array_4_DO4;
input ram_array_4_DO5;
input ram_array_4_DO6;
input ram_array_4_DO7;
input ram_array;
input n130;
input \ff_active[2] ;
input \ff_active[1] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_b0[0] ;
input \ff_reg_volume_c0[0] ;
input \ff_active[0] ;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_c0[1] ;
input \ff_reg_volume_a0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_b0[3] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_a0[3] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
output \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire \w_channel_mul[0]_86_O0 ;
wire \w_channel_mul[0]_86_O0_0_COUT ;
wire \w_channel_mul[0]_86_O1 ;
wire \w_channel_mul[0]_86_O1_0_COUT ;
wire \w_channel_mul[0]_86_O2 ;
wire \w_channel_mul[0]_86_O2_0_COUT ;
wire \w_channel_mul[0]_86_O3 ;
wire \w_channel_mul[0]_86_O3_0_COUT ;
wire \w_channel_mul[0]_86_O4 ;
wire \w_channel_mul[0]_86_O4_0_COUT ;
wire \w_channel_mul[0]_86_O5 ;
wire \w_channel_mul[0]_86_O5_0_COUT ;
wire \w_channel_mul[0]_86_O6 ;
wire \w_channel_mul[0]_86_O6_0_COUT ;
wire \w_channel_mul[0]_86_O7 ;
wire \w_channel_mul[0]_86_O7_0_COUT ;
wire \w_channel_mul[0]_86_O8 ;
wire \w_channel_mul[0]_86_O8_0_COUT ;
wire \w_channel_mul[0]_86_O9 ;
wire \w_channel_mul[0]_86_O9_0_COUT ;
wire \w_channel_mul[0]_86_O10 ;
wire \w_channel_mul[0]_86_O10_0_COUT ;
wire \w_channel_mul[0]_88_O0 ;
wire \w_channel_mul[0]_88_O0_0_COUT ;
wire \w_channel_mul[0]_88_O1 ;
wire \w_channel_mul[0]_88_O1_0_COUT ;
wire \w_channel_mul[0]_88_O2 ;
wire \w_channel_mul[0]_88_O2_0_COUT ;
wire \w_channel_mul[0]_88_O3 ;
wire \w_channel_mul[0]_88_O3_0_COUT ;
wire \w_channel_mul[0]_88_O4 ;
wire \w_channel_mul[0]_88_O4_0_COUT ;
wire \w_channel_mul[0]_88_O5 ;
wire \w_channel_mul[0]_88_O5_0_COUT ;
wire \w_channel_mul[0]_88_O6 ;
wire \w_channel_mul[0]_88_O6_0_COUT ;
wire \w_channel_mul[0]_88_O7 ;
wire \w_channel_mul[0]_88_O7_0_COUT ;
wire \w_channel_mul[0]_88_O8 ;
wire \w_channel_mul[0]_88_O8_0_COUT ;
wire \w_channel_mul[0]_88_O9 ;
wire \w_channel_mul[0]_88_O9_0_COUT ;
wire \w_channel_mul[0]_90_O0 ;
wire \w_channel_mul[0]_90_O0_0_COUT ;
wire \w_channel_mul[0]_90_O1 ;
wire \w_channel_mul[0]_90_O1_0_COUT ;
wire \w_channel_mul[0]_90_O2 ;
wire \w_channel_mul[0]_90_O2_0_COUT ;
wire \w_channel_mul[0]_90_O3 ;
wire \w_channel_mul[0]_90_O3_0_COUT ;
wire \w_channel_mul[0]_90_O4 ;
wire \w_channel_mul[0]_90_O4_0_COUT ;
wire \w_channel_mul[0]_90_O5 ;
wire \w_channel_mul[0]_90_O5_0_COUT ;
wire \w_channel_mul[0]_90_O6 ;
wire \w_channel_mul[0]_90_O6_0_COUT ;
wire \w_channel_mul[0]_90_O7 ;
wire \w_channel_mul[0]_90_O7_0_COUT ;
wire \w_channel_mul[0]_90_O8 ;
wire \w_channel_mul[0]_90_O8_0_COUT ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_113 ;
wire \w_channel_mul[0]_115 ;
wire \w_channel_mul[0]_117 ;
wire \w_channel_mul[0]_119 ;
wire \w_channel_mul[0]_121 ;
wire \w_channel_mul[0]_123 ;
wire \w_channel_mul[0]_125 ;
wire \w_channel_mul[0]_127 ;
wire \w_channel_mul[0]_129 ;
wire \w_channel_mul[0]_131 ;
wire \w_channel_mul[0]_133 ;
wire \w_channel_mul[0]_135 ;
wire \w_channel_mul[0]_137 ;
wire \w_channel_mul[0]_139 ;
wire \w_channel_mul[0]_141 ;
wire \w_channel_mul[0]_143 ;
wire \w_channel_mul[0]_145 ;
wire \w_channel_mul[0]_147 ;
wire \w_channel_mul[0]_149 ;
wire \w_channel_mul[0]_151 ;
wire \w_channel_mul[0]_153 ;
wire \w_channel_mul[0]_155 ;
wire \w_channel_mul[0]_157 ;
wire \w_channel_mul[0]_159 ;
wire \w_channel_mul[0]_161 ;
wire \w_channel_mul[0]_163 ;
wire \w_channel_mul[0]_165 ;
wire \w_channel_mul[0]_167 ;
wire \w_channel_mul[0]_169 ;
wire \w_channel_mul[0]_171 ;
wire \w_channel_mul[0]_173 ;
wire \w_channel_mul[0]_175 ;
wire \w_channel_mul[0]_177 ;
wire \w_channel_mul[0]_179 ;
wire \w_channel_mul[0]_181 ;
wire \w_channel_mul[0]_183 ;
wire \w_channel_mul[0]_185 ;
wire \w_channel_mul[0]_187 ;
wire \w_channel_mul[0]_189 ;
wire \w_channel_mul[0]_191 ;
wire \w_channel_mul[0]_193 ;
wire \w_channel_mul[0]_195 ;
wire \w_channel_mul[0]_197 ;
wire \w_channel_mul[0]_199 ;
wire \w_channel_mul[0]_201 ;
wire \w_channel_mul[0]_203 ;
wire \w_channel_mul[0]_205 ;
wire VCC;
wire GND;
DFF \ff_channel[6]_ins3270  (
.D(\w_channel_mul[0]_90_O7 ),
.CLK(clk_3),
.Q(\ff_channel[6] ) 
);
DFF \ff_channel[5]_ins3271  (
.D(\w_channel_mul[0]_90_O6 ),
.CLK(clk_3),
.Q(\ff_channel[5] ) 
);
DFF \ff_channel[4]_ins3272  (
.D(\w_channel_mul[0]_90_O5 ),
.CLK(clk_3),
.Q(\ff_channel[4] ) 
);
DFF \ff_channel[3]_ins3273  (
.D(\w_channel_mul[0]_90_O4 ),
.CLK(clk_3),
.Q(\ff_channel[3] ) 
);
DFF \ff_channel[2]_ins3274  (
.D(\w_channel_mul[0]_90_O3 ),
.CLK(clk_3),
.Q(\ff_channel[2] ) 
);
DFF \ff_channel[1]_ins3275  (
.D(\w_channel_mul[0]_90_O2 ),
.CLK(clk_3),
.Q(\ff_channel[1] ) 
);
DFF \ff_channel[0]_ins3276  (
.D(\w_channel_mul[0]_90_O1 ),
.CLK(clk_3),
.Q(\ff_channel[0] ) 
);
DFF \ff_channel[7]_ins3277  (
.D(\w_channel_mul[0]_90_O8 ),
.CLK(clk_3),
.Q(\ff_channel[7] ) 
);
ALU \w_channel_mul[0]_86_O0_ins3717  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_125 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_86_O0 ),
.COUT(\w_channel_mul[0]_86_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O0_ins3717 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O1_ins3718  (
.I0(\w_channel_mul[0]_113 ),
.I1(\w_channel_mul[0]_127 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O0_0_COUT ),
.SUM(\w_channel_mul[0]_86_O1 ),
.COUT(\w_channel_mul[0]_86_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O1_ins3718 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O2_ins3719  (
.I0(\w_channel_mul[0]_115 ),
.I1(\w_channel_mul[0]_129 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O1_0_COUT ),
.SUM(\w_channel_mul[0]_86_O2 ),
.COUT(\w_channel_mul[0]_86_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O2_ins3719 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O3_ins3720  (
.I0(\w_channel_mul[0]_117 ),
.I1(\w_channel_mul[0]_131 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O2_0_COUT ),
.SUM(\w_channel_mul[0]_86_O3 ),
.COUT(\w_channel_mul[0]_86_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O3_ins3720 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O4_ins3721  (
.I0(\w_channel_mul[0]_119 ),
.I1(\w_channel_mul[0]_133 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O3_0_COUT ),
.SUM(\w_channel_mul[0]_86_O4 ),
.COUT(\w_channel_mul[0]_86_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O4_ins3721 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O5_ins3722  (
.I0(\w_channel_mul[0]_121 ),
.I1(\w_channel_mul[0]_135 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O4_0_COUT ),
.SUM(\w_channel_mul[0]_86_O5 ),
.COUT(\w_channel_mul[0]_86_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O5_ins3722 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O6_ins3723  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_137 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O5_0_COUT ),
.SUM(\w_channel_mul[0]_86_O6 ),
.COUT(\w_channel_mul[0]_86_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O6_ins3723 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O7_ins3724  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O6_0_COUT ),
.SUM(\w_channel_mul[0]_86_O7 ),
.COUT(\w_channel_mul[0]_86_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O7_ins3724 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O8_ins3725  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O7_0_COUT ),
.SUM(\w_channel_mul[0]_86_O8 ),
.COUT(\w_channel_mul[0]_86_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O8_ins3725 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O9_ins3726  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O8_0_COUT ),
.SUM(\w_channel_mul[0]_86_O9 ),
.COUT(\w_channel_mul[0]_86_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O9_ins3726 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O10_ins3727  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O9_0_COUT ),
.SUM(\w_channel_mul[0]_86_O10 ),
.COUT(\w_channel_mul[0]_86_O10_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O10_ins3727 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O0_ins3729  (
.I0(\w_channel_mul[0]_86_O1 ),
.I1(\w_channel_mul[0]_141 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_88_O0 ),
.COUT(\w_channel_mul[0]_88_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O0_ins3729 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O1_ins3730  (
.I0(\w_channel_mul[0]_86_O2 ),
.I1(\w_channel_mul[0]_143 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O0_0_COUT ),
.SUM(\w_channel_mul[0]_88_O1 ),
.COUT(\w_channel_mul[0]_88_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O1_ins3730 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O2_ins3731  (
.I0(\w_channel_mul[0]_86_O3 ),
.I1(\w_channel_mul[0]_145 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O1_0_COUT ),
.SUM(\w_channel_mul[0]_88_O2 ),
.COUT(\w_channel_mul[0]_88_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O2_ins3731 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O3_ins3732  (
.I0(\w_channel_mul[0]_86_O4 ),
.I1(\w_channel_mul[0]_147 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O2_0_COUT ),
.SUM(\w_channel_mul[0]_88_O3 ),
.COUT(\w_channel_mul[0]_88_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O3_ins3732 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O4_ins3733  (
.I0(\w_channel_mul[0]_86_O5 ),
.I1(\w_channel_mul[0]_149 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O3_0_COUT ),
.SUM(\w_channel_mul[0]_88_O4 ),
.COUT(\w_channel_mul[0]_88_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O4_ins3733 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O5_ins3734  (
.I0(\w_channel_mul[0]_86_O6 ),
.I1(\w_channel_mul[0]_151 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O4_0_COUT ),
.SUM(\w_channel_mul[0]_88_O5 ),
.COUT(\w_channel_mul[0]_88_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O5_ins3734 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O6_ins3735  (
.I0(\w_channel_mul[0]_86_O7 ),
.I1(\w_channel_mul[0]_153 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O5_0_COUT ),
.SUM(\w_channel_mul[0]_88_O6 ),
.COUT(\w_channel_mul[0]_88_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O6_ins3735 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O7_ins3736  (
.I0(\w_channel_mul[0]_86_O8 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O6_0_COUT ),
.SUM(\w_channel_mul[0]_88_O7 ),
.COUT(\w_channel_mul[0]_88_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O7_ins3736 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O8_ins3737  (
.I0(\w_channel_mul[0]_86_O9 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O7_0_COUT ),
.SUM(\w_channel_mul[0]_88_O8 ),
.COUT(\w_channel_mul[0]_88_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O8_ins3737 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O9_ins3738  (
.I0(\w_channel_mul[0]_86_O10 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O8_0_COUT ),
.SUM(\w_channel_mul[0]_88_O9 ),
.COUT(\w_channel_mul[0]_88_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O9_ins3738 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O0_ins3740  (
.I0(\w_channel_mul[0]_88_O1 ),
.I1(\w_channel_mul[0]_157 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_90_O0 ),
.COUT(\w_channel_mul[0]_90_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O0_ins3740 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O1_ins3741  (
.I0(\w_channel_mul[0]_88_O2 ),
.I1(\w_channel_mul[0]_159 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O0_0_COUT ),
.SUM(\w_channel_mul[0]_90_O1 ),
.COUT(\w_channel_mul[0]_90_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O1_ins3741 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O2_ins3742  (
.I0(\w_channel_mul[0]_88_O3 ),
.I1(\w_channel_mul[0]_161 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O1_0_COUT ),
.SUM(\w_channel_mul[0]_90_O2 ),
.COUT(\w_channel_mul[0]_90_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O2_ins3742 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O3_ins3743  (
.I0(\w_channel_mul[0]_88_O4 ),
.I1(\w_channel_mul[0]_163 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O2_0_COUT ),
.SUM(\w_channel_mul[0]_90_O3 ),
.COUT(\w_channel_mul[0]_90_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O3_ins3743 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O4_ins3744  (
.I0(\w_channel_mul[0]_88_O5 ),
.I1(\w_channel_mul[0]_165 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O3_0_COUT ),
.SUM(\w_channel_mul[0]_90_O4 ),
.COUT(\w_channel_mul[0]_90_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O4_ins3744 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O5_ins3745  (
.I0(\w_channel_mul[0]_88_O6 ),
.I1(\w_channel_mul[0]_167 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O4_0_COUT ),
.SUM(\w_channel_mul[0]_90_O5 ),
.COUT(\w_channel_mul[0]_90_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O5_ins3745 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O6_ins3746  (
.I0(\w_channel_mul[0]_88_O7 ),
.I1(\w_channel_mul[0]_169 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O5_0_COUT ),
.SUM(\w_channel_mul[0]_90_O6 ),
.COUT(\w_channel_mul[0]_90_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O6_ins3746 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O7_ins3747  (
.I0(\w_channel_mul[0]_88_O8 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O6_0_COUT ),
.SUM(\w_channel_mul[0]_90_O7 ),
.COUT(\w_channel_mul[0]_90_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O7_ins3747 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O8_ins3748  (
.I0(\w_channel_mul[0]_88_O9 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O7_0_COUT ),
.SUM(\w_channel_mul[0]_90_O8 ),
.COUT(\w_channel_mul[0]_90_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O8_ins3748 .ALU_MODE=0;
LUT2 \w_channel_mul[0]_ins4204  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO1),
.F(\w_channel_mul[0] ) 
);
defparam \w_channel_mul[0]_ins4204 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4205  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO2),
.F(\w_channel_mul[0]_113 ) 
);
defparam \w_channel_mul[0]_ins4205 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4206  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO3),
.F(\w_channel_mul[0]_115 ) 
);
defparam \w_channel_mul[0]_ins4206 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4207  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO4),
.F(\w_channel_mul[0]_117 ) 
);
defparam \w_channel_mul[0]_ins4207 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4208  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO5),
.F(\w_channel_mul[0]_119 ) 
);
defparam \w_channel_mul[0]_ins4208 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4209  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO6),
.F(\w_channel_mul[0]_121 ) 
);
defparam \w_channel_mul[0]_ins4209 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4210  (
.I0(\w_channel_mul[0]_173 ),
.I1(ram_array_4_DO7),
.F(\w_channel_mul[0]_123 ) 
);
defparam \w_channel_mul[0]_ins4210 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4211  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array),
.F(\w_channel_mul[0]_125 ) 
);
defparam \w_channel_mul[0]_ins4211 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4212  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO1),
.F(\w_channel_mul[0]_127 ) 
);
defparam \w_channel_mul[0]_ins4212 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4213  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO2),
.F(\w_channel_mul[0]_129 ) 
);
defparam \w_channel_mul[0]_ins4213 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4214  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO3),
.F(\w_channel_mul[0]_131 ) 
);
defparam \w_channel_mul[0]_ins4214 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4215  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO4),
.F(\w_channel_mul[0]_133 ) 
);
defparam \w_channel_mul[0]_ins4215 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4216  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO5),
.F(\w_channel_mul[0]_135 ) 
);
defparam \w_channel_mul[0]_ins4216 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4217  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO6),
.F(\w_channel_mul[0]_137 ) 
);
defparam \w_channel_mul[0]_ins4217 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4218  (
.I0(\w_channel_mul[0]_175 ),
.I1(ram_array_4_DO7),
.F(\w_channel_mul[0]_139 ) 
);
defparam \w_channel_mul[0]_ins4218 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4219  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array),
.F(\w_channel_mul[0]_141 ) 
);
defparam \w_channel_mul[0]_ins4219 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4220  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO1),
.F(\w_channel_mul[0]_143 ) 
);
defparam \w_channel_mul[0]_ins4220 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4221  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO2),
.F(\w_channel_mul[0]_145 ) 
);
defparam \w_channel_mul[0]_ins4221 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4222  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO3),
.F(\w_channel_mul[0]_147 ) 
);
defparam \w_channel_mul[0]_ins4222 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4223  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO4),
.F(\w_channel_mul[0]_149 ) 
);
defparam \w_channel_mul[0]_ins4223 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4224  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO5),
.F(\w_channel_mul[0]_151 ) 
);
defparam \w_channel_mul[0]_ins4224 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4225  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO6),
.F(\w_channel_mul[0]_153 ) 
);
defparam \w_channel_mul[0]_ins4225 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4226  (
.I0(\w_channel_mul[0]_177 ),
.I1(ram_array_4_DO7),
.F(\w_channel_mul[0]_155 ) 
);
defparam \w_channel_mul[0]_ins4226 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4227  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array),
.F(\w_channel_mul[0]_157 ) 
);
defparam \w_channel_mul[0]_ins4227 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4228  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO1),
.F(\w_channel_mul[0]_159 ) 
);
defparam \w_channel_mul[0]_ins4228 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4229  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO2),
.F(\w_channel_mul[0]_161 ) 
);
defparam \w_channel_mul[0]_ins4229 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4230  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO3),
.F(\w_channel_mul[0]_163 ) 
);
defparam \w_channel_mul[0]_ins4230 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4231  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO4),
.F(\w_channel_mul[0]_165 ) 
);
defparam \w_channel_mul[0]_ins4231 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4232  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO5),
.F(\w_channel_mul[0]_167 ) 
);
defparam \w_channel_mul[0]_ins4232 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4233  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO6),
.F(\w_channel_mul[0]_169 ) 
);
defparam \w_channel_mul[0]_ins4233 .INIT=4'h4;
LUT2 \w_channel_mul[0]_ins4234  (
.I0(\w_channel_mul[0]_179 ),
.I1(ram_array_4_DO7),
.F(\w_channel_mul[0]_171 ) 
);
defparam \w_channel_mul[0]_ins4234 .INIT=4'h4;
LUT4 \w_channel_mul[0]_ins4368  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_183 ),
.I2(\w_channel_mul[0]_185 ),
.I3(n130),
.F(\w_channel_mul[0]_173 ) 
);
defparam \w_channel_mul[0]_ins4368 .INIT=16'h0BBB;
LUT4 \w_channel_mul[0]_ins4369  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_189 ),
.I2(\w_channel_mul[0]_191 ),
.I3(n130),
.F(\w_channel_mul[0]_175 ) 
);
defparam \w_channel_mul[0]_ins4369 .INIT=16'h0BBB;
LUT4 \w_channel_mul[0]_ins4370  (
.I0(\w_channel_mul[0]_193 ),
.I1(\w_channel_mul[0]_195 ),
.I2(\w_channel_mul[0]_197 ),
.I3(n130),
.F(\w_channel_mul[0]_177 ) 
);
defparam \w_channel_mul[0]_ins4370 .INIT=16'h0BBB;
LUT4 \w_channel_mul[0]_ins4371  (
.I0(\ff_active[2] ),
.I1(\w_channel_mul[0]_199 ),
.I2(\w_channel_mul[0]_201 ),
.I3(\ff_active[1] ),
.F(\w_channel_mul[0]_179 ) 
);
defparam \w_channel_mul[0]_ins4371 .INIT=16'hEEF0;
LUT3 \w_channel_mul[0]_ins4412  (
.I0(\ff_reg_volume_d0[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_181 ) 
);
defparam \w_channel_mul[0]_ins4412 .INIT=8'hD3;
LUT4 \w_channel_mul[0]_ins4413  (
.I0(\ff_reg_volume_b0[0] ),
.I1(\ff_reg_volume_c0[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_channel_mul[0]_183 ) 
);
defparam \w_channel_mul[0]_ins4413 .INIT=16'hC0AF;
LUT3 \w_channel_mul[0]_ins4414  (
.I0(\ff_reg_volume_a0[0] ),
.I1(\ff_reg_volume_e0[0] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_185 ) 
);
defparam \w_channel_mul[0]_ins4414 .INIT=8'hCA;
LUT3 \w_channel_mul[0]_ins4415  (
.I0(\ff_reg_volume_d0[1] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_187 ) 
);
defparam \w_channel_mul[0]_ins4415 .INIT=8'hD3;
LUT4 \w_channel_mul[0]_ins4416  (
.I0(\ff_reg_volume_b0[1] ),
.I1(\ff_reg_volume_c0[1] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_channel_mul[0]_189 ) 
);
defparam \w_channel_mul[0]_ins4416 .INIT=16'hC0AF;
LUT3 \w_channel_mul[0]_ins4417  (
.I0(\ff_reg_volume_a0[1] ),
.I1(\ff_reg_volume_e0[1] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_191 ) 
);
defparam \w_channel_mul[0]_ins4417 .INIT=8'hCA;
LUT3 \w_channel_mul[0]_ins4418  (
.I0(\ff_reg_volume_d0[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_193 ) 
);
defparam \w_channel_mul[0]_ins4418 .INIT=8'hD3;
LUT4 \w_channel_mul[0]_ins4419  (
.I0(\ff_reg_volume_b0[2] ),
.I1(\ff_reg_volume_c0[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(\w_channel_mul[0]_195 ) 
);
defparam \w_channel_mul[0]_ins4419 .INIT=16'hC0AF;
LUT3 \w_channel_mul[0]_ins4420  (
.I0(\ff_reg_volume_a0[2] ),
.I1(\ff_reg_volume_e0[2] ),
.I2(\ff_active[2] ),
.F(\w_channel_mul[0]_197 ) 
);
defparam \w_channel_mul[0]_ins4420 .INIT=8'hCA;
LUT3 \w_channel_mul[0]_ins4421  (
.I0(\ff_reg_volume_c0[3] ),
.I1(\ff_active[0] ),
.I2(\w_channel_mul[0]_203 ),
.F(\w_channel_mul[0]_199 ) 
);
defparam \w_channel_mul[0]_ins4421 .INIT=8'h07;
LUT4 \w_channel_mul[0]_ins4422  (
.I0(\w_channel_mul[0]_203 ),
.I1(\ff_reg_volume_e0[3] ),
.I2(\ff_active[2] ),
.I3(\w_channel_mul[0]_205 ),
.F(\w_channel_mul[0]_201 ) 
);
defparam \w_channel_mul[0]_ins4422 .INIT=16'hBF00;
LUT3 \w_channel_mul[0]_ins4458  (
.I0(\ff_reg_volume_b0[3] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(\w_channel_mul[0]_203 ) 
);
defparam \w_channel_mul[0]_ins4458 .INIT=8'h0B;
LUT4 \w_channel_mul[0]_ins4459  (
.I0(\ff_reg_volume_d0[3] ),
.I1(\ff_reg_volume_a0[3] ),
.I2(\ff_active[0] ),
.I3(\ff_active[2] ),
.F(\w_channel_mul[0]_205 ) 
);
defparam \w_channel_mul[0]_ins4459 .INIT=16'hF53F;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_ram00  (\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\w_sram_a0[0]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[4]_7 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7] ,sram_we,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
input \w_sram_a0[0]_7 ;
input \w_sram_a0[1]_7 ;
input \w_sram_a0[2]_7 ;
input \w_sram_a0[3]_7 ;
input \w_sram_a0[4]_7 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7] ;
input sram_we;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins3695 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,GND,GND,\w_sram_a0[7] ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[0]_7 ,GND,GND,GND}),
.WRE(sram_we),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins3695.BIT_WIDTH=8;
defparam ram_array_ins3695.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins3695.READ_MODE=1'b0;
defparam ram_array_ins3695.RESET_MODE="SYNC";
defparam ram_array_ins3695.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer  (clk_3,n42,sram_oe,reg_scci_enable,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,sram_we,ff_reg_enable_c0,ff_reg_enable_d0,ff_reg_enable_e0,ff_reg_enable_a0,ff_reg_enable_b0,\sram_a[0] ,\sram_a[1] ,\sram_a[2] ,\sram_a[3] ,\sram_a[4] ,n325,slot_a_13,n111_11,ext_memory_nactive_17,n111,slot_a_7,slot_a_5,n928,n891,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[3] ,n3,n3_45,n3_41,n3_43,n3_27,n3_37,n3_25,n3_29,n3_33,n3_47,n3_31,n3_35,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[0] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_b0[0] ,\ff_reg_volume_c0[0] ,\ff_reg_volume_a0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_b0[3] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_a0[3] ,\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,ff_sram_q_en,\ff_left_out[10] ,\ff_active[1] ,\ff_active[0] ,n314,n69,\wave_address_out[4] ,\wave_address_out[3] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input clk_3;
input n42;
input sram_oe;
input reg_scci_enable;
input \sram_id[2] ;
input \sram_id[1] ;
input \sram_id[0] ;
input sram_we;
input ff_reg_enable_c0;
input ff_reg_enable_d0;
input ff_reg_enable_e0;
input ff_reg_enable_a0;
input ff_reg_enable_b0;
input \sram_a[0] ;
input \sram_a[1] ;
input \sram_a[2] ;
input \sram_a[3] ;
input \sram_a[4] ;
input n325;
input slot_a_13;
input n111_11;
input ext_memory_nactive_17;
input n111;
input slot_a_7;
input slot_a_5;
input n928;
input n891;
input \ff_reg_frequency_count_e0[4] ;
input \ff_reg_frequency_count_e0[1] ;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[5] ;
input \ff_reg_frequency_count_e0[2] ;
input \ff_reg_frequency_count_e0[9] ;
input \ff_reg_frequency_count_e0[3] ;
input n3;
input n3_45;
input n3_41;
input n3_43;
input n3_27;
input n3_37;
input n3_25;
input n3_29;
input n3_33;
input n3_47;
input n3_31;
input n3_35;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[0] ;
input \ff_reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e0[6] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_b0[0] ;
input \ff_reg_volume_c0[0] ;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_c0[1] ;
input \ff_reg_volume_a0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_b0[3] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_a0[3] ;
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output ff_sram_q_en;
output \ff_left_out[10] ;
output \ff_active[1] ;
output \ff_active[0] ;
output n314;
output n69;
output \wave_address_out[4] ;
output \wave_address_out[3] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire VCC;
wire \ff_left_integ[10] ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_left_out[10] ;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire ff_active_delay_5;
wire n116;
wire n116_1_COUT;
wire n115;
wire n115_1_COUT;
wire n114;
wire n114_1_COUT;
wire n113;
wire n113_1_COUT;
wire n112;
wire n112_1_COUT;
wire n111_2;
wire n111_1_COUT;
wire n110;
wire n110_1_COUT;
wire n109_2;
wire n109_1_COUT;
wire n108;
wire n108_1_COUT;
wire n107;
wire n107_1_COUT;
wire n106;
wire n106_1_COUT;
wire \w_sram_a0[7] ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire n103;
wire ff_active_delay;
wire n40;
wire n39;
wire \w_sram_a0[7]_5 ;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire n42_7;
wire n109_12;
wire n109_16;
wire n109_18;
wire n109_20;
wire n117;
wire n118_7;
wire n119_7;
wire n120_7;
wire n121_7;
wire n122_7;
wire n123_7;
wire n124_7;
wire n125_7;
wire n126_7;
wire n127_7;
wire \w_sram_a0[6]_7 ;
wire n42_9;
wire \w_sram_a0[0]_7 ;
wire \w_sram_a0[1]_7 ;
wire \w_sram_a0[2]_7 ;
wire \w_sram_a0[3]_7 ;
wire \w_sram_a0[4]_7 ;
wire n41;
wire \w_left_channel0[6] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[0] ;
wire n109;
wire \ff_active[2]_11 ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n130;
wire n314;
wire n69;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire \wave_address_out[4] ;
wire \wave_address_out[3] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire GND;
VCC VCC_ins2584 (
.V(VCC) 
);
GSR VCC_ins2618 (
.GSRI(VCC) 
);
DFFC \ff_left_integ[10]_ins3146  (
.D(n117),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[10] ) 
);
DFFC \ff_left_integ[9]_ins3147  (
.D(n118_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[9] ) 
);
DFFC \ff_left_integ[8]_ins3148  (
.D(n119_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[8] ) 
);
DFFC \ff_left_integ[7]_ins3149  (
.D(n120_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[7] ) 
);
DFFC \ff_left_integ[6]_ins3150  (
.D(n121_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[6] ) 
);
DFFC \ff_left_integ[5]_ins3151  (
.D(n122_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[5] ) 
);
DFFC \ff_left_integ[4]_ins3152  (
.D(n123_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[4] ) 
);
DFFC \ff_left_integ[3]_ins3153  (
.D(n124_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[3] ) 
);
DFFC \ff_left_integ[2]_ins3154  (
.D(n125_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[2] ) 
);
DFFC \ff_left_integ[1]_ins3155  (
.D(n126_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[1] ) 
);
DFFC \ff_left_integ[0]_ins3156  (
.D(n127_7),
.CLK(clk_3),
.CLEAR(n42),
.Q(\ff_left_integ[0] ) 
);
DFFCE \ff_left_out[9]_ins3157  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins3158  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins3159  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins3160  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins3161  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins3162  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins3163  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins3164  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins3165  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins3166  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n103),
.CLEAR(n42),
.Q(\ff_left_out[0] ) 
);
DFFC ff_sram_q_en_ins3167 (
.D(sram_oe),
.CLK(clk_3),
.CLEAR(n42),
.Q(ff_sram_q_en) 
);
DFFPE \ff_left_out[10]_ins3168  (
.D(\ff_left_integ[10] ),
.CLK(clk_3),
.CE(n103),
.PRESET(n42),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_active[2]_ins3428  (
.D(n39),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[2] ) 
);
defparam \ff_active[2]_ins3428 .INIT=1'b0;
DFFCE \ff_active[1]_ins3431  (
.D(n40),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[1] ) 
);
defparam \ff_active[1]_ins3431 .INIT=1'b0;
DFFCE \ff_active[0]_ins3434  (
.D(n41),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[0] ) 
);
defparam \ff_active[0]_ins3434 .INIT=1'b0;
DFFCE ff_active_delay_ins3438 (
.D(n42_9),
.CLK(clk_3),
.CE(ff_active_delay),
.CLEAR(n42),
.Q(ff_active_delay_5) 
);
defparam ff_active_delay_ins3438.INIT=1'b0;
ALU n116_ins3705 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n116),
.COUT(n116_1_COUT) 
);
defparam n116_ins3705.ALU_MODE=0;
ALU n115_ins3706 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel0[1] ),
.I3(GND),
.CIN(n116_1_COUT),
.SUM(n115),
.COUT(n115_1_COUT) 
);
defparam n115_ins3706.ALU_MODE=0;
ALU n114_ins3707 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel0[2] ),
.I3(GND),
.CIN(n115_1_COUT),
.SUM(n114),
.COUT(n114_1_COUT) 
);
defparam n114_ins3707.ALU_MODE=0;
ALU n113_ins3708 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel0[3] ),
.I3(GND),
.CIN(n114_1_COUT),
.SUM(n113),
.COUT(n113_1_COUT) 
);
defparam n113_ins3708.ALU_MODE=0;
ALU n112_ins3709 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel0[4] ),
.I3(GND),
.CIN(n113_1_COUT),
.SUM(n112),
.COUT(n112_1_COUT) 
);
defparam n112_ins3709.ALU_MODE=0;
ALU n111_ins3710 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel0[5] ),
.I3(GND),
.CIN(n112_1_COUT),
.SUM(n111_2),
.COUT(n111_1_COUT) 
);
defparam n111_ins3710.ALU_MODE=0;
ALU n110_ins3711 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel0[6] ),
.I3(GND),
.CIN(n111_1_COUT),
.SUM(n110),
.COUT(n110_1_COUT) 
);
defparam n110_ins3711.ALU_MODE=0;
ALU n109_ins3712 (
.I0(\ff_left_integ[7] ),
.I1(n109),
.I3(GND),
.CIN(n110_1_COUT),
.SUM(n109_2),
.COUT(n109_1_COUT) 
);
defparam n109_ins3712.ALU_MODE=0;
ALU n108_ins3714 (
.I0(\ff_left_integ[8] ),
.I1(GND),
.I3(GND),
.CIN(n109_1_COUT),
.SUM(n108),
.COUT(n108_1_COUT) 
);
defparam n108_ins3714.ALU_MODE=0;
ALU n107_ins3715 (
.I0(\ff_left_integ[9] ),
.I1(GND),
.I3(GND),
.CIN(n108_1_COUT),
.SUM(n107),
.COUT(n107_1_COUT) 
);
defparam n107_ins3715.ALU_MODE=0;
ALU n106_ins3716 (
.I0(\ff_left_integ[10] ),
.I1(GND),
.I3(GND),
.CIN(n107_1_COUT),
.SUM(n106),
.COUT(n106_1_COUT) 
);
defparam n106_ins3716.ALU_MODE=0;
LUT4 \w_sram_a0[7]_ins4082  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(\sram_id[2] ),
.I3(\w_sram_a0[7]_5 ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins4082 .INIT=16'h88F0;
LUT4 \w_sram_a0[6]_ins4083  (
.I0(\w_sram_a0[7]_5 ),
.I1(\sram_id[1] ),
.I2(\ff_active[1] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins4083 .INIT=16'hE0EE;
LUT4 \w_sram_a0[5]_ins4084  (
.I0(\w_sram_a0[7]_5 ),
.I1(\sram_id[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins4084 .INIT=16'hE0EE;
LUT3 n103_ins4090 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n103) 
);
defparam n103_ins4090.INIT=8'h40;
LUT4 ff_active_delay_ins4197 (
.I0(ff_active_delay_5),
.I1(\ff_active[0] ),
.I2(n42_7),
.I3(\w_sram_a0[7]_5 ),
.F(ff_active_delay) 
);
defparam ff_active_delay_ins4197.INIT=16'hE0FF;
LUT3 n40_ins4298 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n40) 
);
defparam n40_ins4298.INIT=8'h1C;
LUT3 n39_ins4299 (
.I0(\ff_active[2] ),
.I1(n41),
.I2(n103),
.F(n39) 
);
defparam n39_ins4299.INIT=8'hF8;
LUT2 \w_sram_a0[7]_ins4321  (
.I0(sram_oe),
.I1(sram_we),
.F(\w_sram_a0[7]_5 ) 
);
defparam \w_sram_a0[7]_ins4321 .INIT=4'h1;
LUT4 \w_sram_a0[4]_ins4323  (
.I0(\ff_wave_address_e[4] ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(n3_11),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins4323 .INIT=16'h7077;
LUT4 \w_sram_a0[3]_ins4324  (
.I0(\ff_wave_address_e[3] ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(n3_13),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins4324 .INIT=16'h7077;
LUT4 \w_sram_a0[2]_ins4325  (
.I0(\ff_wave_address_e[2] ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(n3_15),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins4325 .INIT=16'h7077;
LUT4 \w_sram_a0[1]_ins4326  (
.I0(\ff_wave_address_e[1] ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(n3_17),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins4326 .INIT=16'h7077;
LUT4 \w_sram_a0[0]_ins4327  (
.I0(\ff_wave_address_e[0] ),
.I1(n314),
.I2(\ff_active[2] ),
.I3(n3_19),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins4327 .INIT=16'h7077;
LUT2 n42_ins4364 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(n42_7) 
);
defparam n42_ins4364.INIT=4'h4;
LUT4 n109_ins4424 (
.I0(ff_reg_enable_c0),
.I1(ff_reg_enable_d0),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n109_12) 
);
defparam n109_ins4424.INIT=16'h0C0A;
LUT3 n109_ins4489 (
.I0(\ff_active[1] ),
.I1(ff_reg_enable_e0),
.I2(ff_reg_enable_a0),
.F(n109_16) 
);
defparam n109_ins4489.INIT=8'h1B;
LUT3 n109_ins4490 (
.I0(\ff_active[1] ),
.I1(ff_reg_enable_e0),
.I2(ff_reg_enable_b0),
.F(n109_18) 
);
defparam n109_ins4490.INIT=8'h5F;
MUX2_LUT5 n109_ins4491 (
.I0(n109_16),
.I1(n109_18),
.S0(\ff_active[0] ),
.O(n109_20) 
);
LUT4 n117_ins4492 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n106),
.F(n117) 
);
defparam n117_ins4492.INIT=16'hBF00;
LUT4 n118_ins4493 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n107),
.F(n118_7) 
);
defparam n118_ins4493.INIT=16'hBF00;
LUT4 n119_ins4494 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n108),
.F(n119_7) 
);
defparam n119_ins4494.INIT=16'hBF00;
LUT4 n120_ins4495 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n109_2),
.F(n120_7) 
);
defparam n120_ins4495.INIT=16'hBF00;
LUT4 n121_ins4496 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n110),
.F(n121_7) 
);
defparam n121_ins4496.INIT=16'hBF00;
LUT4 n122_ins4497 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n111_2),
.F(n122_7) 
);
defparam n122_ins4497.INIT=16'hBF00;
LUT4 n123_ins4498 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n112),
.F(n123_7) 
);
defparam n123_ins4498.INIT=16'hBF00;
LUT4 n124_ins4499 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n113),
.F(n124_7) 
);
defparam n124_ins4499.INIT=16'hBF00;
LUT4 n125_ins4500 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n114),
.F(n125_7) 
);
defparam n125_ins4500.INIT=16'hBF00;
LUT4 n126_ins4501 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n115),
.F(n126_7) 
);
defparam n126_ins4501.INIT=16'hBF00;
LUT4 n127_ins4502 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.I3(n116),
.F(n127_7) 
);
defparam n127_ins4502.INIT=16'hBF00;
LUT4 \w_sram_a0[6]_ins4505  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[6]_7 ) 
);
defparam \w_sram_a0[6]_ins4505 .INIT=16'h000B;
LUT4 n42_ins4506 (
.I0(n42_7),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(n42_9) 
);
defparam n42_ins4506.INIT=16'h7770;
LUT4 \w_sram_a0[0]_ins4507  (
.I0(\w_sram_a0[0] ),
.I1(\sram_a[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[0]_7 ) 
);
defparam \w_sram_a0[0]_ins4507 .INIT=16'hCCC5;
LUT4 \w_sram_a0[1]_ins4508  (
.I0(\w_sram_a0[1] ),
.I1(\sram_a[1] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[1]_7 ) 
);
defparam \w_sram_a0[1]_ins4508 .INIT=16'hCCC5;
LUT4 \w_sram_a0[2]_ins4509  (
.I0(\w_sram_a0[2] ),
.I1(\sram_a[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[2]_7 ) 
);
defparam \w_sram_a0[2]_ins4509 .INIT=16'hCCC5;
LUT4 \w_sram_a0[3]_ins4510  (
.I0(\w_sram_a0[3] ),
.I1(\sram_a[3] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[3]_7 ) 
);
defparam \w_sram_a0[3]_ins4510 .INIT=16'hCCC5;
LUT4 \w_sram_a0[4]_ins4511  (
.I0(\w_sram_a0[4] ),
.I1(\sram_a[4] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[4]_7 ) 
);
defparam \w_sram_a0[4]_ins4511 .INIT=16'hCCC5;
LUT4 n41_ins4530 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(ff_active_delay_5),
.I3(\ff_active[0] ),
.F(n41) 
);
defparam n41_ins4530.INIT=16'h00BF;
LUT4 \w_left_channel0[6]_ins4531  (
.I0(\ff_channel[6] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins4531 .INIT=16'hA022;
LUT4 \w_left_channel0[5]_ins4532  (
.I0(\ff_channel[5] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins4532 .INIT=16'hA022;
LUT4 \w_left_channel0[4]_ins4533  (
.I0(\ff_channel[4] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins4533 .INIT=16'hA022;
LUT4 \w_left_channel0[3]_ins4534  (
.I0(\ff_channel[3] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins4534 .INIT=16'hA022;
LUT4 \w_left_channel0[2]_ins4535  (
.I0(\ff_channel[2] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins4535 .INIT=16'hA022;
LUT4 \w_left_channel0[1]_ins4536  (
.I0(\ff_channel[1] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins4536 .INIT=16'hA022;
LUT4 \w_left_channel0[0]_ins4537  (
.I0(\ff_channel[0] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins4537 .INIT=16'hA022;
LUT4 n109_ins4538 (
.I0(\ff_channel[7] ),
.I1(n109_20),
.I2(n109_12),
.I3(\ff_active[2] ),
.F(n109) 
);
defparam n109_ins4538.INIT=16'h5FDD;
LUT4 \ff_active[2]_ins4544  (
.I0(n42_7),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\ff_active[2]_11 ) 
);
defparam \ff_active[2]_ins4544 .INIT=16'h888F;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.n42(n42),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[2] (\ff_active[2] ),
.n325(n325),
.slot_a_13(slot_a_13),
.n111_11(n111_11),
.ext_memory_nactive_17(ext_memory_nactive_17),
.n111(n111),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.n928(n928),
.n891(n891),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3(n3),
.n3_45(n3_45),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_27(n3_27),
.n3_37(n3_37),
.n3_25(n3_25),
.n3_29(n3_29),
.n3_33(n3_33),
.n3_47(n3_47),
.n3_31(n3_31),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n130(n130),
.n314(n314),
.n69(n69),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[3] (\wave_address_out[3] ) 
);
\u_scc_core/u_scc_channel_mixer/u_channel_volume0  u_channel_volume0 (
.clk_3(clk_3),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.ram_array(ram_array),
.n130(n130),
.\ff_active[2] (\ff_active[2] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ),
.\ff_channel[7] (\ff_channel[7] ) 
);
\u_scc_core/u_scc_channel_mixer/u_ram00  u_ram00 (
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\w_sram_a0[0]_7 (\w_sram_a0[0]_7 ),
.\w_sram_a0[1]_7 (\w_sram_a0[1]_7 ),
.\w_sram_a0[2]_7 (\w_sram_a0[2]_7 ),
.\w_sram_a0[3]_7 (\w_sram_a0[3]_7 ),
.\w_sram_a0[4]_7 (\w_sram_a0[4]_7 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.sram_we(sram_we),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register/u_wave_frequency_count_selector0  (\ff_active[1] ,\ff_reg_frequency_count_a0[11] ,\ff_reg_frequency_count_b0[11] ,\ff_active[0] ,\ff_reg_frequency_count_c0[11] ,\ff_reg_frequency_count_d0[11] ,\ff_reg_frequency_count_a0[10] ,\ff_reg_frequency_count_b0[10] ,\ff_reg_frequency_count_c0[10] ,\ff_reg_frequency_count_d0[10] ,\ff_reg_frequency_count_a0[9] ,\ff_reg_frequency_count_b0[9] ,\ff_reg_frequency_count_c0[9] ,\ff_reg_frequency_count_d0[9] ,\ff_reg_frequency_count_a0[8] ,\ff_reg_frequency_count_b0[8] ,\ff_reg_frequency_count_c0[8] ,\ff_reg_frequency_count_d0[8] ,\ff_reg_frequency_count_a0[7] ,\ff_reg_frequency_count_b0[7] ,\ff_reg_frequency_count_c0[7] ,\ff_reg_frequency_count_d0[7] ,\ff_reg_frequency_count_a0[6] ,\ff_reg_frequency_count_b0[6] ,\ff_reg_frequency_count_c0[6] ,\ff_reg_frequency_count_d0[6] ,\ff_reg_frequency_count_a0[5] ,\ff_reg_frequency_count_b0[5] ,\ff_reg_frequency_count_c0[5] ,\ff_reg_frequency_count_d0[5] ,\ff_reg_frequency_count_a0[4] ,\ff_reg_frequency_count_b0[4] ,\ff_reg_frequency_count_c0[4] ,\ff_reg_frequency_count_d0[4] ,\ff_reg_frequency_count_a0[3] ,\ff_reg_frequency_count_b0[3] ,\ff_reg_frequency_count_c0[3] ,\ff_reg_frequency_count_d0[3] ,\ff_reg_frequency_count_a0[2] ,\ff_reg_frequency_count_b0[2] ,\ff_reg_frequency_count_c0[2] ,\ff_reg_frequency_count_d0[2] ,\ff_reg_frequency_count_a0[1] ,\ff_reg_frequency_count_b0[1] ,\ff_reg_frequency_count_c0[1] ,\ff_reg_frequency_count_d0[1] ,\ff_reg_frequency_count_a0[0] ,\ff_reg_frequency_count_b0[0] ,\ff_reg_frequency_count_c0[0] ,\ff_reg_frequency_count_d0[0] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3,n3_41,n3_43,n3_45,n3_47);
input \ff_active[1] ;
input \ff_reg_frequency_count_a0[11] ;
input \ff_reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \ff_reg_frequency_count_c0[11] ;
input \ff_reg_frequency_count_d0[11] ;
input \ff_reg_frequency_count_a0[10] ;
input \ff_reg_frequency_count_b0[10] ;
input \ff_reg_frequency_count_c0[10] ;
input \ff_reg_frequency_count_d0[10] ;
input \ff_reg_frequency_count_a0[9] ;
input \ff_reg_frequency_count_b0[9] ;
input \ff_reg_frequency_count_c0[9] ;
input \ff_reg_frequency_count_d0[9] ;
input \ff_reg_frequency_count_a0[8] ;
input \ff_reg_frequency_count_b0[8] ;
input \ff_reg_frequency_count_c0[8] ;
input \ff_reg_frequency_count_d0[8] ;
input \ff_reg_frequency_count_a0[7] ;
input \ff_reg_frequency_count_b0[7] ;
input \ff_reg_frequency_count_c0[7] ;
input \ff_reg_frequency_count_d0[7] ;
input \ff_reg_frequency_count_a0[6] ;
input \ff_reg_frequency_count_b0[6] ;
input \ff_reg_frequency_count_c0[6] ;
input \ff_reg_frequency_count_d0[6] ;
input \ff_reg_frequency_count_a0[5] ;
input \ff_reg_frequency_count_b0[5] ;
input \ff_reg_frequency_count_c0[5] ;
input \ff_reg_frequency_count_d0[5] ;
input \ff_reg_frequency_count_a0[4] ;
input \ff_reg_frequency_count_b0[4] ;
input \ff_reg_frequency_count_c0[4] ;
input \ff_reg_frequency_count_d0[4] ;
input \ff_reg_frequency_count_a0[3] ;
input \ff_reg_frequency_count_b0[3] ;
input \ff_reg_frequency_count_c0[3] ;
input \ff_reg_frequency_count_d0[3] ;
input \ff_reg_frequency_count_a0[2] ;
input \ff_reg_frequency_count_b0[2] ;
input \ff_reg_frequency_count_c0[2] ;
input \ff_reg_frequency_count_d0[2] ;
input \ff_reg_frequency_count_a0[1] ;
input \ff_reg_frequency_count_b0[1] ;
input \ff_reg_frequency_count_c0[1] ;
input \ff_reg_frequency_count_d0[1] ;
input \ff_reg_frequency_count_a0[0] ;
input \ff_reg_frequency_count_b0[0] ;
input \ff_reg_frequency_count_c0[0] ;
input \ff_reg_frequency_count_d0[0] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire n1_27;
wire n2_25;
wire n1_29_11;
wire n2_27_12;
wire n1_31_13;
wire n2_29_14;
wire n1_33_15;
wire n2_31_16;
wire n1_35_17;
wire n2_33_18;
wire n1_37_19;
wire n2_35_20;
wire n1_39_21;
wire n2_37_22;
wire n1_41_23;
wire n2_39_24;
wire n1_43_25;
wire n2_41_26;
wire n1_45_27;
wire n2_43_28;
wire n1_47_29;
wire n2_45_30;
wire n1_49_31;
wire n2_47_32;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4064 (
.I0(n1_27),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins4065 (
.I0(n1_29_11),
.I1(n2_27_12),
.S0(\ff_active[1] ),
.O(n3_27) 
);
MUX2_LUT5 n3_ins4066 (
.I0(n1_31_13),
.I1(n2_29_14),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins4067 (
.I0(n1_33_15),
.I1(n2_31_16),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins4068 (
.I0(n1_35_17),
.I1(n2_33_18),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT5 n3_ins4069 (
.I0(n1_37_19),
.I1(n2_35_20),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins4070 (
.I0(n1_39_21),
.I1(n2_37_22),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins4071 (
.I0(n1_41_23),
.I1(n2_39_24),
.S0(\ff_active[1] ),
.O(n3) 
);
MUX2_LUT5 n3_ins4072 (
.I0(n1_43_25),
.I1(n2_41_26),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins4073 (
.I0(n1_45_27),
.I1(n2_43_28),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins4074 (
.I0(n1_47_29),
.I1(n2_45_30),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins4075 (
.I0(n1_49_31),
.I1(n2_47_32),
.S0(\ff_active[1] ),
.O(n3_47) 
);
LUT3 n1_ins4148 (
.I0(\ff_reg_frequency_count_a0[11] ),
.I1(\ff_reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins4148.INIT=8'hCA;
LUT3 n2_ins4149 (
.I0(\ff_reg_frequency_count_c0[11] ),
.I1(\ff_reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins4149.INIT=8'hCA;
LUT3 n1_ins4150 (
.I0(\ff_reg_frequency_count_a0[10] ),
.I1(\ff_reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_11) 
);
defparam n1_ins4150.INIT=8'hCA;
LUT3 n2_ins4151 (
.I0(\ff_reg_frequency_count_c0[10] ),
.I1(\ff_reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_12) 
);
defparam n2_ins4151.INIT=8'hCA;
LUT3 n1_ins4152 (
.I0(\ff_reg_frequency_count_a0[9] ),
.I1(\ff_reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_13) 
);
defparam n1_ins4152.INIT=8'hCA;
LUT3 n2_ins4153 (
.I0(\ff_reg_frequency_count_c0[9] ),
.I1(\ff_reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_14) 
);
defparam n2_ins4153.INIT=8'hCA;
LUT3 n1_ins4154 (
.I0(\ff_reg_frequency_count_a0[8] ),
.I1(\ff_reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_15) 
);
defparam n1_ins4154.INIT=8'hCA;
LUT3 n2_ins4155 (
.I0(\ff_reg_frequency_count_c0[8] ),
.I1(\ff_reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_16) 
);
defparam n2_ins4155.INIT=8'hCA;
LUT3 n1_ins4156 (
.I0(\ff_reg_frequency_count_a0[7] ),
.I1(\ff_reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_17) 
);
defparam n1_ins4156.INIT=8'hCA;
LUT3 n2_ins4157 (
.I0(\ff_reg_frequency_count_c0[7] ),
.I1(\ff_reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_18) 
);
defparam n2_ins4157.INIT=8'hCA;
LUT3 n1_ins4158 (
.I0(\ff_reg_frequency_count_a0[6] ),
.I1(\ff_reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_19) 
);
defparam n1_ins4158.INIT=8'hCA;
LUT3 n2_ins4159 (
.I0(\ff_reg_frequency_count_c0[6] ),
.I1(\ff_reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_20) 
);
defparam n2_ins4159.INIT=8'hCA;
LUT3 n1_ins4160 (
.I0(\ff_reg_frequency_count_a0[5] ),
.I1(\ff_reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_21) 
);
defparam n1_ins4160.INIT=8'hCA;
LUT3 n2_ins4161 (
.I0(\ff_reg_frequency_count_c0[5] ),
.I1(\ff_reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_22) 
);
defparam n2_ins4161.INIT=8'hCA;
LUT3 n1_ins4162 (
.I0(\ff_reg_frequency_count_a0[4] ),
.I1(\ff_reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_23) 
);
defparam n1_ins4162.INIT=8'hCA;
LUT3 n2_ins4163 (
.I0(\ff_reg_frequency_count_c0[4] ),
.I1(\ff_reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_24) 
);
defparam n2_ins4163.INIT=8'hCA;
LUT3 n1_ins4164 (
.I0(\ff_reg_frequency_count_a0[3] ),
.I1(\ff_reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_25) 
);
defparam n1_ins4164.INIT=8'hCA;
LUT3 n2_ins4165 (
.I0(\ff_reg_frequency_count_c0[3] ),
.I1(\ff_reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_26) 
);
defparam n2_ins4165.INIT=8'hCA;
LUT3 n1_ins4166 (
.I0(\ff_reg_frequency_count_a0[2] ),
.I1(\ff_reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_27) 
);
defparam n1_ins4166.INIT=8'hCA;
LUT3 n2_ins4167 (
.I0(\ff_reg_frequency_count_c0[2] ),
.I1(\ff_reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_28) 
);
defparam n2_ins4167.INIT=8'hCA;
LUT3 n1_ins4168 (
.I0(\ff_reg_frequency_count_a0[1] ),
.I1(\ff_reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_29) 
);
defparam n1_ins4168.INIT=8'hCA;
LUT3 n2_ins4169 (
.I0(\ff_reg_frequency_count_c0[1] ),
.I1(\ff_reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_30) 
);
defparam n2_ins4169.INIT=8'hCA;
LUT3 n1_ins4170 (
.I0(\ff_reg_frequency_count_a0[0] ),
.I1(\ff_reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_31) 
);
defparam n1_ins4170.INIT=8'hCA;
LUT3 n2_ins4171 (
.I0(\ff_reg_frequency_count_c0[0] ),
.I1(\ff_reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_32) 
);
defparam n2_ins4171.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register  (slot_d_12,clk_3,n42,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,ram_array_4_DO7,ff_sram_q_en,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,slot_a_13,slot_a_31,slot_a_17,slot_a_15,ff_nwr2,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_29,slot_a_27,n69,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,\ff_active[1] ,\ff_active[0] ,reg_scci_enable,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,sram_we,\ff_reg_volume_a0[3] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_a0[0] ,ff_reg_enable_a0,\ff_reg_volume_b0[3] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_b0[0] ,ff_reg_enable_b0,\ff_reg_volume_c0[3] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_c0[0] ,ff_reg_enable_c0,\ff_reg_volume_d0[3] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_d0[0] ,ff_reg_enable_d0,\ff_reg_volume_e0[3] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_e0[0] ,ff_reg_enable_e0,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[0] ,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,ext_memory_nactive,n111,n325,n111_11,n891,n928,ext_memory_nactive_17,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3,n3_41,n3_43,n3_45,n3_47);
input slot_d_12;
input clk_3;
input n42;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input ram_array_4_DO7;
input ff_sram_q_en;
input ram_array_4_DO6;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input slot_a_13;
input slot_a_31;
input slot_a_17;
input slot_a_15;
input ff_nwr2;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_29;
input slot_a_27;
input n69;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
input \ff_active[1] ;
input \ff_active[0] ;
output reg_scci_enable;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output sram_we;
output \ff_reg_volume_a0[3] ;
output \ff_reg_volume_a0[2] ;
output \ff_reg_volume_a0[1] ;
output \ff_reg_volume_a0[0] ;
output ff_reg_enable_a0;
output \ff_reg_volume_b0[3] ;
output \ff_reg_volume_b0[2] ;
output \ff_reg_volume_b0[1] ;
output \ff_reg_volume_b0[0] ;
output ff_reg_enable_b0;
output \ff_reg_volume_c0[3] ;
output \ff_reg_volume_c0[2] ;
output \ff_reg_volume_c0[1] ;
output \ff_reg_volume_c0[0] ;
output ff_reg_enable_c0;
output \ff_reg_volume_d0[3] ;
output \ff_reg_volume_d0[2] ;
output \ff_reg_volume_d0[1] ;
output \ff_reg_volume_d0[0] ;
output ff_reg_enable_d0;
output \ff_reg_volume_e0[3] ;
output \ff_reg_volume_e0[2] ;
output \ff_reg_volume_e0[1] ;
output \ff_reg_volume_e0[0] ;
output ff_reg_enable_e0;
output \ff_reg_frequency_count_e0[11] ;
output \ff_reg_frequency_count_e0[10] ;
output \ff_reg_frequency_count_e0[9] ;
output \ff_reg_frequency_count_e0[8] ;
output \ff_reg_frequency_count_e0[7] ;
output \ff_reg_frequency_count_e0[6] ;
output \ff_reg_frequency_count_e0[5] ;
output \ff_reg_frequency_count_e0[4] ;
output \ff_reg_frequency_count_e0[3] ;
output \ff_reg_frequency_count_e0[2] ;
output \ff_reg_frequency_count_e0[1] ;
output \ff_reg_frequency_count_e0[0] ;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output ext_memory_nactive;
output n111;
output n325;
output n111_11;
output n891;
output n928;
output ext_memory_nactive_17;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3;
output n3_41;
output n3_43;
output n3_45;
output n3_47;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_frequency_count_a0[11] ;
wire \ff_reg_frequency_count_a0[10] ;
wire \ff_reg_frequency_count_a0[9] ;
wire \ff_reg_frequency_count_a0[8] ;
wire \ff_reg_frequency_count_a0[7] ;
wire \ff_reg_frequency_count_a0[6] ;
wire \ff_reg_frequency_count_a0[5] ;
wire \ff_reg_frequency_count_a0[4] ;
wire \ff_reg_frequency_count_a0[3] ;
wire \ff_reg_frequency_count_a0[2] ;
wire \ff_reg_frequency_count_a0[1] ;
wire \ff_reg_frequency_count_a0[0] ;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_frequency_count_b0[11] ;
wire \ff_reg_frequency_count_b0[10] ;
wire \ff_reg_frequency_count_b0[9] ;
wire \ff_reg_frequency_count_b0[8] ;
wire \ff_reg_frequency_count_b0[7] ;
wire \ff_reg_frequency_count_b0[6] ;
wire \ff_reg_frequency_count_b0[5] ;
wire \ff_reg_frequency_count_b0[4] ;
wire \ff_reg_frequency_count_b0[3] ;
wire \ff_reg_frequency_count_b0[2] ;
wire \ff_reg_frequency_count_b0[1] ;
wire \ff_reg_frequency_count_b0[0] ;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_frequency_count_c0[11] ;
wire \ff_reg_frequency_count_c0[10] ;
wire \ff_reg_frequency_count_c0[9] ;
wire \ff_reg_frequency_count_c0[8] ;
wire \ff_reg_frequency_count_c0[7] ;
wire \ff_reg_frequency_count_c0[6] ;
wire \ff_reg_frequency_count_c0[5] ;
wire \ff_reg_frequency_count_c0[4] ;
wire \ff_reg_frequency_count_c0[3] ;
wire \ff_reg_frequency_count_c0[2] ;
wire \ff_reg_frequency_count_c0[1] ;
wire \ff_reg_frequency_count_c0[0] ;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_frequency_count_d0[11] ;
wire \ff_reg_frequency_count_d0[10] ;
wire \ff_reg_frequency_count_d0[9] ;
wire \ff_reg_frequency_count_d0[8] ;
wire \ff_reg_frequency_count_d0[7] ;
wire \ff_reg_frequency_count_d0[6] ;
wire \ff_reg_frequency_count_d0[5] ;
wire \ff_reg_frequency_count_d0[4] ;
wire \ff_reg_frequency_count_d0[3] ;
wire \ff_reg_frequency_count_d0[2] ;
wire \ff_reg_frequency_count_d0[1] ;
wire \ff_reg_frequency_count_d0[0] ;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n1386;
wire n1401;
wire n1409;
wire n1417;
wire n325_7;
wire n916;
wire n920;
wire n928_5;
wire n932;
wire n964;
wire n968;
wire ext_memory_nactive_9;
wire n351;
wire n350;
wire n73;
wire n111;
wire n111_7;
wire n1386_5;
wire n1401_5;
wire n325;
wire n1436_5;
wire n1436_7;
wire n891_7;
wire n891_9;
wire n891_11;
wire n896_7;
wire n900_7;
wire n908_7;
wire n916_7;
wire n916_9;
wire n928_7;
wire ext_memory_nactive_13;
wire ext_memory_nactive_15;
wire n350_7;
wire n73_9;
wire n111_9;
wire n111_11;
wire n111_13;
wire n325_11;
wire n325_13;
wire n325_15;
wire n325_17;
wire n1436_9;
wire n1436_11;
wire n1436_13;
wire n891;
wire n928;
wire ext_memory_nactive_17;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire n73_11;
wire n1436_15;
wire n1436_17;
wire n1436_19;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire n324;
wire n1436;
wire n896;
wire n891_15;
wire n908;
wire n900;
wire n912;
wire n904;
wire n956;
wire n952;
wire n944;
wire n940;
wire ext_memory_nactive_23;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire VCC;
wire GND;
DFFCE reg_scci_enable_ins3278 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins3279 (
.D(n112_3),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins3280 (
.D(n113_3),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins3281 (
.D(n114_3),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins3282 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n111_3),
.CLEAR(n42),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins3283  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins3284  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins3285  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins3286  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins3287  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins3288  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins3289  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins3290  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1386),
.CLEAR(n42),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins3291  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins3292  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins3293  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins3294  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins3295  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins3296  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins3297  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1401),
.CLEAR(n42),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins3298  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1401),
.PRESET(n42),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins3299  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins3300  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins3301  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins3302  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins3303  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins3304  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins3305  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1409),
.PRESET(n42),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins3306  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1409),
.CLEAR(n42),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins3307  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins3308  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins3309  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins3310  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins3311  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins3312  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1417),
.CLEAR(n42),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins3313  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1417),
.PRESET(n42),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins3314  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1417),
.PRESET(n42),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins3318  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins3319  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins3320  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins3321  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins3322  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins3323  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins3324  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins3325  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins3326  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins3327  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins3328  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins3329  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins3330  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_d[0] ) 
);
DFFC sram_oe_ins3331 (
.D(n350),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_oe) 
);
DFFC sram_we_ins3332 (
.D(n351),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_we) 
);
DFFCE \ff_reg_volume_a0[3]_ins3333  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[3] ) 
);
DFFCE \ff_reg_volume_a0[2]_ins3334  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[2] ) 
);
DFFCE \ff_reg_volume_a0[1]_ins3335  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[1] ) 
);
DFFCE \ff_reg_volume_a0[0]_ins3336  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[0] ) 
);
DFFCE ff_reg_enable_a0_ins3337 (
.D(slot_d_2),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_a0) 
);
DFFCE \ff_reg_frequency_count_a0[11]_ins3338  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[11] ) 
);
DFFCE \ff_reg_frequency_count_a0[10]_ins3339  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[10] ) 
);
DFFCE \ff_reg_frequency_count_a0[9]_ins3340  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[9] ) 
);
DFFCE \ff_reg_frequency_count_a0[8]_ins3341  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n964),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[8] ) 
);
DFFCE \ff_reg_frequency_count_a0[7]_ins3342  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[7] ) 
);
DFFCE \ff_reg_frequency_count_a0[6]_ins3343  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[6] ) 
);
DFFCE \ff_reg_frequency_count_a0[5]_ins3344  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[5] ) 
);
DFFCE \ff_reg_frequency_count_a0[4]_ins3345  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[4] ) 
);
DFFCE \ff_reg_frequency_count_a0[3]_ins3346  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[3] ) 
);
DFFCE \ff_reg_frequency_count_a0[2]_ins3347  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[2] ) 
);
DFFCE \ff_reg_frequency_count_a0[1]_ins3348  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[1] ) 
);
DFFCE \ff_reg_frequency_count_a0[0]_ins3349  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[0] ) 
);
DFFCE \ff_reg_volume_b0[3]_ins3350  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[3] ) 
);
DFFCE \ff_reg_volume_b0[2]_ins3351  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[2] ) 
);
DFFCE \ff_reg_volume_b0[1]_ins3352  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[1] ) 
);
DFFCE \ff_reg_volume_b0[0]_ins3353  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[0] ) 
);
DFFCE ff_reg_enable_b0_ins3354 (
.D(slot_d_4),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_b0) 
);
DFFCE \ff_reg_frequency_count_b0[11]_ins3355  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n952),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[11] ) 
);
DFFCE \ff_reg_frequency_count_b0[10]_ins3356  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n952),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[10] ) 
);
DFFCE \ff_reg_frequency_count_b0[9]_ins3357  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n952),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[9] ) 
);
DFFCE \ff_reg_frequency_count_b0[8]_ins3358  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n952),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[8] ) 
);
DFFCE \ff_reg_frequency_count_b0[7]_ins3359  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[7] ) 
);
DFFCE \ff_reg_frequency_count_b0[6]_ins3360  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[6] ) 
);
DFFCE \ff_reg_frequency_count_b0[5]_ins3361  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[5] ) 
);
DFFCE \ff_reg_frequency_count_b0[4]_ins3362  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[4] ) 
);
DFFCE \ff_reg_frequency_count_b0[3]_ins3363  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[3] ) 
);
DFFCE \ff_reg_frequency_count_b0[2]_ins3364  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[2] ) 
);
DFFCE \ff_reg_frequency_count_b0[1]_ins3365  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[1] ) 
);
DFFCE \ff_reg_frequency_count_b0[0]_ins3366  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[0] ) 
);
DFFCE \ff_reg_volume_c0[3]_ins3367  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[3] ) 
);
DFFCE \ff_reg_volume_c0[2]_ins3368  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[2] ) 
);
DFFCE \ff_reg_volume_c0[1]_ins3369  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[1] ) 
);
DFFCE \ff_reg_volume_c0[0]_ins3370  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[0] ) 
);
DFFCE ff_reg_enable_c0_ins3371 (
.D(slot_d_6),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_c0) 
);
DFFCE \ff_reg_frequency_count_c0[11]_ins3372  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[11] ) 
);
DFFCE \ff_reg_frequency_count_c0[10]_ins3373  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[10] ) 
);
DFFCE \ff_reg_frequency_count_c0[9]_ins3374  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[9] ) 
);
DFFCE \ff_reg_frequency_count_c0[8]_ins3375  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n940),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[8] ) 
);
DFFCE \ff_reg_frequency_count_c0[7]_ins3376  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[7] ) 
);
DFFCE \ff_reg_frequency_count_c0[6]_ins3377  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[6] ) 
);
DFFCE \ff_reg_frequency_count_c0[5]_ins3378  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[5] ) 
);
DFFCE \ff_reg_frequency_count_c0[4]_ins3379  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[4] ) 
);
DFFCE \ff_reg_frequency_count_c0[3]_ins3380  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[3] ) 
);
DFFCE \ff_reg_frequency_count_c0[2]_ins3381  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[2] ) 
);
DFFCE \ff_reg_frequency_count_c0[1]_ins3382  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[1] ) 
);
DFFCE \ff_reg_frequency_count_c0[0]_ins3383  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[0] ) 
);
DFFCE \ff_reg_volume_d0[3]_ins3384  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[3] ) 
);
DFFCE \ff_reg_volume_d0[2]_ins3385  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[2] ) 
);
DFFCE \ff_reg_volume_d0[1]_ins3386  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[1] ) 
);
DFFCE \ff_reg_volume_d0[0]_ins3387  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[0] ) 
);
DFFCE ff_reg_enable_d0_ins3388 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_d0) 
);
DFFCE \ff_reg_frequency_count_d0[11]_ins3389  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n928_5),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[11] ) 
);
DFFCE \ff_reg_frequency_count_d0[10]_ins3390  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n928_5),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[10] ) 
);
DFFCE \ff_reg_frequency_count_d0[9]_ins3391  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n928_5),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[9] ) 
);
DFFCE \ff_reg_frequency_count_d0[8]_ins3392  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n928_5),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[8] ) 
);
DFFCE \ff_reg_frequency_count_d0[7]_ins3393  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[7] ) 
);
DFFCE \ff_reg_frequency_count_d0[6]_ins3394  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[6] ) 
);
DFFCE \ff_reg_frequency_count_d0[5]_ins3395  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[5] ) 
);
DFFCE \ff_reg_frequency_count_d0[4]_ins3396  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[4] ) 
);
DFFCE \ff_reg_frequency_count_d0[3]_ins3397  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[3] ) 
);
DFFCE \ff_reg_frequency_count_d0[2]_ins3398  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[2] ) 
);
DFFCE \ff_reg_frequency_count_d0[1]_ins3399  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[1] ) 
);
DFFCE \ff_reg_frequency_count_d0[0]_ins3400  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[0] ) 
);
DFFCE \ff_reg_volume_e0[3]_ins3401  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[3] ) 
);
DFFCE \ff_reg_volume_e0[2]_ins3402  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[2] ) 
);
DFFCE \ff_reg_volume_e0[1]_ins3403  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[1] ) 
);
DFFCE \ff_reg_volume_e0[0]_ins3404  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[0] ) 
);
DFFCE ff_reg_enable_e0_ins3405 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n891_15),
.CLEAR(n42),
.Q(ff_reg_enable_e0) 
);
DFFCE \ff_reg_frequency_count_e0[11]_ins3406  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[11] ) 
);
DFFCE \ff_reg_frequency_count_e0[10]_ins3407  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[10] ) 
);
DFFCE \ff_reg_frequency_count_e0[9]_ins3408  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[9] ) 
);
DFFCE \ff_reg_frequency_count_e0[8]_ins3409  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[8] ) 
);
DFFCE \ff_reg_frequency_count_e0[7]_ins3410  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[7] ) 
);
DFFCE \ff_reg_frequency_count_e0[6]_ins3411  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[6] ) 
);
DFFCE \ff_reg_frequency_count_e0[5]_ins3412  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[5] ) 
);
DFFCE \ff_reg_frequency_count_e0[4]_ins3413  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[4] ) 
);
DFFCE \ff_reg_frequency_count_e0[3]_ins3414  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[3] ) 
);
DFFCE \ff_reg_frequency_count_e0[2]_ins3415  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[2] ) 
);
DFFCE \ff_reg_frequency_count_e0[1]_ins3416  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[1] ) 
);
DFFCE \ff_reg_frequency_count_e0[0]_ins3417  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[0] ) 
);
DFFE \ff_rddata[7]_ins3418  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[7] ) 
);
DFFE \ff_rddata[6]_ins3419  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[6] ) 
);
DFFE \ff_rddata[5]_ins3420  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[5] ) 
);
DFFE \ff_rddata[4]_ins3421  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[4] ) 
);
DFFE \ff_rddata[3]_ins3422  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[3] ) 
);
DFFE \ff_rddata[2]_ins3423  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[2] ) 
);
DFFE \ff_rddata[1]_ins3424  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[1] ) 
);
DFFE \ff_rddata[0]_ins3425  (
.D(ram_array),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[0] ) 
);
DFFCE \sram_id[2]_ins3622  (
.D(n324),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins3622 .INIT=1'b0;
DFFCE \sram_id[1]_ins3626  (
.D(n325_7),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins3626 .INIT=1'b0;
DFFCE \sram_id[0]_ins3630  (
.D(slot_a_13),
.CLK(clk_3),
.CE(n1436),
.CLEAR(n42),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins3630 .INIT=1'b0;
DFFPE ext_memory_nactive_ins3636 (
.D(n73),
.CLK(clk_3),
.CE(ext_memory_nactive_9),
.PRESET(n42),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins3636.INIT=1'b1;
LUT2 n111_ins4130 (
.I0(n111),
.I1(n111_7),
.F(n111_3) 
);
defparam n111_ins4130.INIT=4'h8;
LUT2 n112_ins4131 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n112_3) 
);
defparam n112_ins4131.INIT=4'hE;
LUT2 n113_ins4132 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n113_3) 
);
defparam n113_ins4132.INIT=4'hE;
LUT2 n114_ins4133 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n114_3) 
);
defparam n114_ins4133.INIT=4'hE;
LUT3 n1386_ins4134 (
.I0(reg_ram_mode0),
.I1(slot_a_31),
.I2(n1386_5),
.F(n1386) 
);
defparam n1386_ins4134.INIT=8'h40;
LUT3 n1401_ins4135 (
.I0(reg_ram_mode1),
.I1(slot_a_31),
.I2(n1401_5),
.F(n1401) 
);
defparam n1401_ins4135.INIT=8'h40;
LUT3 n1409_ins4136 (
.I0(reg_ram_mode2),
.I1(slot_a_31),
.I2(n1386_5),
.F(n1409) 
);
defparam n1409_ins4136.INIT=8'h10;
LUT3 n1417_ins4137 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(n1401_5),
.F(n1417) 
);
defparam n1417_ins4137.INIT=8'h10;
LUT4 n325_ins4138 (
.I0(slot_a_13),
.I1(slot_a_17),
.I2(n325),
.I3(slot_a_15),
.F(n325_7) 
);
defparam n325_ins4138.INIT=16'hFF80;
LUT4 n916_ins4185 (
.I0(n891_7),
.I1(slot_a_3),
.I2(n916_7),
.I3(n916_9),
.F(n916) 
);
defparam n916_ins4185.INIT=16'h4000;
LUT4 n920_ins4186 (
.I0(slot_a_3),
.I1(n891_7),
.I2(n916_7),
.I3(n916_9),
.F(n920) 
);
defparam n920_ins4186.INIT=16'h1000;
LUT4 n928_ins4187 (
.I0(n891_7),
.I1(n891_9),
.I2(slot_a_3),
.I3(n928_7),
.F(n928_5) 
);
defparam n928_ins4187.INIT=16'h4000;
LUT4 n932_ins4188 (
.I0(slot_a_3),
.I1(n891_7),
.I2(n891_9),
.I3(n928_7),
.F(n932) 
);
defparam n932_ins4188.INIT=16'h1000;
LUT4 n964_ins4193 (
.I0(n891_7),
.I1(slot_a_3),
.I2(n916_7),
.I3(n928_7),
.F(n964) 
);
defparam n964_ins4193.INIT=16'h4000;
LUT4 n968_ins4194 (
.I0(slot_a_3),
.I1(n891_7),
.I2(n916_7),
.I3(n928_7),
.F(n968) 
);
defparam n968_ins4194.INIT=16'h1000;
LUT4 ext_memory_nactive_ins4203 (
.I0(ff_nwr2),
.I1(ext_memory_nactive_23),
.I2(ext_memory_nactive_13),
.I3(ext_memory_nactive_15),
.F(ext_memory_nactive_9) 
);
defparam ext_memory_nactive_ins4203.INIT=16'hEFFF;
LUT2 n351_ins4300 (
.I0(n1436_7),
.I1(n111),
.F(n351) 
);
defparam n351_ins4300.INIT=4'h4;
LUT3 n350_ins4301 (
.I0(n1436_7),
.I1(n1436_5),
.I2(n350_7),
.F(n350) 
);
defparam n350_ins4301.INIT=8'hD0;
LUT4 n73_ins4320 (
.I0(ext_memory_nactive_15),
.I1(ff_nrd2),
.I2(n73_9),
.I3(slot_a_17),
.F(n73) 
);
defparam n73_ins4320.INIT=16'hF4F5;
LUT4 n111_ins4333 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n111) 
);
defparam n111_ins4333.INIT=16'h0100;
LUT4 n111_ins4334 (
.I0(n891_9),
.I1(n111_9),
.I2(n111_11),
.I3(n111_13),
.F(n111_7) 
);
defparam n111_ins4334.INIT=16'h8000;
LUT4 n1386_ins4335 (
.I0(slot_a_25),
.I1(slot_a_29),
.I2(slot_a_27),
.I3(n111),
.F(n1386_5) 
);
defparam n1386_ins4335.INIT=16'h1000;
LUT4 n1401_ins4336 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(slot_a_29),
.I3(n111),
.F(n1401_5) 
);
defparam n1401_ins4336.INIT=16'h4000;
LUT4 n325_ins4337 (
.I0(n325_11),
.I1(n325_13),
.I2(n325_15),
.I3(n325_17),
.F(n325) 
);
defparam n325_ins4337.INIT=16'h8000;
LUT3 n1436_ins4338 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n325),
.F(n1436_5) 
);
defparam n1436_ins4338.INIT=8'h40;
LUT4 n1436_ins4339 (
.I0(slot_a_17),
.I1(n1436_9),
.I2(n1436_11),
.I3(n1436_13),
.F(n1436_7) 
);
defparam n1436_ins4339.INIT=16'h00BF;
LUT2 n891_ins4355 (
.I0(slot_a_13),
.I1(n325),
.F(n891_7) 
);
defparam n891_ins4355.INIT=4'h1;
LUT2 n891_ins4356 (
.I0(slot_a_5),
.I1(slot_a_7),
.F(n891_9) 
);
defparam n891_ins4356.INIT=4'h8;
LUT3 n891_ins4357 (
.I0(slot_a_3),
.I1(n69),
.I2(n891),
.F(n891_11) 
);
defparam n891_ins4357.INIT=8'h80;
LUT3 n896_ins4358 (
.I0(slot_a_3),
.I1(n69),
.I2(n891),
.F(n896_7) 
);
defparam n896_ins4358.INIT=8'h40;
LUT4 n900_ins4359 (
.I0(n325),
.I1(slot_a_13),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n900_7) 
);
defparam n900_ins4359.INIT=16'h0E00;
LUT4 n908_ins4360 (
.I0(n325),
.I1(slot_a_13),
.I2(slot_a_7),
.I3(slot_a_5),
.F(n908_7) 
);
defparam n908_ins4360.INIT=16'h0E00;
LUT2 n916_ins4361 (
.I0(slot_a_5),
.I1(slot_a_7),
.F(n916_7) 
);
defparam n916_ins4361.INIT=4'h1;
LUT2 n916_ins4362 (
.I0(n69),
.I1(n891),
.F(n916_9) 
);
defparam n916_ins4362.INIT=4'h8;
LUT2 n928_ins4363 (
.I0(n69),
.I1(n928),
.F(n928_7) 
);
defparam n928_ins4363.INIT=4'h8;
LUT4 ext_memory_nactive_ins4366 (
.I0(ext_memory_nactive_19),
.I1(ext_memory_nactive_21),
.I2(slot_a_29),
.I3(ff_nrd2),
.F(ext_memory_nactive_13) 
);
defparam ext_memory_nactive_ins4366.INIT=16'h3500;
LUT3 ext_memory_nactive_ins4367 (
.I0(n1436_9),
.I1(n1436_11),
.I2(n111_7),
.F(ext_memory_nactive_15) 
);
defparam ext_memory_nactive_ins4367.INIT=8'h07;
LUT4 n350_ins4385 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(n350_7) 
);
defparam n350_ins4385.INIT=16'h0100;
LUT4 n73_ins4386 (
.I0(n73_11),
.I1(n350_7),
.I2(ext_memory_nactive_13),
.I3(ext_memory_nactive_23),
.F(n73_9) 
);
defparam n73_ins4386.INIT=16'h77F0;
LUT4 n111_ins4391 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_13),
.I3(slot_a_17),
.F(n111_9) 
);
defparam n111_ins4391.INIT=16'h8000;
LUT4 n111_ins4392 (
.I0(slot_a_31),
.I1(slot_a_27),
.I2(slot_a_29),
.I3(slot_a_25),
.F(n111_11) 
);
defparam n111_ins4392.INIT=16'h4000;
LUT4 n111_ins4393 (
.I0(slot_a_15),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_23),
.F(n111_13) 
);
defparam n111_ins4393.INIT=16'h8000;
LUT4 n325_ins4394 (
.I0(reg_scci_enable),
.I1(slot_a_25),
.I2(slot_a_27),
.I3(\reg_bank2[0] ),
.F(n325_11) 
);
defparam n325_ins4394.INIT=16'h4000;
LUT4 n325_ins4395 (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[7] ),
.I2(slot_a_29),
.I3(\reg_bank2[5] ),
.F(n325_13) 
);
defparam n325_ins4395.INIT=16'h0100;
LUT4 n325_ins4396 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(\reg_bank2[3] ),
.I3(\reg_bank2[4] ),
.F(n325_15) 
);
defparam n325_ins4396.INIT=16'h1000;
LUT4 n325_ins4397 (
.I0(slot_a_23),
.I1(slot_a_31),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[1] ),
.F(n325_17) 
);
defparam n325_ins4397.INIT=16'h1000;
LUT4 n1436_ins4398 (
.I0(slot_a_31),
.I1(n1436_15),
.I2(n1436_17),
.I3(n1436_19),
.F(n1436_9) 
);
defparam n1436_ins4398.INIT=16'h4000;
LUT3 n1436_ins4399 (
.I0(\reg_bank2[7] ),
.I1(slot_a_29),
.I2(n325_11),
.F(n1436_11) 
);
defparam n1436_ins4399.INIT=8'h10;
LUT4 n1436_ins4400 (
.I0(n73_11),
.I1(n1436_15),
.I2(ext_memory_nactive_17),
.I3(n111_11),
.F(n1436_13) 
);
defparam n1436_ins4400.INIT=16'h4000;
LUT4 n891_ins4407 (
.I0(slot_a_11),
.I1(slot_a_15),
.I2(slot_a_9),
.I3(slot_a_17),
.F(n891) 
);
defparam n891_ins4407.INIT=16'h1000;
LUT4 n928_ins4408 (
.I0(slot_a_9),
.I1(slot_a_11),
.I2(slot_a_15),
.I3(slot_a_17),
.F(n928) 
);
defparam n928_ins4408.INIT=16'h0100;
LUT2 ext_memory_nactive_ins4409 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.F(ext_memory_nactive_17) 
);
defparam ext_memory_nactive_ins4409.INIT=4'h8;
LUT3 ext_memory_nactive_ins4410 (
.I0(reg_ram_mode2),
.I1(reg_ram_mode0),
.I2(slot_a_31),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins4410.INIT=8'hCA;
LUT3 ext_memory_nactive_ins4411 (
.I0(reg_ram_mode3),
.I1(reg_ram_mode1),
.I2(slot_a_31),
.F(ext_memory_nactive_21) 
);
defparam ext_memory_nactive_ins4411.INIT=8'hCA;
LUT3 n73_ins4442 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.F(n73_11) 
);
defparam n73_ins4442.INIT=8'hE0;
LUT3 n1436_ins4455 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.F(n1436_15) 
);
defparam n1436_ins4455.INIT=8'h01;
LUT2 n1436_ins4456 (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[5] ),
.F(n1436_17) 
);
defparam n1436_ins4456.INIT=4'h4;
LUT4 n1436_ins4457 (
.I0(\reg_bank2[1] ),
.I1(\reg_bank2[2] ),
.I2(\reg_bank2[3] ),
.I3(\reg_bank2[4] ),
.F(n1436_19) 
);
defparam n1436_ins4457.INIT=16'h8000;
LUT3 \ext_memory_address[20]_ins4465  (
.I0(slot_a_31),
.I1(\reg_bank2[7] ),
.I2(\reg_bank0[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins4465 .INIT=8'hE4;
LUT3 \ext_memory_address[20]_ins4466  (
.I0(\reg_bank3[7] ),
.I1(\reg_bank1[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins4466 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[20]_ins4467  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins4468  (
.I0(slot_a_31),
.I1(\reg_bank2[6] ),
.I2(\reg_bank0[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins4468 .INIT=8'hE4;
LUT3 \ext_memory_address[19]_ins4469  (
.I0(\reg_bank3[6] ),
.I1(\reg_bank1[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins4469 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[19]_ins4470  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins4471  (
.I0(slot_a_31),
.I1(\reg_bank2[5] ),
.I2(\reg_bank0[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins4471 .INIT=8'hE4;
LUT3 \ext_memory_address[18]_ins4472  (
.I0(\reg_bank3[5] ),
.I1(\reg_bank1[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins4472 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[18]_ins4473  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins4474  (
.I0(slot_a_31),
.I1(\reg_bank2[4] ),
.I2(\reg_bank0[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins4474 .INIT=8'hE4;
LUT3 \ext_memory_address[17]_ins4475  (
.I0(\reg_bank3[4] ),
.I1(\reg_bank1[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins4475 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[17]_ins4476  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins4477  (
.I0(slot_a_31),
.I1(\reg_bank2[3] ),
.I2(\reg_bank0[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins4477 .INIT=8'hE4;
LUT3 \ext_memory_address[16]_ins4478  (
.I0(\reg_bank3[3] ),
.I1(\reg_bank1[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins4478 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[16]_ins4479  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins4480  (
.I0(slot_a_31),
.I1(\reg_bank2[2] ),
.I2(\reg_bank0[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins4480 .INIT=8'hE4;
LUT3 \ext_memory_address[15]_ins4481  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins4481 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins4482  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins4483  (
.I0(slot_a_31),
.I1(\reg_bank2[1] ),
.I2(\reg_bank0[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins4483 .INIT=8'hE4;
LUT3 \ext_memory_address[14]_ins4484  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins4484 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins4485  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins4486  (
.I0(slot_a_31),
.I1(\reg_bank2[0] ),
.I2(\reg_bank0[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins4486 .INIT=8'hE4;
LUT3 \ext_memory_address[13]_ins4487  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins4487 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins4488  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT4 n324_ins4512 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n325),
.I3(slot_a_17),
.F(n324) 
);
defparam n324_ins4512.INIT=16'hBF00;
LUT4 n1436_ins4513 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(n325),
.I3(n1436_7),
.F(n1436) 
);
defparam n1436_ins4513.INIT=16'h40FF;
LUT4 n896_ins4517 (
.I0(slot_a_13),
.I1(n325),
.I2(n891_9),
.I3(n896_7),
.F(n896) 
);
defparam n896_ins4517.INIT=16'hE000;
LUT4 n891_ins4518 (
.I0(slot_a_13),
.I1(n325),
.I2(n891_9),
.I3(n891_11),
.F(n891_15) 
);
defparam n891_ins4518.INIT=16'hE000;
LUT4 n908_ins4520 (
.I0(n908_7),
.I1(slot_a_3),
.I2(n69),
.I3(n891),
.F(n908) 
);
defparam n908_ins4520.INIT=16'h8000;
LUT4 n900_ins4521 (
.I0(n900_7),
.I1(slot_a_3),
.I2(n69),
.I3(n891),
.F(n900) 
);
defparam n900_ins4521.INIT=16'h8000;
LUT4 n912_ins4522 (
.I0(n908_7),
.I1(slot_a_3),
.I2(n69),
.I3(n891),
.F(n912) 
);
defparam n912_ins4522.INIT=16'h2000;
LUT4 n904_ins4523 (
.I0(n900_7),
.I1(slot_a_3),
.I2(n69),
.I3(n891),
.F(n904) 
);
defparam n904_ins4523.INIT=16'h2000;
LUT4 n956_ins4526 (
.I0(slot_a_3),
.I1(n69),
.I2(n928),
.I3(n908_7),
.F(n956) 
);
defparam n956_ins4526.INIT=16'h4000;
LUT4 n952_ins4527 (
.I0(slot_a_3),
.I1(n69),
.I2(n928),
.I3(n908_7),
.F(n952) 
);
defparam n952_ins4527.INIT=16'h8000;
LUT4 n944_ins4528 (
.I0(slot_a_3),
.I1(n69),
.I2(n928),
.I3(n900_7),
.F(n944) 
);
defparam n944_ins4528.INIT=16'h4000;
LUT4 n940_ins4529 (
.I0(slot_a_3),
.I1(n69),
.I2(n928),
.I3(n900_7),
.F(n940) 
);
defparam n940_ins4529.INIT=16'h8000;
LUT3 ext_memory_nactive_ins4540 (
.I0(n111_11),
.I1(reg_scci_enable),
.I2(\reg_bank3[7] ),
.F(ext_memory_nactive_23) 
);
defparam ext_memory_nactive_ins4540.INIT=8'h80;
\u_scc_core/u_scc_register/u_wave_frequency_count_selector0  u_wave_frequency_count_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_frequency_count_a0[11] (\ff_reg_frequency_count_a0[11] ),
.\ff_reg_frequency_count_b0[11] (\ff_reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_frequency_count_c0[11] (\ff_reg_frequency_count_c0[11] ),
.\ff_reg_frequency_count_d0[11] (\ff_reg_frequency_count_d0[11] ),
.\ff_reg_frequency_count_a0[10] (\ff_reg_frequency_count_a0[10] ),
.\ff_reg_frequency_count_b0[10] (\ff_reg_frequency_count_b0[10] ),
.\ff_reg_frequency_count_c0[10] (\ff_reg_frequency_count_c0[10] ),
.\ff_reg_frequency_count_d0[10] (\ff_reg_frequency_count_d0[10] ),
.\ff_reg_frequency_count_a0[9] (\ff_reg_frequency_count_a0[9] ),
.\ff_reg_frequency_count_b0[9] (\ff_reg_frequency_count_b0[9] ),
.\ff_reg_frequency_count_c0[9] (\ff_reg_frequency_count_c0[9] ),
.\ff_reg_frequency_count_d0[9] (\ff_reg_frequency_count_d0[9] ),
.\ff_reg_frequency_count_a0[8] (\ff_reg_frequency_count_a0[8] ),
.\ff_reg_frequency_count_b0[8] (\ff_reg_frequency_count_b0[8] ),
.\ff_reg_frequency_count_c0[8] (\ff_reg_frequency_count_c0[8] ),
.\ff_reg_frequency_count_d0[8] (\ff_reg_frequency_count_d0[8] ),
.\ff_reg_frequency_count_a0[7] (\ff_reg_frequency_count_a0[7] ),
.\ff_reg_frequency_count_b0[7] (\ff_reg_frequency_count_b0[7] ),
.\ff_reg_frequency_count_c0[7] (\ff_reg_frequency_count_c0[7] ),
.\ff_reg_frequency_count_d0[7] (\ff_reg_frequency_count_d0[7] ),
.\ff_reg_frequency_count_a0[6] (\ff_reg_frequency_count_a0[6] ),
.\ff_reg_frequency_count_b0[6] (\ff_reg_frequency_count_b0[6] ),
.\ff_reg_frequency_count_c0[6] (\ff_reg_frequency_count_c0[6] ),
.\ff_reg_frequency_count_d0[6] (\ff_reg_frequency_count_d0[6] ),
.\ff_reg_frequency_count_a0[5] (\ff_reg_frequency_count_a0[5] ),
.\ff_reg_frequency_count_b0[5] (\ff_reg_frequency_count_b0[5] ),
.\ff_reg_frequency_count_c0[5] (\ff_reg_frequency_count_c0[5] ),
.\ff_reg_frequency_count_d0[5] (\ff_reg_frequency_count_d0[5] ),
.\ff_reg_frequency_count_a0[4] (\ff_reg_frequency_count_a0[4] ),
.\ff_reg_frequency_count_b0[4] (\ff_reg_frequency_count_b0[4] ),
.\ff_reg_frequency_count_c0[4] (\ff_reg_frequency_count_c0[4] ),
.\ff_reg_frequency_count_d0[4] (\ff_reg_frequency_count_d0[4] ),
.\ff_reg_frequency_count_a0[3] (\ff_reg_frequency_count_a0[3] ),
.\ff_reg_frequency_count_b0[3] (\ff_reg_frequency_count_b0[3] ),
.\ff_reg_frequency_count_c0[3] (\ff_reg_frequency_count_c0[3] ),
.\ff_reg_frequency_count_d0[3] (\ff_reg_frequency_count_d0[3] ),
.\ff_reg_frequency_count_a0[2] (\ff_reg_frequency_count_a0[2] ),
.\ff_reg_frequency_count_b0[2] (\ff_reg_frequency_count_b0[2] ),
.\ff_reg_frequency_count_c0[2] (\ff_reg_frequency_count_c0[2] ),
.\ff_reg_frequency_count_d0[2] (\ff_reg_frequency_count_d0[2] ),
.\ff_reg_frequency_count_a0[1] (\ff_reg_frequency_count_a0[1] ),
.\ff_reg_frequency_count_b0[1] (\ff_reg_frequency_count_b0[1] ),
.\ff_reg_frequency_count_c0[1] (\ff_reg_frequency_count_c0[1] ),
.\ff_reg_frequency_count_d0[1] (\ff_reg_frequency_count_d0[1] ),
.\ff_reg_frequency_count_a0[0] (\ff_reg_frequency_count_a0[0] ),
.\ff_reg_frequency_count_b0[0] (\ff_reg_frequency_count_b0[0] ),
.\ff_reg_frequency_count_c0[0] (\ff_reg_frequency_count_c0[0] ),
.\ff_reg_frequency_count_d0[0] (\ff_reg_frequency_count_d0[0] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3(n3),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_scc_core (clk_3,n42,slot_a_13,slot_a_7,slot_a_5,slot_d_12,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_3,slot_a_31,slot_a_17,slot_a_15,ff_nwr2,ff_nrd2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_29,slot_a_27,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_left_out[10] ,\ff_active[1] ,\ff_active[0] ,n314,n69,\wave_address_out[4] ,\wave_address_out[3] ,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,reg_scci_enable,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,ext_memory_nactive,n111,n325,n111_11,n891,n928,ext_memory_nactive_17,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n42;
input slot_a_13;
input slot_a_7;
input slot_a_5;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_3;
input slot_a_31;
input slot_a_17;
input slot_a_15;
input ff_nwr2;
input ff_nrd2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_29;
input slot_a_27;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_left_out[10] ;
output \ff_active[1] ;
output \ff_active[0] ;
output n314;
output n69;
output \wave_address_out[4] ;
output \wave_address_out[3] ;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output reg_scci_enable;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output ext_memory_nactive;
output n111;
output n325;
output n111_11;
output n891;
output n928;
output ext_memory_nactive_17;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_left_out[10] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n314;
wire n69;
wire \wave_address_out[4] ;
wire \wave_address_out[3] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n111;
wire n325;
wire n111_11;
wire n891;
wire n928;
wire ext_memory_nactive_17;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3_47;
wire VCC;
wire GND;
\u_scc_core/u_scc_channel_mixer  u_scc_channel_mixer (
.clk_3(clk_3),
.n42(n42),
.sram_oe(sram_oe),
.reg_scci_enable(reg_scci_enable),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.sram_we(sram_we),
.ff_reg_enable_c0(ff_reg_enable_c0),
.ff_reg_enable_d0(ff_reg_enable_d0),
.ff_reg_enable_e0(ff_reg_enable_e0),
.ff_reg_enable_a0(ff_reg_enable_a0),
.ff_reg_enable_b0(ff_reg_enable_b0),
.\sram_a[0] (\sram_a[0] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[4] (\sram_a[4] ),
.n325(n325),
.slot_a_13(slot_a_13),
.n111_11(n111_11),
.ext_memory_nactive_17(ext_memory_nactive_17),
.n111(n111),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.n928(n928),
.n891(n891),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3(n3),
.n3_45(n3_45),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_27(n3_27),
.n3_37(n3_37),
.n3_25(n3_25),
.n3_29(n3_29),
.n3_33(n3_33),
.n3_47(n3_47),
.n3_31(n3_31),
.n3_35(n3_35),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.ff_sram_q_en(ff_sram_q_en),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n314(n314),
.n69(n69),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[3] (\wave_address_out[3] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_scc_core/u_scc_register  u_scc_register (
.slot_d_12(slot_d_12),
.clk_3(clk_3),
.n42(n42),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.ram_array_4_DO7(ram_array_4_DO7),
.ff_sram_q_en(ff_sram_q_en),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.slot_a_13(slot_a_13),
.slot_a_31(slot_a_31),
.slot_a_17(slot_a_17),
.slot_a_15(slot_a_15),
.ff_nwr2(ff_nwr2),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_29(slot_a_29),
.slot_a_27(slot_a_27),
.n69(n69),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.reg_scci_enable(reg_scci_enable),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.sram_we(sram_we),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.ff_reg_enable_a0(ff_reg_enable_a0),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.ff_reg_enable_b0(ff_reg_enable_b0),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.ff_reg_enable_c0(ff_reg_enable_c0),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.ff_reg_enable_d0(ff_reg_enable_d0),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.ff_reg_enable_e0(ff_reg_enable_e0),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n111(n111),
.n325(n325),
.n111_11(n111_11),
.n891(n891),
.n928(n928),
.ext_memory_nactive_17(ext_memory_nactive_17),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3(n3),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3_47(n3_47) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module scc_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,mem_a,sound_out,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
output [7:0] mem_a;
output [10:0] sound_out;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n42;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_left_out[10] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n314;
wire n69;
wire \wave_address_out[4] ;
wire \wave_address_out[3] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire ext_memory_nactive;
wire n111;
wire n325;
wire n111_11;
wire n891;
wire n928;
wire ext_memory_nactive_17;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf2545 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf2546 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf2547 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf2548 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf2549 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf2550 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf2551 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf2552 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf2553 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf2554 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf2555 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf2556 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf2557 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf2558 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf2559 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf2560 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf2561 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf2562 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf2563 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf2564 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf2565 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IOBUF slot_d_iobuf2566 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf2568 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf2570 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf2572 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf2574 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf2576 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf2578 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf2580 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins2582 (
.G(GND) 
);
OBUF mem_a_obuf2598 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf2599 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf2600 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf2601 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf2602 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf2603 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf2604 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf2605 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF sound_out_obuf2606 (
.I(\ff_left_out[0] ),
.O(sound_out[0]) 
);
OBUF sound_out_obuf2607 (
.I(\ff_left_out[1] ),
.O(sound_out[1]) 
);
OBUF sound_out_obuf2608 (
.I(\ff_left_out[2] ),
.O(sound_out[2]) 
);
OBUF sound_out_obuf2609 (
.I(\ff_left_out[3] ),
.O(sound_out[3]) 
);
OBUF sound_out_obuf2610 (
.I(\ff_left_out[4] ),
.O(sound_out[4]) 
);
OBUF sound_out_obuf2611 (
.I(\ff_left_out[5] ),
.O(sound_out[5]) 
);
OBUF sound_out_obuf2612 (
.I(\ff_left_out[6] ),
.O(sound_out[6]) 
);
OBUF sound_out_obuf2613 (
.I(\ff_left_out[7] ),
.O(sound_out[7]) 
);
OBUF sound_out_obuf2614 (
.I(\ff_left_out[8] ),
.O(sound_out[8]) 
);
OBUF sound_out_obuf2615 (
.I(\ff_left_out[9] ),
.O(sound_out[9]) 
);
OBUF sound_out_obuf2616 (
.I(\ff_left_out[10] ),
.O(sound_out[10]) 
);
OBUF mem_ncs_obuf2617 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins3138 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins3139 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins3140 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins3141 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd1) 
);
LUT2 mem_ncs_ins4081 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins4081.INIT=4'hE;
LUT3 \slot_d[0]_ins4173  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins4173 .INIT=8'hEF;
INV n42_ins4545 (
.I(slot_nreset_3),
.O(n42) 
);
u_scc_core u_scc_core (
.clk_3(clk_3),
.n42(n42),
.slot_a_13(slot_a_13),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_3(slot_a_3),
.slot_a_31(slot_a_31),
.slot_a_17(slot_a_17),
.slot_a_15(slot_a_15),
.ff_nwr2(ff_nwr2),
.ff_nrd2(ff_nrd2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_29(slot_a_29),
.slot_a_27(slot_a_27),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n314(n314),
.n69(n69),
.\wave_address_out[4] (\wave_address_out[4] ),
.\wave_address_out[3] (\wave_address_out[3] ),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.reg_scci_enable(reg_scci_enable),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n111(n111),
.n325(n325),
.n111_11(n111_11),
.n891(n891),
.n928(n928),
.ext_memory_nactive_17(ext_memory_nactive_17),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
