Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Feb 10 05:44:05 2024
| Host         : egl running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_design_analysis -congestion -file /home/ayvol/accelerator_wrapper/reportcongestion.txt
| Design       : level0_wrapper
| Device       : xcu55c
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Placer Final Level Congestion Reporting
2. Router Initial Congestion
3. SLR Net Crossing Reporting

1. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+--------+-------+---------------------------------------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Direction |  Type  | Level |                 Window                | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |                                                                                                                                                                                                                                                                                                                                                                         Cell Names                                                                                                                                                                                                                                                                                                                                                                        |
+-----------+--------+-------+---------------------------------------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| North     | Global |     5 | (CLEL_R_X76Y572,CLEL_R_X91Y603)       |            3% |         3.535 | 74% | 9%     |  47% |   0% | 0%   | 0%   | 83% |   85% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(55%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(18%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(10%) |
| North     | Global |     6 | (CLEM_X72Y548,CLEL_L_X102Y611)        |            4% |         3.391 | 74% | 5%     |  35% |   0% | 10%  | 0%   | 76% |   85% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(41%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(18%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(13%) |
| South     | Global |     5 | (CLEL_R_X84Y570,CLEL_R_X99Y601)       |            6% |         3.373 | 72% | 13%    |  56% |   0% | 0%   | 0%   | 85% |   76% | 10% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(26%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(26%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(19%) |
| South     | Global |     6 | (CLEL_R_X65Y540,CLEM_X95Y603)         |            4% |         3.357 | 74% | 4%     |  35% |   0% | 30%  | 0%   | 92% |   85% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(47%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(6%)  |
| East      | Global |     5 | (CLEM_X82Y571,CLEM_X97Y602)           |            4% |         3.414 | 73% | 13%    |  52% |   0% | 0%   | NA   | 83% |   80% |  8% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(37%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(25%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(16%) |
| East      | Global |     6 | (CLEL_R_X68Y544,CLEL_R_X97Y607)       |            4% |         3.378 | 73% | 5%     |  36% |   0% | 28%  | 0%   | 84% |   84% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(46%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(9%)  |
| West      | Global |     5 | (CLEM_X98Y569,CLEL_R_X113Y600)        |            7% |         3.550 | 84% | 0%     |  45% |   0% | 0%   | 0%   | 85% |   89% |  1% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(40%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(29%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(8%)                                                                                                                                                                       |
| West      | Global |     6 | (CLEL_R_X69Y551,URAM_URAM_FT_X98Y600) |            4% |         3.305 | 72% | 5%     |  34% |   0% | 27%  | 0%   | 75% |   84% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(46%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(11%) |
| North     | Long   |     5 | (CLEL_R_X74Y573,DSP_X89Y600)          |            3% |         3.486 | 75% | 7%     |  46% |   0% | 33%  | 0%   | 83% |   86% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(60%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(16%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470(10%)                                                                                    |
| North     | Long   |     6 | (CLEL_R_X69Y550,URAM_URAM_FT_X98Y600) |            4% |         3.326 | 73% | 5%     |  34% |   0% | 26%  | 0%   | 76% |   84% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(46%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(11%) |
| South     | Long   |     5 | (CLEL_R_X50Y117,CLEL_R_X65Y148)       |            3% |         3.215 | 81% | 0%     |  33% |   0% | 75%  | 0%   | 72% |   89% |  3% | level0_i/ulp/alveo_hls4ml_0/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(70%),level0_i/ulp/alveo_hls4ml_0/inst(7%),level0_i/ulp/alveo_hls4ml_0/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_132/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_226(5%)                                                     |
| South     | Long   |     6 | (CLEL_R_X68Y551,CLEL_R_X97Y614)       |            4% |         3.306 | 72% | 5%     |  33% |   0% | 27%  | 0%   | 75% |   84% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(47%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(10%) |
| East      | Long   |     5 | (CLEM_X89Y569,CLEL_R_X104Y600)        |            9% |         3.508 | 76% | 10%    |  55% |   0% | 0%   | 0%   | 85% |   75% |  8% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(28%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(25%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(15%)                                                                                                                                                                      |
| East      | Long   |     6 | (CLEL_R_X65Y542,CLEM_X95Y605)         |            4% |         3.362 | 74% | 4%     |  35% |   0% | 28%  | 0%   | 84% |   85% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(48%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(7%)  |
| West      | Long   |     5 | (CLEL_R_X74Y575,DSP_X89Y605)          |            3% |         3.502 | 75% | 7%     |  43% |   0% | 28%  | 0%   | 71% |   86% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(61%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(16%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470(9%)                                                                                     |
| West      | Long   |     6 | (CLEM_X64Y547,BRAM_X94Y610)           |            4% |         3.353 | 73% | 4%     |  32% |   0% | 26%  | 0%   | 76% |   84% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(51%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(6%)  |
| North     | Short  |     5 | (CLEL_R_X99Y570,DSP_X114Y600)         |            7% |         3.650 | 85% | 0%     |  43% |   0% | 0%   | NA   | 85% |   88% |  1% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(41%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(8%)                                                                                                                                                                       |
| North     | Short  |     6 | (CLEL_R_X70Y543,DSP_X100Y605)         |            4% |         3.400 | 74% | 5%     |  37% |   0% | 28%  | 0%   | 84% |   85% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(42%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(10%) |
| South     | Short  |     5 | (CLEM_X82Y572,CLEM_X97Y603)           |            4% |         3.448 | 73% | 13%    |  51% |   0% | 0%   | NA   | 83% |   79% |  7% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(37%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(25%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(17%) |
| East      | Short  |     5 | (CLEL_R_X83Y570,CLEM_X98Y601)         |            5% |         3.355 | 72% | 13%    |  55% |   0% | 0%   | NA   | 85% |   77% | 10% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(29%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(25%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(18%) |
| East      | Short  |     6 | (CLEL_R_X73Y541,DSP_X103Y600)         |            4% |         3.400 | 75% | 4%     |  38% |   0% | 11%  | 0%   | 91% |   86% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(38%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(16%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(13%) |
| West      | Short  |     5 | (CLEL_R_X79Y571,CLEM_X95Y602)         |            4% |         3.431 | 73% | 13%    |  51% |   0% | 0%   | 0%   | 83% |   80% |  8% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(43%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(24%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(14%) |
| West      | Short  |     6 | (CLEL_R_X70Y545,DSP_X100Y605)         |            4% |         3.409 | 74% | 5%     |  36% |   0% | 28%  | 0%   | 84% |   85% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(43%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(11%) |
+-----------+--------+-------+---------------------------------------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


2. Router Initial Congestion
----------------------------

+-----------+--------+-------+--------------------------------+---------------+---------------+-----+--------+------+------+------+------+------+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Direction |  Type  | Level |             Window             | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM |  DSP | CARRY | SRL |                                                                                                                                                                                                                                                                                                                                                                                                           Cell Names                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                       Sub Windows                                                                                                                                                                                                                                                                                                      |
+-----------+--------+-------+--------------------------------+---------------+---------------+-----+--------+------+------+------+------+------+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| North     | Global |     6 | (CLEM_X64Y560,CLEL_L_X127Y623) |            3% |         4.214 | 79% |     2% |  29% |   0% |  11% |   0% |  58% |   87% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(31%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(31%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(25%)                                                                     | (CLEM_X64Y592,CLEL_R_X79Y607), (CLEM_X64Y576,CLEL_R_X79Y591), (CLEM_X80Y608,CLEM_X95Y623), (CLEM_X80Y592,CLEM_X95Y607), (CLEM_X80Y576,CLEM_X95Y591), (CLEM_X80Y560,CLEM_X95Y575), (CLEM_X96Y608,CLEM_X111Y623), (CLEM_X96Y592,CLEM_X111Y607), (CLEM_X96Y576,CLEM_X111Y591), (CLEM_X112Y608,CLEL_R_X127Y623), (CLEM_X112Y592,CLEL_R_X127Y607), (CLEM_X112Y576,CLEL_R_X127Y591), (CLEM_X112Y560,CLEL_R_X127Y575)                                                                                                                                                                                                         |
| North     | Global |     6 | (CLEM_X64Y560,CLEL_L_X127Y623) |            3% |         4.262 | 76% |     2% |  27% |   0% |  18% |   0% |  61% |   85% |  2% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(33%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(27%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(26%)                                                                     | (CLEM_X64Y592,CLEM_X95Y623), (CLEM_X64Y560,CLEM_X95Y591), (CLEM_X96Y592,CLEL_R_X127Y623), (CLEM_X96Y560,CLEL_R_X127Y591)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| South     | Global |     6 | (CLEM_X64Y573,CLEL_L_X127Y604) |            5% |         4.179 | 84% |     4% |  42% |   0% |  23% |   0% |  83% |   84% |  4% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(32%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(26%)                                                                     | (CLEM_X64Y573,CLEM_X95Y604), (CLEM_X96Y573,CLEL_R_X127Y604)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| East      | Global |     5 | (CLEM_X73Y575,CLEM_X120Y606)   |            7% |         4.126 | 85% |     5% |  48% |   0% |   8% |   0% |  85% |   83% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(37%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(14%) | (CLEM_X73Y575,CLEM_X80Y582), (CLEL_R_X81Y575,CLEL_R_X88Y582), (CLEM_X89Y591,CLEL_R_X96Y598), (CLEM_X89Y583,CLEL_R_X96Y590), (CLEM_X89Y575,CLEL_R_X96Y582), (CLEM_X97Y591,CLEL_R_X104Y598), (CLEM_X97Y583,CLEL_R_X104Y590), (CLEM_X97Y575,CLEL_R_X104Y582), (CLEM_X105Y599,CLEL_R_X112Y606), (CLEM_X105Y591,CLEL_R_X112Y598), (CLEM_X105Y583,CLEL_R_X112Y590), (CLEM_X105Y575,CLEL_R_X112Y582), (CLEL_R_X113Y599,CLEL_R_X120Y606), (CLEL_R_X113Y591,CLEL_R_X120Y598), (CLEL_R_X113Y583,CLEL_R_X120Y590), (CLEL_R_X113Y575,CLEL_R_X120Y582)                                                                              |
| East      | Global |     5 | (CLEL_R_X81Y575,CLEM_X112Y606) |            6% |         4.114 | 84% |     6% |  46% |   0% |   0% |   0% |  81% |   84% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(35%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(19%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(16%) | (CLEL_R_X81Y575,CLEL_R_X96Y590), (CLEM_X97Y591,CLEL_R_X112Y606), (CLEM_X97Y575,CLEL_R_X112Y590)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| West      | Global |     6 | (CLEM_X77Y493,CLEM_X124Y604)   |            3% |         4.107 | 79% |     3% |  36% |   0% |   0% |   0% |  91% |   86% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(29%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(23%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(23%)                                                                                                                                                                                                                                           | (CLEM_X77Y589,CLEM_X92Y604), (CLEM_X77Y573,CLEM_X92Y588), (CLEM_X93Y589,CLEL_R_X108Y604), (CLEM_X93Y573,CLEL_R_X108Y588), (CLEM_X93Y557,CLEL_R_X108Y572), (CLEM_X93Y541,CLEL_R_X108Y556), (CLEM_X93Y525,CLEL_R_X108Y540), (CLEM_X93Y509,CLEL_R_X108Y524), (CLEM_X93Y493,CLEL_R_X108Y508), (CLEM_X109Y589,CLEL_R_X124Y604), (CLEM_X109Y573,CLEL_R_X124Y588)                                                                                                                                                                                                                                                             |
| West      | Global |     6 | (CLEM_X77Y557,CLEL_L_X108Y620) |            3% |         4.263 | 78% |     3% |  31% |   0% |   0% |   0% |  61% |   86% |  4% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(32%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(27%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(22%)                                                                     | (CLEM_X77Y589,CLEL_R_X108Y620), (CLEM_X77Y557,CLEL_R_X108Y588)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| North     | Long   |     7 | (CLEM_X64Y528,CLEL_L_X127Y655) |            2% |         4.203 | 59% |     1% |  20% |   0% |  13% |   0% |  53% |   72% |  1% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(94%),level0_i/ulp(3%),level0_i/ulp/alveo_hls4ml_2/inst(1%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | (CLEM_X64Y592,CLEL_R_X127Y655), (CLEM_X64Y528,CLEL_R_X127Y591)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| South     | Long   |     6 | (CLEM_X64Y553,CLEL_L_X127Y616) |            4% |         4.267 | 79% |     2% |  30% |   0% |  20% |   0% |  69% |   86% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(34%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(26%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(25%)                                                                     | (CLEM_X64Y585,CLEM_X95Y616), (CLEM_X64Y553,CLEM_X95Y584), (CLEM_X96Y585,CLEL_R_X127Y616), (CLEM_X96Y553,CLEL_R_X127Y584)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| South     | Long   |     6 | (CLEM_X80Y553,CLEL_L_X127Y616) |            3% |         4.251 | 80% |     2% |  31% |   0% |   0% |   0% |  69% |   88% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(34%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(31%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(17%)                                                                     | (CLEM_X80Y601,CLEM_X95Y616), (CLEM_X80Y585,CLEM_X95Y600), (CLEM_X80Y569,CLEM_X95Y584), (CLEM_X80Y553,CLEM_X95Y568), (CLEM_X96Y601,CLEM_X111Y616), (CLEM_X96Y585,CLEM_X111Y600), (CLEM_X96Y569,CLEM_X111Y584), (CLEM_X96Y553,CLEM_X111Y568), (CLEM_X112Y601,CLEL_R_X127Y616), (CLEM_X112Y585,CLEL_R_X127Y600), (CLEM_X112Y569,CLEL_R_X127Y584), (CLEM_X112Y553,CLEL_R_X127Y568)                                                                                                                                                                                                                                         |
| East      | Long   |     6 | (CLEM_X89Y502,CLEM_X120Y597)   |            3% |         3.992 | 77% |     4% |  31% |   0% |   0% |   0% | 100% |   87% |  2% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(36%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(33%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(17%)                                                                                                                                                                                                                                           | (CLEM_X89Y566,CLEL_R_X120Y597), (CLEM_X89Y534,CLEL_R_X120Y565), (CLEM_X89Y502,CLEL_R_X120Y533)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| West      | Long   |     6 | (CLEL_R_X65Y490,CLEM_X128Y617) |            3% |         4.078 | 78% |     3% |  31% |   0% |   5% |   0% |  88% |   88% |  2% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(25%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(22%)                                                                                                                                                                                                                                           | (CLEL_R_X65Y586,CLEM_X80Y601), (CLEL_R_X81Y586,CLEL_R_X96Y601), (CLEL_R_X81Y570,CLEL_R_X96Y585), (CLEL_R_X81Y538,CLEL_R_X96Y553), (CLEL_R_X81Y522,CLEL_R_X96Y537), (CLEL_R_X81Y506,CLEL_R_X96Y521), (CLEM_X97Y602,CLEL_R_X112Y617), (CLEM_X97Y586,CLEL_R_X112Y601), (CLEM_X97Y570,CLEL_R_X112Y585), (CLEM_X97Y554,CLEL_R_X112Y569), (CLEL_R_X97Y538,CLEL_R_X112Y553), (CLEL_R_X97Y522,CLEL_R_X112Y537), (CLEL_R_X97Y506,CLEL_R_X112Y521), (CLEL_R_X97Y490,CLEL_R_X112Y505), (CLEL_R_X113Y586,CLEL_R_X128Y601), (CLEL_R_X113Y570,CLEL_R_X128Y585), (CLEL_R_X113Y554,CLEL_R_X128Y569), (CLEL_R_X113Y538,CLEL_R_X128Y553) |
| West      | Long   |     6 | (CLEL_R_X65Y490,CLEM_X128Y617) |            3% |         4.076 | 76% |     3% |  27% |   0% |  16% |   0% |  79% |   86% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(21%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(19%)                                                                                                                                                                                                                                           | (CLEL_R_X65Y586,CLEL_R_X96Y617), (CLEL_R_X65Y554,CLEL_R_X96Y585), (CLEM_X97Y586,CLEL_R_X128Y617), (CLEM_X97Y554,CLEL_R_X128Y585), (CLEL_R_X97Y522,CLEL_R_X128Y553), (CLEL_R_X97Y490,CLEL_R_X128Y521)                                                                                                                                                                                                                                                                                                                                                                                                                   |
| West      | Long   |     6 | (CLEL_R_X65Y522,CLEM_X128Y585) |            4% |         4.222 | 75% |     1% |  29% |   0% |  26% |   0% | 100% |   86% |  3% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(33%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0(22%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(20%)                                                                                                                                                                                                                                              | (CLEL_R_X65Y522,CLEL_R_X128Y585)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| North     | Short  |     6 | (CLEM_X69Y581,CLEM_X132Y612)   |            4% |         4.229 | 79% |     3% |  33% |   0% |  13% |   0% |  46% |   83% |  2% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(36%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(27%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(22%)                                                                     | (CLEM_X69Y597,CLEL_R_X84Y612), (CLEM_X69Y581,CLEL_R_X84Y596), (CLEM_X85Y597,CLEM_X100Y612), (CLEM_X85Y581,CLEM_X100Y596), (CLEM_X101Y597,CLEL_R_X116Y612), (CLEM_X101Y581,CLEL_R_X116Y596), (CLEM_X117Y597,CLEL_R_X132Y612), (CLEM_X117Y581,CLEL_R_X132Y596)                                                                                                                                                                                                                                                                                                                                                           |
| North     | Short  |     6 | (CLEM_X69Y581,CLEM_X132Y612)   |            4% |         4.229 | 79% |     3% |  33% |   0% |  13% |   0% |  46% |   83% |  2% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(36%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(27%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(22%)                                                                     | (CLEM_X69Y581,CLEM_X100Y612), (CLEM_X101Y581,CLEL_R_X132Y612)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| South     | Short  |     5 | (CLEM_X80Y572,CLEM_X111Y603)   |            5% |         4.158 | 84% |     8% |  50% |   0% |   0% |   0% |  77% |   82% |  6% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(29%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(15%)                                                                     | (CLEM_X80Y588,CLEM_X95Y603), (CLEM_X80Y572,CLEM_X95Y587), (CLEM_X96Y588,CLEM_X111Y603)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| East      | Short  |     5 | (CLEM_X80Y571,CLEM_X111Y602)   |            7% |         3.949 | 84% |    10% |  58% |   0% |   0% |   0% |  87% |   78% | 10% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(31%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(20%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(16%)                                                                     | (CLEM_X80Y579,CLEL_R_X87Y586), (CLEM_X80Y571,CLEL_R_X87Y578), (CLEM_X88Y587,CLEM_X95Y594), (CLEM_X88Y579,CLEM_X95Y586), (CLEM_X96Y595,CLEM_X103Y602), (CLEM_X96Y587,CLEM_X103Y594), (CLEM_X96Y579,CLEM_X103Y586), (CLEM_X104Y595,CLEM_X111Y602)                                                                                                                                                                                                                                                                                                                                                                        |
| East      | Short  |     5 | (CLEM_X64Y123,CLEM_X95Y138)    |           13% |         4.048 | 83% |    10% |  60% |   0% |  58% |   0% |  36% |   66% |  9% | level0_i/ulp/alveo_hls4ml_0/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(31%),level0_i/ulp/alveo_hls4ml_0/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(26%),level0_i/ulp/alveo_hls4ml_0/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(13%)                                                                     | (CLEM_X64Y123,CLEL_R_X79Y138), (CLEM_X80Y123,CLEM_X95Y138)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| East      | Short  |     5 | (CLEM_X80Y571,CLEM_X111Y602)   |            5% |         4.126 | 84% |     8% |  52% |   0% |   0% |   0% |  77% |   82% |  7% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(30%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(29%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(15%)                                                                     | (CLEM_X80Y587,CLEM_X95Y602), (CLEM_X80Y571,CLEM_X95Y586), (CLEM_X96Y587,CLEM_X111Y602)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| West      | Short  |     5 | (CLEM_X80Y576,CLEM_X111Y607)   |            5% |         4.218 | 83% |     6% |  43% |   0% |   0% |   0% |  66% |   83% |  5% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(32%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(24%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0(15%) | (CLEM_X80Y592,CLEM_X95Y607), (CLEM_X80Y576,CLEM_X95Y591), (CLEM_X96Y592,CLEM_X111Y607), (CLEM_X96Y576,CLEM_X111Y591)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| West      | Short  |     5 | (CLEM_X72Y568,CLEM_X111Y599)   |            6% |         4.043 | 84% |    10% |  59% |   0% |   9% |   0% | 100% |   82% |  7% | level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928(32%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_470/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_928(26%),level0_i/ulp/alveo_hls4ml_2/inst/dataflow_in_loop_VITIS_LOOP_89_1_U0/myproject_U0(17%)                                                                     | (CLEM_X72Y592,CLEL_R_X79Y599), (CLEM_X72Y584,CLEL_R_X79Y591), (CLEM_X80Y592,CLEL_R_X87Y599), (CLEM_X80Y584,CLEL_R_X87Y591), (CLEM_X80Y576,CLEL_R_X87Y583), (CLEM_X80Y568,CLEL_R_X87Y575), (CLEM_X88Y592,CLEM_X95Y599), (CLEM_X88Y584,CLEM_X95Y591), (CLEM_X88Y576,CLEM_X95Y583), (CLEM_X96Y592,CLEM_X103Y599), (CLEM_X96Y584,CLEM_X103Y591), (CLEM_X104Y592,CLEM_X111Y599), (CLEM_X104Y584,CLEM_X111Y591)                                                                                                                                                                                                              |
+-----------+--------+-------+--------------------------------+---------------+---------------+-----+--------+------+------+------+------+------+-------+-----+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


3. SLR Net Crossing Reporting
-----------------------------

+-----------------------------------------------------------------------------------------+-----------------------------+-------------+-------------+-------------+
|                                        Cell Names                                       | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+-----------------------------------------------------------------------------------------+-----------------------------+-------------+-------------+-------------+
| io_hbm_cattrip_00_OBUF[0]_inst                                                          | 1                           | 1           | 0           | 0           |
| io_uart_cmc_00_txd_OBUF_inst                                                            | 1                           | 0           | 1           | 0           |
| io_uart_satellite_ctrl_00_txd_OBUF_inst                                                 | 1                           | 0           | 1           | 0           |
| level0_i                                                                                | 990                         | 524         | 201         | 265         |
| level0_i/blp                                                                            | 674                         | 660         | 1           | 13          |
| level0_i/blp/blp_i                                                                      | 2680                        | 123         | 1           | 2556        |
| level0_i/blp/blp_i/PLP                                                                  | 21                          | 16          | 0           | 5           |
| level0_i/blp/blp_i/PLP/ss_dma                                                           | 162                         | 161         | 0           | 1           |
| level0_i/blp/blp_i/PLP/ss_dma/inst                                                      | 40                          | 39          | 0           | 1           |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma                                                  | 404                         | 181         | 11          | 212         |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst                                             | 812                         | 512         | 114         | 186         |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper                                | 900                         | 388         | 0           | 512         |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top                        | 440                         | 379         | 0           | 61          |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst | 37                          | 37          | 0           | 0           |
| level0_i/blp/blp_i/PLP/ss_dma/inst/dma/inst/udma_wrapper/dma_top/dma_enable.vul_dma     | 2                           | 0           | 0           | 2           |
| level0_i/blp/blp_i/PLP/ss_ert                                                           | 42                          | 0           | 0           | 42          |
| level0_i/blp/blp_i/PLP/ss_ert/inst                                                      | 1                           | 0           | 0           | 1           |
| level0_i/blp/blp_i/PLP/ss_fic                                                           | 42                          | 0           | 0           | 42          |
| level0_i/blp/blp_i/PLP/ss_fic/inst                                                      | 191                         | 50          | 0           | 141         |
| level0_i/blp/blp_i/PLP/ss_fic/inst/user_fanout_firewall_and_regslices                   | 78                          | 0           | 0           | 78          |
| level0_i/blp/blp_i/ss_cmc/inst                                                          | 5                           | 0           | 0           | 5           |
| level0_i/blp/blp_i/ss_cmp                                                               | 24                          | 24          | 0           | 0           |
| level0_i/blp/blp_i/ss_cmp/inst                                                          | 110                         | 110         | 0           | 0           |
| level0_i/blp/blp_i/ss_hif                                                               | 598                         | 598         | 0           | 0           |
| level0_i/blp/blp_i/ss_hif/inst                                                          | 445                         | 445         | 0           | 0           |
| level0_i/ulp                                                                            | 3                           | 3           | 0           | 0           |
| level0_i/ulp/hmss_0/inst/path_12                                                        | 342                         | 342         | 0           | 0           |
| level0_i/ulp/hmss_0/inst/path_16/slice5_16/inst                                         | 661                         | 344         | 0           | 317         |
| level0_i/ulp/hmss_0/inst/path_20/slice6_20/inst                                         | 685                         | 343         | 0           | 342         |
| level0_i/ulp/hmss_0/inst/path_8                                                         | 320                         | 320         | 0           | 0           |
| level0_i/ulp/hmss_0/inst/path_9/slice0_9/inst                                           | 1286                        | 643         | 0           | 643         |
| level0_i/ulp/ulp_ucs/inst                                                               | 127                         | 127         | 0           | 0           |
+-----------------------------------------------------------------------------------------+-----------------------------+-------------+-------------+-------------+


