/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_44z;
  reg [8:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_4z[2] | celloutsig_1_1z[1]);
  assign celloutsig_1_8z = { celloutsig_1_3z[6:4], celloutsig_1_6z } & celloutsig_1_5z[5:2];
  assign celloutsig_1_9z = celloutsig_1_2z[7:4] & { celloutsig_1_4z[2:0], celloutsig_1_6z };
  assign celloutsig_1_13z = celloutsig_1_3z[12:10] & celloutsig_1_9z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[2], celloutsig_0_6z } == { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[44:38], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } >= { in_data[63:59], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z } >= { celloutsig_0_2z[3:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[78:76] && in_data[85:83];
  assign celloutsig_0_38z = 1'h1 && { celloutsig_0_2z[2:0], celloutsig_0_13z };
  assign celloutsig_0_13z = { celloutsig_0_12z[1], celloutsig_0_2z } && { celloutsig_0_6z[4], celloutsig_0_12z[3:1], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_20z = 1'h1 && { celloutsig_0_6z[3:1], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_34z = { celloutsig_0_8z[5:1], celloutsig_0_31z } || { celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_8z[12:5], celloutsig_0_4z } || celloutsig_0_8z[12:4];
  assign celloutsig_0_1z = in_data[75:69] || { in_data[43:38], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_18z[9:0], celloutsig_1_8z } % { 1'h1, celloutsig_1_0z[9:5], celloutsig_1_2z };
  assign celloutsig_0_17z = { in_data[64], celloutsig_0_9z[2:1], 1'h1, celloutsig_0_13z } % { 1'h1, celloutsig_0_6z[4:1] };
  assign celloutsig_0_21z = { celloutsig_0_12z[3:1], celloutsig_0_1z, celloutsig_0_15z, 1'h0, celloutsig_0_9z[2:1], 1'h1, celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, in_data[37:22], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_6z[5:3] % { 1'h1, celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_49z = - celloutsig_0_21z[17:14];
  assign celloutsig_1_2z = - in_data[164:157];
  assign celloutsig_0_6z = - { in_data[92:89], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_24z = - { in_data[7:2], celloutsig_0_11z };
  assign celloutsig_0_44z = ~ { celloutsig_0_24z[3:1], celloutsig_0_15z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_0z & celloutsig_0_3z;
  assign celloutsig_0_26z = celloutsig_0_15z[1] & celloutsig_0_1z;
  assign celloutsig_1_18z = { celloutsig_1_1z[11:6], celloutsig_1_11z } >> { celloutsig_1_13z[1], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[176:164] >> in_data[182:170];
  assign celloutsig_1_5z = celloutsig_1_3z[9:0] >> { in_data[139:134], celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_1z[4:0] >> { in_data[178], celloutsig_1_8z };
  assign celloutsig_0_8z = { in_data[56:49], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } >> { in_data[6:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_22z, celloutsig_0_22z } >> { celloutsig_0_6z[4:3], celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_1z[3:0] - celloutsig_1_3z[12:9];
  assign celloutsig_1_1z = { in_data[117:115], celloutsig_1_0z } ~^ in_data[181:166];
  assign celloutsig_1_3z = in_data[120:105] ~^ celloutsig_1_1z;
  assign celloutsig_0_2z = in_data[79:75] ~^ in_data[92:88];
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_4z } ^ { celloutsig_0_12z[3:1], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_14z = ~((celloutsig_0_6z[5] & celloutsig_0_12z[2]) | celloutsig_0_5z);
  always_latch
    if (clkin_data[64]) celloutsig_0_48z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_48z = { celloutsig_0_44z[8:2], celloutsig_0_34z, celloutsig_0_38z };
  assign { celloutsig_0_9z[1], celloutsig_0_9z[2] } = { celloutsig_0_7z, celloutsig_0_0z } ~^ { celloutsig_0_2z[0], celloutsig_0_2z[1] };
  assign { celloutsig_0_12z[1], celloutsig_0_12z[2], celloutsig_0_12z[3] } = { celloutsig_0_10z, celloutsig_0_7z, in_data[1] } ~^ { celloutsig_0_9z[1], celloutsig_0_9z[2], celloutsig_0_3z };
  assign celloutsig_0_12z[0] = celloutsig_0_1z;
  assign celloutsig_0_9z[0] = 1'h1;
  assign { out_data[138:128], out_data[109:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
