Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 21 20:27:00 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_TEST_control_sets_placed.rpt
| Design       : LED_TEST
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------+-----------------------------------------+------------------+----------------+--------------+
|                Clock Signal               | Enable Signal |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+---------------+-----------------------------------------+------------------+----------------+--------------+
|  led_control/fade_blink_rate/count_reg[0] |               |                                         |                2 |              2 |         1.00 |
|  led_control/fade_blink_rate/count_reg[0] |               | led_control/fade_up_down/cnt[7]_i_1_n_0 |                1 |              7 |         7.00 |
|  clk_div/out[0]                           |               | led_control/pwm_ch/cnt_dir_i_1_n_0      |                2 |              9 |         4.50 |
|  clk_div/out[0]                           |               |                                         |                4 |             13 |         3.25 |
|  sys_clk_IBUF_BUFG                        |               |                                         |                4 |             13 |         3.25 |
+-------------------------------------------+---------------+-----------------------------------------+------------------+----------------+--------------+


