/*
 * cs42l52.h -- CS42L52 ALSA SoC audio driver
 *
 * Copyright 2012 CirrusLogic, Inc.
 *
 * Author: Georgi Vlaev <joe@nucleusys.com>
 * Author: Brian Austin <brian.austin@cirrus.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __CS42L52_H__
#define __CS42L52_H__

#define CS42L52_NAME				"CS42L52"
#define CS42L52_DEFAULT_CLK			27000000
#define CS42L52_MIN_CLK				11000000
#define CS42L52_MAX_CLK				27000000
#define CS42L52_DEFAULT_FORMAT		SNDRV_PCM_FMTBIT_S16_LE
#define CS42L52_DEFAULT_MAX_CHANS	2
#define CS42L52_SYSCLK				1

#define CS42L52_CHIP_SWICTH			(1 << 17)
#define CS42L52_ALL_IN_ONE			(1 << 16)
#define CS42L52_CHIP_ONE			0x00
#define CS42L52_CHIP_TWO			0x01
#define CS42L52_CHIP_THR			0x02
#define CS42L52_CHIP_MASK			0x0f

#define CS42L52_FIX_BITS_CTL		0x00
#define CS42L52_CHIP				0x01
#define CS42L52_CHIP_ID				0xE0
#define CS42L52_CHIP_ID_MASK		0xF8
#define CS42L52_CHIP_REV_A0			0x00
#define CS42L52_CHIP_REV_A1			0x01
#define CS42L52_CHIP_REV_B0			0x02
#define CS42L52_CHIP_REV_MASK		0x07

#define CS42L52_PWRCTL1								0x02
#define CS42L52_PWRCTL1_PDN_ADCA_SHIFT				1
#define CS42L52_PWRCTL1_PDN_ADCB_SHIFT				2
#define CS42L52_PWRCTL1_PDN_ADCX_MAX				1
#define CS42L52_PWRCTL1_PDN_ADCX_INVERT				1
#define CS42L52_PWRCTL1_PDN_PGAA_SHIFT				3
#define CS42L52_PWRCTL1_PDN_PGAB_SHIFT				4
#define CS42L52_PWRCTL1_PDN_PGAX_MAX				1
#define CS42L52_PWRCTL1_PDN_PGAX_INVERT				1
#define CS42L52_PWRCTL1_PDN_ALL						0x9F
#define CS42L52_PWRCTL1_PDN_CHRG					0x80
#define CS42L52_PWRCTL1_PDN_PGAB					0x10
#define CS42L52_PWRCTL1_PDN_PGAA					0x08
#define CS42L52_PWRCTL1_PDN_ADCB					0x04
#define CS42L52_PWRCTL1_PDN_ADCA					0x02
#define CS42L52_PWRCTL1_PDN_CODEC					0x01
#define CS42L52_PWRCTL1_PDN_CHARGE_PUMP_SHIFT		7
#define CS42L52_PWRCTL1_PDN_CHARGE_PUMP_INVERT		1

#define CS42L52_PWRCTL2						0x03
#define CS42L52_PWRCTL2_PDN_BIAS_SHIFT		0
#define CS42L52_PWRCTL2_PDN_BIAS_MAX		1
#define CS42L52_PWRCTL2_PDN_BIAS_INVERT		1
#define CS42L52_PWRCTL2_PDN_MICA_SHIFT		1
#define CS42L52_PWRCTL2_PDN_MICB_SHIFT		2
#define CS42L52_PWRCTL2_PDN_MICX_INVERT		1
#define CS42L52_PWRCTL2_PDN_OVRDA_SHIFT		3
#define CS42L52_PWRCTL2_PDN_OVRDB_SHIFT		4
#define CS42L52_PWRCTL2_PDN_OVRDX_MAX		1
#define CS42L52_PWRCTL2_PDN_OVRDX_INVERT	0

#define CS42L52_PWRCTL3							0x04
#define CS42L52_PWRCTL3_PDN_SPKA_SHIFT			0
#define CS42L52_PWRCTL3_PDN_SPKB_SHIFT			2
#define CS42L52_PWRCTL3_PDN_SPKX_MAX			1
#define CS42L52_PWRCTL3_PDN_SPKX_INVERT			1
#define CS42L52_PWRCTL3_PDN_HPA_SHIFT			4
#define CS42L52_PWRCTL3_PDN_HPB_SHIFT			6
#define CS42L52_PWRCTL3_PDN_HPX_MAX				1
#define CS42L52_PWRCTL3_PDN_HPX_INVERT			1

#define CS42L52_DEFAULT_OUTPUT_STATE		0x05
#define CS42L52_PWRCTL3_CONF_MASK			0x03

#define CS42L52_CLK_CTL			0x05
#define CLK_AUTODECT_ENABLE		(1 << 7)
#define CLK_SPEED_SHIFT			5
#define CLK_DS_MODE				0x00
#define CLK_SS_MODE				0x01
#define CLK_HS_MODE				0x02
#define CLK_QS_MODE				0x03
#define CLK_32K_SR_SHIFT		4
#define CLK_32K					0x01
#define CLK_NO_32K				0x00
#define CLK_27M_MCLK_SHIFT		3
#define CLK_27M_MCLK			0x01
#define CLK_NO_27M				0x00
#define CLK_RATIO_SHIFT			1
#define CLK_R_128				0x00
#define CLK_R_125				0x01
#define CLK_R_132				0x02
#define CLK_R_136				0x03

#define CS42L52_IFACE_CTL1					0x06
#define CS42L52_IFACE_CTL1_MASTER			(1 << 7)
#define CS42L52_IFACE_CTL1_SLAVE			(0 << 7)
#define CS42L52_IFACE_CTL1_INV_SCLK			(1 << 6)
#define CS42L52_IFACE_CTL1_ADC_FMT_I2S		(1 << 5)
#define CS42L52_IFACE_CTL1_ADC_FMT_LEFT_J	(0 << 5)
#define CS42L52_IFACE_CTL1_DSP_MODE_EN		(1 << 4)
#define CS42L52_IFACE_CTL1_DAC_FMT_LEFT_J	(0 << 2)
#define CS42L52_IFACE_CTL1_DAC_FMT_I2S		(1 << 2)
#define CS42L52_IFACE_CTL1_DAC_FMT_RIGHT_J	(2 << 2)
#define CS42L52_IFACE_CTL1_WL_32BIT			(0x00)
#define CS42L52_IFACE_CTL1_WL_24BIT			(0x01)
#define CS42L52_IFACE_CTL1_WL_20BIT			(0x02)
#define CS42L52_IFACE_CTL1_WL_16BIT			(0x03)
#define CS42L52_IFACE_CTL1_WL_MASK			0xFFFF

#define CS42L52_IFACE_CTL2						0x07
#define CS42L52_IFACE_CTL2_BIAS_LVL_SHIFT		0
#define CS42L52_IFACE_CTL2_BIAS_LVL_MASK		0x07
#define CS42L52_IFACE_CTL2_HP_SW_INV_SHIFT		3
#define CS42L52_IFACE_CTL2_3ST_SP_SHIFT			4
#define CS42L52_IFACE_CTL2_DIGLOOP_SHIFT		5
#define CS42L52_IFACE_CTL2_SCLK_EQ_MCLK_SHIFT	6

#define CS42L52_ADC_PGA_A						0x08
#define CS42L52_ADC_PGA_B						0x09
#define CS42L52_ADC_PGA_X_ADC_SEL_SHIFT			5
#define CS42L52_ADC_PGA_X_PGA_SEL_AIN1_SHIFT	0
#define CS42L52_ADC_PGA_X_PGA_SEL_AIN2_SHIFT	1
#define CS42L52_ADC_PGA_X_PGA_SEL_AIN3_SHIFT	2
#define CS42L52_ADC_PGA_X_PGA_SEL_AIN4_SHIFT	3
#define CS42L52_ADC_PGA_X_PGA_SEL_MIC_SHIFT		4
#define CS42L52_ADC_PGA_X_PGA_SEL_MAX			1
#define CS42L52_ADC_PGA_X_PGA_SEL_INVERT		0

#define CS42L52_ANALOG_HPF_CTL						0x0A
#define CS42L52_ANALOG_HPF_CTL_HPFA_SHIFT			5
#define CS42L52_ANALOG_HPF_CTL_HPFB_SHIFT			7
#define CS42L52_ANALOG_HPF_CTL_HPFX_MAX				1
#define CS42L52_ANALOG_HPF_CTL_HPFX_INVERT			0
#define CS42L52_ANALOG_HPF_CTL_ANLGSFTA_SHIFT		1
#define CS42L52_ANALOG_HPF_CTL_ANLGSFTB_SHIFT		3
#define CS42L52_ANALOG_HPF_CTL_ANLGSFTX_MAX			1
#define CS42L52_ANALOG_HPF_CTL_ANLGSFTX_INVERT		0
#define CS42L52_ANALOG_HPF_CTL_ANLGZCA_SHIFT		0
#define CS42L52_ANALOG_HPF_CTL_ANLGZCB_SHIFT		2
#define CS42L52_ANALOG_HPF_CTL_ANLGZCX_MAX			1
#define CS42L52_ANALOG_HPF_CTL_ANLGZCX_INVERT		0
#define CS42L52_ANALOG_HPF_CTL_HPFRZA_SHIFT			4
#define CS42L52_ANALOG_HPF_CTL_HPFRZB_SHIFT			6
#define CS42L52_ANALOG_HPF_CTL_HPFRZX_MAX			1
#define CS42L52_ANALOG_HPF_CTL_HPFRZX_INVERT		0

#define CS42L52_ADC_HPF_FREQ					0x0B

#define CS42L52_ADC_MISC_CTL					0x0C
#define CS42L52_ADC_MISC_CTL_ADCA_MUTE_SHIFT	0
#define CS42L52_ADC_MISC_CTL_ADCB_MUTE_SHIFT	1
#define CS42L52_ADC_MISC_CTL_ADCX_MUTE_MAX		1
#define CS42L52_ADC_MISC_CTL_ADCX_MUTE_INVERT	1
#define CS42L52_ADC_MISC_CTL_DIG_MUX_SHIFT		6

#define CS42L52_PB_CTL1					0x0D
#define CS42L52_PB_CTL1_HP_GAIN_SHIFT	5
#define CS42L52_PB_CTL1_HP_GAIN_03959	0x00
#define CS42L52_PB_CTL1_HP_GAIN_04571	0x01
#define CS42L52_PB_CTL1_HP_GAIN_05111	0x02
#define CS42L52_PB_CTL1_HP_GAIN_06047	0x03
#define CS42L52_PB_CTL1_HP_GAIN_07099	0x04
#define CS42L52_PB_CTL1_HP_GAIN_08399	0x05
#define CS42L52_PB_CTL1_HP_GAIN_10000	0x06
#define CS42L52_PB_CTL1_HP_GAIN_11430	0x07
#define CS42L52_PB_CTL1_INV_PCMB		(1 << 3)
#define CS42L52_PB_CTL1_INV_PCMA		(1 << 2)
#define CS42L52_PB_CTL1_MSTB_MUTE		(1 << 1)
#define CS42L52_PB_CTL1_MSTA_MUTE		(1 << 0)
#define CS42L52_PB_CTL1_MUTE_MASK		0x03
#define CS42L52_PB_CTL1_MUTE			3
#define CS42L52_PB_CTL1_UNMUTE			0

#define CS42L52_MISC_CTL					0x0E
#define CS42L52_MISC_CTL_DIGZC_SHIFT		0
#define CS42L52_MISC_CTL_DIGZC_MAX			1
#define CS42L52_MISC_CTL_DIGZC_INVERT		0
#define CS42L52_MISC_CTL_DIGSFT_SHIFT		1
#define CS42L52_MISC_CTL_DIGSFT_MAX			1
#define CS42L52_MISC_CTL_DIGSFT_INVERT		0
#define CS42L52_MISC_CTL_DEEMPH_SHIFT		2
#define CS42L52_MISC_CTL_DEEMPH_MAX			1
#define CS42L52_MISC_CTL_DEEMPH_INVERT		0
#define CS42L52_MISC_CTL_FREEZE_SHIFT		3
#define CS42L52_MISC_CTL_PASSMUTEA_SHIFT	4
#define CS42L52_MISC_CTL_PASSMUTEB_SHIFT	5
#define CS42L52_MISC_CTL_PASSMUTEX_MAX		1
#define CS42L52_MISC_CTL_PASSMUTEX_INVERT	0
#define CS42L52_MISC_CTL_PASSTHRUA_SHIFT	6
#define CS42L52_MISC_CTL_PASSTHRUB_SHIFT	7
#define CS42L52_MISC_CTL_PASSTHRUX_MAX		1
#define CS42L52_MISC_CTL_PASSTHRUX_INVERT	0

#define CS42L52_PB_CTL2							0x0F
#define CS42L52_PB_CTL2_SPK_MUTE50_SHIFT		0
#define CS42L52_PB_CTL2_SPK_MUTE50_MAX			1
#define CS42L52_PB_CTL2_SPK_MUTE50_INVERT		0
#define CS42L52_PB_CTL2_SPK_MONO_SHIFT			1
#define CS42L52_PB_CTL2_SPK_MONO_MASK			0x02
#define CS42L52_PB_CTL2_SPK_MONO_MAX			1
#define CS42L52_PB_CTL2_SPK_MONO_INVERT			0
#define CS42L52_PB_CTL2_SPK_SWAP_SHIFT			2
#define CS42L52_PB_CTL2_SPK_SWAP_MAX			1
#define CS42L52_PB_CTL2_SPK_SWAP_INVERT			0
#define CS42L52_PB_CTL2_SPK_VOL_B_EQ_A_SHIFT	3
#define CS42L52_PB_CTL2_SPK_VOL_B_EQ_A_MAX		1
#define CS42L52_PB_CTL2_SPK_VOL_B_EQ_A_INVERT	0
#define CS42L52_PB_CTL2_SPKA_MUTE_SHIFT			4
#define CS42L52_PB_CTL2_SPKB_MUTE_SHIFT			5
#define CS42L52_PB_CTL2_SPKX_MUTE_MAX			1
#define CS42L52_PB_CTL2_SPKX_MUTE_INVERT		0
#define CS42L52_PB_CTL2_HPA_MUTE_SHIFT			6
#define CS42L52_PB_CTL2_HPB_MUTE_SHIFT			7
#define CS42L52_PB_CTL2_HPX_MUTE_MAX			1
#define CS42L52_PB_CTL2_HPX_MUTE_INVERT			0

#define	CS42L52_MICA_CTL						0x10
#define CS42L52_MICB_CTL						0x11
#define CS42L52_MICX_CTL_VOL_SHIFT				0
#define CS42L52_MICX_CTL_VOL_MAX				0x10
#define CS42L52_MICX_CTL_VOL_INVERT				0
#define CS42L52_MICX_CTL_CFG_SHIFT				5
#define CS42L52_MICX_CTL_CFG_MASK				0x20


#define CS42L52_PGAA_CTL						0x12
#define CS42L52_PGAB_CTL						0x13
#define CS42L52_PGAX_CTL_VOL_SHIFT				0
#define CS42L52_PGAX_CTL_VOL_MAX				0x30
#define CS42L52_PGAX_CTL_VOL_INVERT				0
#define CS42L52_PGAX_CTL_VOL_PLUS_12DB			0x18
#define CS42L52_PGAX_CTL_VOL_PLUS_12DB_UPPER	0x1F
#define CS42L52_PGAX_CTL_VOL_MINUS_6DB			0x28
#define CS42L52_PGAX_CTL_VOL_MINUS_6DB_LOWER	0x20
#define CS42L52_PGAX_CTL_VOL_MASK				0x3F
#define CS42L52_PGAX_CTL_ACL_ZERO_CROSS_SHIFT	6
#define CS42L52_PGAX_CTL_ACL_ZERO_CROSS_MAX		1
#define CS42L52_PGAX_CTL_ACL_ZERO_CROSS_INVERT	1
#define CS42L52_PGAX_CTL_ACL_SOFT_RAMP_SHIFT	7
#define CS42L52_PGAX_CTL_ACL_SOFT_RAMP_MAX		1
#define CS42L52_PGAX_CTL_ACL_SOFT_RAMP_INVERT	1

#define CS42L52_PASSTHRUA_VOL					0x14
#define CS42L52_PASSTHRUB_VOL					0x15
#define CS42L52_PASSTHRUX_VOL_SHIFT				0
#define CS42L52_PASSTHRUX_VOL_MAX				0x90
#define CS42L52_PASSTHRUX_VOL_INVERT			0
#define CS42L52_PASSTHRUX_VOL_PLUS_12DB			0x18
#define CS42L52_PASSTHRUX_VOL_PLUS_12DB_UPPER	0x7F
#define CS42L52_PASSTHRUX_VOL_MINUS_60DB		0x88
#define CS42L52_PASSTHRUX_VOL_MINUS_60DB_LOWER	0x80
#define CS42L52_PASSTHRUX_VOL_MASK				0xFF

#define CS42L52_ADCA_VOL					0x16
#define CS42L52_ADCB_VOL					0x17
#define CS42L52_ADCX_VOL_SHIFT				0
#define CS42L52_ADCX_VOL_MAX				0x78
#define CS42L52_ADCX_VOL_INVERT				0
#define CS42L52_ADCX_VOL_PLUS_24DB			0x18
#define CS42L52_ADCX_VOL_PLUS_24DB_UPPER	0x7F
#define CS42L52_ADCX_VOL_MINUS_96DB			0xA0
#define CS42L52_ADCX_VOL_MINUS_96DB_LOWER	0x80
#define CS42L52_ADCX_VOL_MASK				0xFF

#define CS42L52_ADCA_MIXER_VOL					0x18
#define CS42L52_ADCB_MIXER_VOL					0x19
#define CS42L52_ADCX_MIXER_VOL_SHIFT			0
#define CS42L52_ADCX_MIXER_VOL_MAX				0x7F
#define CS42L52_ADCX_MIXER_VOL_INVERT			0
#define CS42L52_ADCX_MIXER_VOL_PLUS_12DB		0x18
#define CS42L52_ADCX_MIXER_VOL_MINUS_51_5DB		0x19
#define CS42L52_ADCX_MIXER_VOL_MASK				0x7F
#define CS42L52_ADCX_MIXER_MUTE_SHIFT			7
#define CS42L52_ADCX_MIXER_MUTE_MAX				1
#define CS42L52_ADCX_MIXER_MUTE_INVERT			1

#define CS42L52_PCMA_MIXER_VOL					0x1A
#define CS42L52_PCMB_MIXER_VOL					0x1B
#define CS42L52_PCMX_MIXER_VOL_SHIFT			0
#define CS42L52_PCMX_MIXER_VOL_MAX				0x7F
#define CS42L52_PCMX_MIXER_VOL_INVERT			0
#define CS42L52_PCMX_MIXER_VOL_PLUS_12DB		0x18
#define CS42L52_PCMX_MIXER_VOL_MINUS_51_5DB		0x19
#define CS42L52_PCMX_MIXER_VOL_MASK				0x7F
#define CS42L52_PCMX_MIXER_MUTE_SHIFT			7
#define CS42L52_PCMX_MIXER_MUTE_MAX				1
#define CS42L52_PCMX_MIXER_MUTE_INVERT			1

#define CS42L52_BEEP_FREQ_ONTIME				0x1C
#define CS42L52_BEEP_FREQ_ONTIME_ONTIME_SHIFT	0
#define CS42L52_BEEP_FREQ_ONTIME_ONTIME_MASK	0x0F
#define CS42L52_BEEP_FREQ_ONTIME_FREQ_SHIFT		4
#define CS42L52_BEEP_FREQ_ONTIME_FREQ_MASK		0xF0

#define CS42L52_BEEP_VOL_OFFTIME					0x1D
#define CS42L52_BEEP_VOL_OFFTIME_OFFTIME_SHIFT		5
#define CS42L52_BEEP_VOL_OFFTIME_OFFTIME_MASK		0xE0
#define CS42L52_BEEP_VOL_OFFTIME_VOL_SHIFT			0
#define CS42L52_BEEP_VOL_OFFTIME_VOL_MAX			0x1F
#define CS42L52_BEEP_VOL_OFFTIME_VOL_INVERT			0
#define CS42L52_BEEP_VOL_OFFTIME_VOL_PLUS_6DB		0x06
#define CS42L52_BEEP_VOL_OFFTIME_VOL_MINUS_56DB		0x07
#define CS42L52_BEEP_VOL_OFFTIME_VOL_MASK			0x1F

#define CS42L52_BEEP_TONE_CTL							0x1E
#define CS42L52_BEEP_TONE_CTL_TONE_CTL_SHIFT			0
#define CS42L52_BEEP_TONE_CTL_TONE_CTL_MAX				1
#define CS42L52_BEEP_TONE_CTL_TONE_CTL_INVERT			0
#define CS42L52_BEEP_TONE_CTL_BASS_CORNER_FREQ_SHIFT	1
#define CS42L52_BEEP_TONE_CTL_TREBLE_CORNER_FREQ_SHIFT	3
#define CS42L52_BEEP_TONE_CTL_BEEP_MIX_SHIFT			5
#define CS42L52_BEEP_TONE_CTL_BEEP_MIX_MAX				1
#define CS42L52_BEEP_TONE_CTL_BEEP_MIX_INVERT			1
#define CS42L52_BEEP_TONE_CTL_BEEP_CFG_SHIFT			6

#define CS42L52_TONE_CTL						0x1F
#define CS42L52_TONE_CTL_TREBLE_GAIN_SHIFT		4
#define CS42L52_TONE_CTL_TREBLE_GAIN_MAX		0x0F
#define CS42L52_TONE_CTL_TREBLE_GAIN_INVERT		1
#define CS42L52_TONE_CTL_BASS_GAIN_SHIFT		0
#define CS42L52_TONE_CTL_BASS_GAIN_MAX			0x0F
#define CS42L52_TONE_CTL_BASS_GAIN_INVERT		1

#define CS42L52_BEEP_EN_MASK	0x3F

#define CS42L52_MSTA_VOL				0x20
#define CS42L52_MSTB_VOL				0x21
#define CS42L52_MSTX_VOL_SHIFT			0
#define CS42L52_MSTX_VOL_MAX			0xE4
#define CS42L52_MSTX_VOL_INVERT			0
#define CS42L52_MSTX_VOL_PLUS_12DB		0x18
#define CS42L52_MSTX_VOL_MINUS_102DB	0x34
#define CS42L52_MSTX_VOL_MASK			0xFF

#define CS42L52_HPA_VOL					0x22
#define CS42L52_HPB_VOL					0x23
#define CS42L52_HPX_VOL_SHIFT			0
#define CS42L52_HPX_VOL_MAX				0xC0
#define CS42L52_HPX_VOL_INVERT			0
#define CS42L52_HPX_VOL_0DB				0x00
#define CS42L52_HPX_VOL_MINUS_96DB		0x40
#define CS42L52_HPX_VOL_MASK			0xFF

#define CS42L52_SPKA_VOL				0x24
#define CS42L52_SPKB_VOL				0x25
#define CS42L52_SPKX_VOL_SHIFT			0
#define CS42L52_SPKX_VOL_MAX			0xC0
#define CS42L52_SPKX_VOL_INVERT			0
#define CS42L52_SPKX_VOL_0DB			0x00
#define CS42L52_SPKX_VOL_MINUS_96DB		0x40
#define CS42L52_SPKX_VOL_MASK			0xFF

#define CS42L52_ADC_PCM_MIXER					0x26
#define CS42L52_ADC_PCM_MIXER_ADCBSWP_SHIFT		0
#define CS42L52_ADC_PCM_MIXER_ADCBSWP_MASK		0x03
#define CS42L52_ADC_PCM_MIXER_ADCASWP_SHIFT		2
#define CS42L52_ADC_PCM_MIXER_ADCASWP_MASK		0x03
#define CS42L52_ADC_PCM_MIXER_PCMBSWP_SHIFT		4
#define CS42L52_ADC_PCM_MIXER_PCMBSWP_MASK		0x03
#define CS42L52_ADC_PCM_MIXER_PCMASWP_SHIFT		6
#define CS42L52_ADC_PCM_MIXER_PCMASWP_MASK		0x03

#define CS42L52_LIMITER_CTL1							0x27
#define CS42L52_LIMITER_CTL1_ZERO_CROSS_SHIFT			0
#define CS42L52_LIMITER_CTL1_ZERO_CROSS_MAX				1
#define CS42L52_LIMITER_CTL1_ZERO_CROSS_INVERT			0
#define CS42L52_LIMITER_CTL1_SOFT_RAMP_SHIFT			1
#define CS42L52_LIMITER_CTL1_SOFT_RAMP_MAX				1
#define CS42L52_LIMITER_CTL1_SOFT_RAMP_INVERT			0
#define CS42L52_LIMITER_CTL1_CUSHION_THRESHOLD_SHIFT	2
#define CS42L52_LIMITER_CTL1_CUSHION_THRESHOLD_MAX		0x07
#define CS42L52_LIMITER_CTL1_CUSHION_THRESHOLD_INVERT	0
#define CS42L52_LIMITER_CTL1_MAXIMUM_THRESHOLD_SHIFT	5
#define CS42L52_LIMITER_CTL1_MAXIMUM_THRESHOLD_MAX		0x07
#define CS42L52_LIMITER_CTL1_MAXIMUM_THRESHOLD_INVERT	0

#define CS42L52_LIMITER_CTL2						0x28
#define CS42L52_LIMITER_CTL2_LIMITER_ENABLE_SHIFT	7
#define CS42L52_LIMITER_CTL2_LIMITER_ENABLE_MAX		1
#define CS42L52_LIMITER_CTL2_LIMITER_ENABLE_INVERT	0
#define CS42L52_LIMITER_CTL2_RELEASE_RATE_SHIFT		0
#define CS42L52_LIMITER_CTL2_RELEASE_RATE_MAX		0x3F
#define CS42L52_LIMITER_CTL2_RELEASE_RATE_INVERT	0

#define CS42L52_LIMITER_AT_RATE			0x29
#define CS42L52_LIMITER_AT_RATE_SHIFT	0
#define CS42L52_LIMITER_AT_RATE_MAX		0x3F
#define CS42L52_LIMITER_AT_RATE_INVERT	0

#define CS42L52_ALC_CTL						0x2A
#define CS42L52_ALC_CTL_AT_RATE_SHIFT		0
#define CS42L52_ALC_CTL_AT_RATE_MAX			0x3F
#define CS42L52_ALC_CTL_AT_RATE_INVERT		0
#define CS42L52_ALC_CTL_ALCA_ENABLE_SHIFT	6
#define CS42L52_ALC_CTL_ALCB_ENABLE_SHIFT	7
#define CS42L52_ALC_CTL_ALCX_ENABLE_MAX		1
#define CS42L52_ALC_CTL_ALCX_ENABLE_INVERT	0

#define CS42L52_ALC_RATE				0x2B
#define CS42L52_ALC_RATE_SHIFT			0
#define CS42L52_ALC_RATE_MAX			0x3F
#define CS42L52_ALC_RATE_INVERT			0

#define CS42L52_ALC_THRESHOLD			0x2C
#define CS42L52_ALC_MAX_RATE_SHIFT		5
#define CS42L52_ALC_MAX_RATE_MAX		0x07
#define CS42L52_ALC_MAX_RATE_INVERT		0
#define CS42L52_ALC_MIN_RATE_SHIFT		2
#define CS42L52_ALC_MIN_RATE_MAX		0x07
#define CS42L52_ALC_MIN_RATE_INVERT		0

#define CS42L52_NOISE_GATE_CTL						0x2D
#define CS42L52_NOISE_GATE_CTL_DELAY_SHIFT			0
#define CS42L52_NOISE_GATE_CTL_THRESHOLD_SHIFT		2
#define CS42L52_NOISE_GATE_CTL_BOOST_SHIFT			5
#define CS42L52_NOISE_GATE_CTL_BOOST_MAX			1
#define CS42L52_NOISE_GATE_CTL_BOOST_INVERT			0
#define CS42L52_NOISE_GATE_CTL_ENABLE_SHIFT			6
#define CS42L52_NOISE_GATE_CTL_ENABLE_MAX			1
#define CS42L52_NOISE_GATE_CTL_ENABLE_INVERT		0
#define CS42L52_NOISE_GATE_CTL_ALL_SHIFT			7

#define CS42L52_CLK_STATUS				0x2E

#define CS42L52_BATT_COMPEN						0x2F
#define CS42L52_BATT_COMPEN_VPREF_SWITCH		0
#define CS42L52_BATT_COMPEN_VPREF_MAX			0x0F
#define CS42L52_BATT_COMPEN_VPREF_INVERT		0
#define CS42L52_BATT_COMPEN_VPMONITOR_SWITCH	6
#define CS42L52_BATT_COMPEN_VPMONITOR_MAX		1
#define CS42L52_BATT_COMPEN_VPMONITOR_INVERT	0
#define CS42L52_BATT_COMPEN_ENABLE_SWITCH		7
#define CS42L52_BATT_COMPEN_ENABLE_MAX			1
#define CS42L52_BATT_COMPEN_ENABLE_INVERT		0

#define CS42L52_BATT_LEVEL				0x30
#define CS42L52_SPK_STATUS				0x31
#define CS42L52_SPK_STATUS_PIN_SHIFT	3
#define CS42L52_SPK_STATUS_PIN_HIGH		1

#define CS42L52_TEM_CTL					0x32
#define CS42L52_TEM_CTL_SET				0x80
#define CS42L52_THE_FOLDBACK			0x33
#define CS42L52_CHARGE_PUMP				0x34
#define CS42L52_CHARGE_PUMP_MASK		0xF0
#define CS42L52_CHARGE_PUMP_SHIFT		4
#define CS42L52_FIX_BITS1				0x3E
#define CS42L52_FIX_BITS2				0x47

#define CS42L52_MAX_REGISTER			0x47

#endif
