$date
	Tue Nov 30 19:13:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! z $end
$var wire 6 " opcode [5:0] $end
$var reg 1 # clk $end
$var reg 3 $ op [2:0] $end
$var reg 1 % reset $end
$var reg 1 & s_inc $end
$var reg 1 ' s_inm $end
$var reg 1 ( s_ret $end
$var reg 1 ) s_rre $end
$var reg 1 * we3 $end
$var reg 1 + wez $end
$scope module microc $end
$var wire 1 # clk $end
$var wire 3 , op [2:0] $end
$var wire 1 % reset $end
$var wire 1 & s_inc $end
$var wire 1 ' s_inm $end
$var wire 1 ( s_ret $end
$var wire 1 ) s_rre $end
$var wire 1 * we3 $end
$var wire 1 + wez $end
$var wire 1 - zalu $end
$var wire 1 ! z $end
$var wire 8 . wd3 [7:0] $end
$var wire 4 / wa3 [3:0] $end
$var wire 10 0 sum_out [9:0] $end
$var wire 10 1 rr_out [9:0] $end
$var wire 8 2 rd2 [7:0] $end
$var wire 8 3 rd1 [7:0] $end
$var wire 4 4 ra2 [3:0] $end
$var wire 4 5 ra1 [3:0] $end
$var wire 6 6 opcode [5:0] $end
$var wire 10 7 mux_pc [9:0] $end
$var wire 10 8 mux_SumSalto [9:0] $end
$var wire 16 9 instruccion [15:0] $end
$var wire 8 : inm [7:0] $end
$var wire 10 ; dir_salto [9:0] $end
$var wire 10 < dir [9:0] $end
$var wire 8 = alu_out [7:0] $end
$scope module alu $end
$var wire 3 > op [2:0] $end
$var wire 8 ? y [7:0] $end
$var wire 1 - zero $end
$var wire 8 @ b [7:0] $end
$var wire 8 A a [7:0] $end
$var reg 8 B s [7:0] $end
$upscope $end
$scope module banco_registros $end
$var wire 1 # clk $end
$var wire 4 C ra1 [3:0] $end
$var wire 4 D ra2 [3:0] $end
$var wire 4 E wa3 [3:0] $end
$var wire 1 * we3 $end
$var wire 8 F wd3 [7:0] $end
$var wire 8 G rd2 [7:0] $end
$var wire 8 H rd1 [7:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 + carga $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$scope module memprog $end
$var wire 1 # clk $end
$var wire 16 I rd [15:0] $end
$var wire 10 J a [9:0] $end
$upscope $end
$scope module muxAlu $end
$var wire 8 K d0 [7:0] $end
$var wire 8 L d1 [7:0] $end
$var wire 1 ' s $end
$var wire 8 M y [7:0] $end
$upscope $end
$scope module muxInc $end
$var wire 10 N d0 [9:0] $end
$var wire 1 & s $end
$var wire 10 O y [9:0] $end
$var wire 10 P d1 [9:0] $end
$upscope $end
$scope module muxPC $end
$var wire 10 Q d0 [9:0] $end
$var wire 1 ( s $end
$var wire 10 R y [9:0] $end
$var wire 10 S d1 [9:0] $end
$upscope $end
$scope module pc $end
$var wire 1 # clk $end
$var wire 10 T d [9:0] $end
$var wire 1 % reset $end
$var reg 10 U q [9:0] $end
$upscope $end
$scope module rr $end
$var wire 1 # clk $end
$var wire 1 ) enable $end
$var wire 1 % reset $end
$var wire 10 V d [9:0] $end
$var reg 10 W q [9:0] $end
$upscope $end
$scope module sum $end
$var wire 10 X a [9:0] $end
$var wire 10 Y b [9:0] $end
$var wire 10 Z y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 Z
b1 Y
b0 X
b0 W
b1 V
b0 U
b0x T
b0 S
b0x R
b1 Q
b1 P
b1 O
b1 N
bx M
b0 L
bx K
b0 J
b10000000000001 I
b0 H
b0 G
bx F
b1 E
b0 D
b0 C
bx B
b0 A
b0 @
bx ?
bx >
bx =
b0 <
b1 ;
b0 :
b10000000000001 9
b1 8
b0x 7
b1000 6
b0 5
b0 4
b0 3
b0 2
b0 1
b1 0
b1 /
bx .
x-
bx ,
x+
x*
x)
x(
x'
x&
1%
bx $
1#
b1000 "
0!
$end
#1000
0%
#2000
1-
b0 .
b0 F
b0 M
b0 =
b0 ?
b0 B
b0 K
b1 7
b1 R
b1 T
b10 $
b10 ,
b10 >
0)
0(
0'
1&
1+
1*
0#
#4000
b10 7
b10 R
b10 T
b10 8
b10 O
b10 Q
b10010 ;
b10010 N
b100000 "
b100000 6
b1 :
b1 L
b10 /
b10 E
b1 4
b1 D
1!
b10 0
b10 P
b10 V
b10 Z
b1000000000010010 9
b1000000000010010 I
b1 <
b1 J
b1 U
b1 X
1#
#6000
b1 .
b1 F
b1 M
0#
b0 $
b0 ,
b0 >
1'
0+
#8000
b11 7
b11 R
b11 T
b10 .
b10 F
b10 M
b1 2
b1 @
b1 G
b11 8
b11 O
b11 Q
b100011 ;
b100011 N
b10 :
b10 L
b11 /
b11 E
b10 4
b10 D
b11 0
b11 P
b11 V
b11 Z
b1000000000100011 9
b1000000000100011 I
b10 <
b10 J
b10 U
b10 X
1#
#10000
0#
#12000
b100 7
b100 R
b100 T
b1000000 .
b1000000 F
b1000000 M
b0 2
b0 @
b0 G
b100 8
b100 O
b100 Q
b111 ;
b111 N
b100001 "
b100001 6
b1000000 :
b1000000 L
b111 /
b111 E
b0 4
b0 D
b100 5
b100 C
b100 0
b100 P
b100 V
b100 Z
b1000010000000111 9
b1000010000000111 I
b11 <
b11 J
b11 U
b11 X
1#
#14000
b111 7
b111 R
b111 T
b111 8
b111 O
b111 Q
0#
1)
0&
0*
#16000
b100100001 7
b100100001 R
b100100001 T
b100100001 8
b100100001 O
b100100001 Q
b10010 .
b10010 F
b10010 M
b1 2
b1 @
b1 G
b100100001 ;
b100100001 N
b1000 "
b1000 6
b10010 :
b10010 L
b1 /
b1 E
b10 4
b10 D
b1 5
b1 C
b1000 0
b1000 P
b1000 V
b1000 Z
b10000100100001 9
b10000100100001 I
b111 <
b111 J
b111 U
b111 X
b100 1
b100 S
b100 W
1#
#18000
0-
b1000 7
b1000 R
b1000 T
b1 =
b1 ?
b1 B
b1 K
b1 .
b1 F
b1 M
b1000 8
b1000 O
b1000 Q
0#
b10 $
b10 ,
b10 >
0)
0'
1&
1+
1*
#20000
1-
b0 .
b0 F
b0 M
b0 =
b0 ?
b0 B
b0 K
b1001 7
b1001 R
b1001 T
b0 2
b0 @
b0 G
b1001 8
b1001 O
b1001 Q
b100 ;
b100 N
b100011 "
b100011 6
b11000000 :
b11000000 L
b100 /
b100 E
b0 4
b0 D
b1100 5
b1100 C
0!
b1001 0
b1001 P
b1001 V
b1001 Z
b1000110000000100 9
b1000110000000100 I
b1000 <
b1000 J
b1000 U
b1000 X
1#
#22000
b100 7
b100 R
b100 T
b11000000 .
b11000000 F
b11000000 M
b100 8
b100 O
b100 Q
0#
b0 $
b0 ,
b0 >
1'
0&
0+
0*
#24000
0-
b1100100011 7
b1100100011 R
b1100100011 T
b10 =
b10 ?
b10 B
b10 K
b1100100011 8
b1100100011 O
b1100100011 Q
b110010 .
b110010 F
b110010 M
b1 2
b1 @
b1 G
b10 3
b10 A
b10 H
b1100100011 ;
b1100100011 N
b1100 "
b1100 6
b110010 :
b110010 L
b11 /
b11 E
b10 4
b10 D
b11 5
b11 C
b101 0
b101 P
b101 V
b101 Z
b11001100100011 9
b11001100100011 I
b100 <
b100 J
b100 U
b100 X
1#
#26000
b101 7
b101 R
b101 T
b1 =
b1 ?
b1 B
b1 K
b1 .
b1 F
b1 M
b101 8
b101 O
b101 Q
0#
b11 $
b11 ,
b11 >
0'
1&
1+
1*
#28000
1-
b0 .
b0 F
b0 M
b0 =
b0 ?
b0 B
b0 K
b110 7
b110 R
b110 T
b0 2
b0 @
b0 G
b0 3
b0 A
b0 H
b110 8
b110 O
b110 Q
b11 ;
b11 N
b100010 "
b100010 6
b10000000 :
b10000000 L
b0 4
b0 D
b1000 5
b1000 C
b110 0
b110 P
b110 V
b110 Z
b1000100000000011 9
b1000100000000011 I
b101 <
b101 J
b101 U
b101 X
1#
#30000
b11 7
b11 R
b11 T
b10000000 .
b10000000 F
b10000000 M
b11 8
b11 O
b11 Q
0#
b0 $
b0 ,
b0 >
1'
1)
0&
0+
0*
#32000
b111 7
b111 R
b111 T
b111 8
b111 O
b111 Q
b1000000 .
b1000000 F
b1000000 M
b111 ;
b111 N
b100001 "
b100001 6
b1000000 :
b1000000 L
b111 /
b111 E
b100 5
b100 C
b100 0
b100 P
b100 V
b100 Z
b1000010000000111 9
b1000010000000111 I
b11 <
b11 J
b11 U
b11 X
b110 1
b110 S
b110 W
1#
#34000
0#
#36000
0-
b100100001 7
b100100001 R
b100100001 T
b1 =
b1 ?
b1 B
b1 K
b100100001 8
b100100001 O
b100100001 Q
b10010 .
b10010 F
b10010 M
b1 2
b1 @
b1 G
b1 3
b1 A
b1 H
b100100001 ;
b100100001 N
b1000 "
b1000 6
b10010 :
b10010 L
b1 /
b1 E
b10 4
b10 D
b1 5
b1 C
b100 1
b100 S
b100 W
b1000 0
b1000 P
b1000 V
b1000 Z
b10000100100001 9
b10000100100001 I
b111 <
b111 J
b111 U
b111 X
1#
#38000
b1000 7
b1000 R
b1000 T
b10 =
b10 ?
b10 B
b10 K
b10 .
b10 F
b10 M
b1000 8
b1000 O
b1000 Q
0#
b10 $
b10 ,
b10 >
0)
0'
1&
1+
1*
#40000
1-
b0 .
b0 F
b0 M
b0 =
b0 ?
b0 B
b0 K
b1001 7
b1001 R
b1001 T
b0 2
b0 @
b0 G
b0 3
b0 A
b0 H
b1001 8
b1001 O
b1001 Q
b100 ;
b100 N
b100011 "
b100011 6
b11000000 :
b11000000 L
b100 /
b100 E
b0 4
b0 D
b1100 5
b1100 C
b1001 0
b1001 P
b1001 V
b1001 Z
b1000110000000100 9
b1000110000000100 I
b1000 <
b1000 J
b1000 U
b1000 X
1#
#42000
b100 7
b100 R
b100 T
b11000000 .
b11000000 F
b11000000 M
b100 8
b100 O
b100 Q
0#
b0 $
b0 ,
b0 >
1'
0&
0+
0*
#44000
0-
b1100100011 7
b1100100011 R
b1100100011 T
b1 =
b1 ?
b1 B
b1 K
b1100100011 8
b1100100011 O
b1100100011 Q
b110010 .
b110010 F
b110010 M
b1 2
b1 @
b1 G
b1 3
b1 A
b1 H
b1100100011 ;
b1100100011 N
b1100 "
b1100 6
b110010 :
b110010 L
b11 /
b11 E
b10 4
b10 D
b11 5
b11 C
b101 0
b101 P
b101 V
b101 Z
b11001100100011 9
b11001100100011 I
b100 <
b100 J
b100 U
b100 X
1#
#46000
1-
b101 7
b101 R
b101 T
b0 =
b0 ?
b0 B
b0 K
b0 .
b0 F
b0 M
b101 8
b101 O
b101 Q
0#
b11 $
b11 ,
b11 >
0'
1&
1+
1*
#48000
b110 7
b110 R
b110 T
b0 2
b0 @
b0 G
b0 3
b0 A
b0 H
b110 8
b110 O
b110 Q
b11 ;
b11 N
b100010 "
b100010 6
b10000000 :
b10000000 L
b0 4
b0 D
b1000 5
b1000 C
b110 0
b110 P
b110 V
b110 Z
b1000100000000011 9
b1000100000000011 I
b101 <
b101 J
b101 U
b101 X
1!
1#
#50000
b10000000 .
b10000000 F
b10000000 M
0#
b0 $
b0 ,
b0 >
1'
0+
0*
#52000
b111 7
b111 R
b111 T
b11000000 .
b11000000 F
b11000000 M
b111 8
b111 O
b111 Q
b1001 ;
b1001 N
b100011 "
b100011 6
b11000000 :
b11000000 L
b1001 /
b1001 E
b1100 5
b1100 C
b111 0
b111 P
b111 V
b111 Z
b1000110000001001 9
b1000110000001001 I
b110 <
b110 J
b110 U
b110 X
1#
#54000
b1001 7
b1001 R
b1001 T
b1001 8
b1001 O
b1001 Q
0#
0&
#56000
b1010 0
b1010 P
b1010 V
b1010 Z
b1001 <
b1001 J
b1001 U
b1001 X
1#
#58000
0#
#60000
1#
#62000
0#
#64000
1#
