
Timers_Int.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000544  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080006d8  080006e0  000106e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080006d8  080006d8  000106e0  2**0
                  CONTENTS
  4 .ARM          00000000  080006d8  080006d8  000106e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080006d8  080006e0  000106e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006d8  080006d8  000106d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080006dc  080006dc  000106dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000106e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  080006e0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  080006e0  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000106e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002335  00000000  00000000  00010710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007ac  00000000  00000000  00012a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000158  00000000  00000000  000131f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000100  00000000  00000000  00013350  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f08d  00000000  00000000  00013450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000232b  00000000  00000000  000224dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053aac  00000000  00000000  00024808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000782b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003a8  00000000  00000000  00078304  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080006c0 	.word	0x080006c0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	080006c0 	.word	0x080006c0

080001d4 <GPIO_Init_Read>:
 *      Author: Cristobal
 */

#include "GPIO.h"

void GPIO_Init_Read(void){
 80001d4:	b480      	push	{r7}
 80001d6:	af00      	add	r7, sp, #0
	// PULSADOR -> RC13
	RCC->AHB1ENR	|= RCC_AHB1ENR_GPIOCEN; // HABILITA CLOCK PUERTO C
 80001d8:	4b14      	ldr	r3, [pc, #80]	; (800022c <GPIO_Init_Read+0x58>)
 80001da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001dc:	4a13      	ldr	r2, [pc, #76]	; (800022c <GPIO_Init_Read+0x58>)
 80001de:	f043 0304 	orr.w	r3, r3, #4
 80001e2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOC->MODER	&= ~(GPIO_MODER_MODE13); // CLEAR
 80001e4:	4b12      	ldr	r3, [pc, #72]	; (8000230 <GPIO_Init_Read+0x5c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a11      	ldr	r2, [pc, #68]	; (8000230 <GPIO_Init_Read+0x5c>)
 80001ea:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER	&= ~(GPIO_OTYPER_OT13); // SALIDA PUSH PULL
 80001f0:	4b0f      	ldr	r3, [pc, #60]	; (8000230 <GPIO_Init_Read+0x5c>)
 80001f2:	685b      	ldr	r3, [r3, #4]
 80001f4:	4a0e      	ldr	r2, [pc, #56]	; (8000230 <GPIO_Init_Read+0x5c>)
 80001f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80001fa:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR	&= ~(GPIO_OSPEEDR_OSPEED13); // VELOCIDAD DE CONMUTACION BAJA
 80001fc:	4b0c      	ldr	r3, [pc, #48]	; (8000230 <GPIO_Init_Read+0x5c>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	4a0b      	ldr	r2, [pc, #44]	; (8000230 <GPIO_Init_Read+0x5c>)
 8000202:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000206:	6093      	str	r3, [r2, #8]
	GPIOC->PUPDR	&= ~(GPIO_PUPDR_PUPD13); // CLEAR
 8000208:	4b09      	ldr	r3, [pc, #36]	; (8000230 <GPIO_Init_Read+0x5c>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	4a08      	ldr	r2, [pc, #32]	; (8000230 <GPIO_Init_Read+0x5c>)
 800020e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000212:	60d3      	str	r3, [r2, #12]
	GPIOC->PUPDR	|= ~(GPIO_PUPDR_PUPD13_0); // HABILITAR PULL UP PARA TENER SIEMPRE 1 LOGICO
 8000214:	4b06      	ldr	r3, [pc, #24]	; (8000230 <GPIO_Init_Read+0x5c>)
 8000216:	68db      	ldr	r3, [r3, #12]
 8000218:	4a05      	ldr	r2, [pc, #20]	; (8000230 <GPIO_Init_Read+0x5c>)
 800021a:	f063 6380 	orn	r3, r3, #67108864	; 0x4000000
 800021e:	60d3      	str	r3, [r2, #12]
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	40023800 	.word	0x40023800
 8000230:	40020800 	.word	0x40020800

08000234 <GPIO_Toggle>:
	else{
		GPIOA->ODR &= ~(GPIO_ODR_OD5);
	}
}

void GPIO_Toggle(void){
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= GPIO_ODR_OD5;
 8000238:	4b05      	ldr	r3, [pc, #20]	; (8000250 <GPIO_Toggle+0x1c>)
 800023a:	695b      	ldr	r3, [r3, #20]
 800023c:	4a04      	ldr	r2, [pc, #16]	; (8000250 <GPIO_Toggle+0x1c>)
 800023e:	f083 0320 	eor.w	r3, r3, #32
 8000242:	6153      	str	r3, [r2, #20]
}
 8000244:	bf00      	nop
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	40020000 	.word	0x40020000

08000254 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8000254:	b480      	push	{r7}
 8000256:	b083      	sub	sp, #12
 8000258:	af00      	add	r7, sp, #0
 800025a:	4603      	mov	r3, r0
 800025c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800025e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000262:	2b00      	cmp	r3, #0
 8000264:	db0c      	blt.n	8000280 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000266:	79fb      	ldrb	r3, [r7, #7]
 8000268:	f003 021f 	and.w	r2, r3, #31
 800026c:	4907      	ldr	r1, [pc, #28]	; (800028c <__NVIC_ClearPendingIRQ+0x38>)
 800026e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000272:	095b      	lsrs	r3, r3, #5
 8000274:	2001      	movs	r0, #1
 8000276:	fa00 f202 	lsl.w	r2, r0, r2
 800027a:	3360      	adds	r3, #96	; 0x60
 800027c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	e000e100 	.word	0xe000e100

08000290 <Sysconfig>:

#include "Sysconfig.h"

volatile uint32_t msTick = 0;

void Sysconfig(void){
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	// M N P
	RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLM); // MACROS PARA LLENAR CON 1 PERO AL NEGAR PASA A 0 COMO UN CLEAR
 8000294:	4b36      	ldr	r3, [pc, #216]	; (8000370 <Sysconfig+0xe0>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	4a35      	ldr	r2, [pc, #212]	; (8000370 <Sysconfig+0xe0>)
 800029a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800029e:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= N_PLL<<6; // COLOCOCAR EL VALOR 84 EN EL REGISTRO PLLCFGR SUMANDO EN LA POSICION 6
 80002a0:	4b33      	ldr	r3, [pc, #204]	; (8000370 <Sysconfig+0xe0>)
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	4a32      	ldr	r2, [pc, #200]	; (8000370 <Sysconfig+0xe0>)
 80002a6:	f443 53a8 	orr.w	r3, r3, #5376	; 0x1500
 80002aa:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= P_PLL<<16;
 80002ac:	4b30      	ldr	r3, [pc, #192]	; (8000370 <Sysconfig+0xe0>)
 80002ae:	4a30      	ldr	r2, [pc, #192]	; (8000370 <Sysconfig+0xe0>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR |= M_PLL<<0;
 80002b4:	4b2e      	ldr	r3, [pc, #184]	; (8000370 <Sysconfig+0xe0>)
 80002b6:	685b      	ldr	r3, [r3, #4]
 80002b8:	4a2d      	ldr	r2, [pc, #180]	; (8000370 <Sysconfig+0xe0>)
 80002ba:	f043 0304 	orr.w	r3, r3, #4
 80002be:	6053      	str	r3, [r2, #4]
	//HSE
	RCC->CR |= RCC_CR_HSEON; //HABILITA EL OSCILADOR HSE CLOCK EXTERNO 8MHz
 80002c0:	4b2b      	ldr	r3, [pc, #172]	; (8000370 <Sysconfig+0xe0>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a2a      	ldr	r2, [pc, #168]	; (8000370 <Sysconfig+0xe0>)
 80002c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002ca:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_HSERDY) == 0); // VERIFICA QUE EL OSCILADOR HSE ESTE INICIALIZADO
 80002cc:	bf00      	nop
 80002ce:	4b28      	ldr	r3, [pc, #160]	; (8000370 <Sysconfig+0xe0>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d0f9      	beq.n	80002ce <Sysconfig+0x3e>

	// PLL
	RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE; // LE DECIMOS AL PLL QUE USAREMOS LA FUENTE EXTERNA HSE
 80002da:	4b25      	ldr	r3, [pc, #148]	; (8000370 <Sysconfig+0xe0>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	4a24      	ldr	r2, [pc, #144]	; (8000370 <Sysconfig+0xe0>)
 80002e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002e4:	6053      	str	r3, [r2, #4]
	RCC->CR |= RCC_CR_PLLON; //HABILITA PLL
 80002e6:	4b22      	ldr	r3, [pc, #136]	; (8000370 <Sysconfig+0xe0>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	4a21      	ldr	r2, [pc, #132]	; (8000370 <Sysconfig+0xe0>)
 80002ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002f0:	6013      	str	r3, [r2, #0]
	while((RCC->CR & RCC_CR_PLLRDY) == 0); // VERIFICA QUE EL PLL ESTE INICIALIZADO
 80002f2:	bf00      	nop
 80002f4:	4b1e      	ldr	r3, [pc, #120]	; (8000370 <Sysconfig+0xe0>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d0f9      	beq.n	80002f4 <Sysconfig+0x64>

	// PREFETCH
	FLASH->ACR &= ~(FLASH_ACR_LATENCY); // DEJA EN CERO EL REGISTRO, ES COMO UN CLEAR
 8000300:	4b1c      	ldr	r3, [pc, #112]	; (8000374 <Sysconfig+0xe4>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a1b      	ldr	r2, [pc, #108]	; (8000374 <Sysconfig+0xe4>)
 8000306:	f023 0307 	bic.w	r3, r3, #7
 800030a:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_PRFTEN; // HABILITA EL PREFETCH
 800030c:	4b19      	ldr	r3, [pc, #100]	; (8000374 <Sysconfig+0xe4>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	4a18      	ldr	r2, [pc, #96]	; (8000374 <Sysconfig+0xe4>)
 8000312:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000316:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_2WS; // FIJA LA LATENCIA EN 2 ESTADOS
 8000318:	4b16      	ldr	r3, [pc, #88]	; (8000374 <Sysconfig+0xe4>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a15      	ldr	r2, [pc, #84]	; (8000374 <Sysconfig+0xe4>)
 800031e:	f043 0302 	orr.w	r3, r3, #2
 8000322:	6013      	str	r3, [r2, #0]

	// RELOJ DE SISTEMA
	RCC->CFGR &= ~(RCC_CFGR_SW); // LIMPIAR REGISTRO
 8000324:	4b12      	ldr	r3, [pc, #72]	; (8000370 <Sysconfig+0xe0>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	4a11      	ldr	r2, [pc, #68]	; (8000370 <Sysconfig+0xe0>)
 800032a:	f023 0303 	bic.w	r3, r3, #3
 800032e:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // USAR COMO RELOJ DE SISTEMA EL PLL O USAR RCC_CFGR_SWS_1
 8000330:	4b0f      	ldr	r3, [pc, #60]	; (8000370 <Sysconfig+0xe0>)
 8000332:	689b      	ldr	r3, [r3, #8]
 8000334:	4a0e      	ldr	r2, [pc, #56]	; (8000370 <Sysconfig+0xe0>)
 8000336:	f043 0302 	orr.w	r3, r3, #2
 800033a:	6093      	str	r3, [r2, #8]
	while((RCC->CFGR & RCC_CFGR_SWS_PLL) == 0); // VERIFICAR ESTADO DEL RELOJ
 800033c:	bf00      	nop
 800033e:	4b0c      	ldr	r3, [pc, #48]	; (8000370 <Sysconfig+0xe0>)
 8000340:	689b      	ldr	r3, [r3, #8]
 8000342:	f003 0308 	and.w	r3, r3, #8
 8000346:	2b00      	cmp	r3, #0
 8000348:	d0f9      	beq.n	800033e <Sysconfig+0xae>

	// AHB
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1; // SE DIVIVDE EN 1, TAMBIEN SE USA &= ~(RCC_CFGR_HPRE)
 800034a:	4b09      	ldr	r3, [pc, #36]	; (8000370 <Sysconfig+0xe0>)
 800034c:	4a08      	ldr	r2, [pc, #32]	; (8000370 <Sysconfig+0xe0>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	6093      	str	r3, [r2, #8]

	// APB1
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; // SE DIVIDE EN 2, TAMBIEN SE USA RCC_CFGR_PPRE1_2
 8000352:	4b07      	ldr	r3, [pc, #28]	; (8000370 <Sysconfig+0xe0>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	4a06      	ldr	r2, [pc, #24]	; (8000370 <Sysconfig+0xe0>)
 8000358:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800035c:	6093      	str	r3, [r2, #8]

	// APB2
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1; // SE DIVIDE EN 1, TAMBIEN SE USA &= ~(RCC_CFGR_PPRE2)
 800035e:	4b04      	ldr	r3, [pc, #16]	; (8000370 <Sysconfig+0xe0>)
 8000360:	4a03      	ldr	r2, [pc, #12]	; (8000370 <Sysconfig+0xe0>)
 8000362:	689b      	ldr	r3, [r3, #8]
 8000364:	6093      	str	r3, [r2, #8]
}
 8000366:	bf00      	nop
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40023800 	.word	0x40023800
 8000374:	40023c00 	.word	0x40023c00

08000378 <msIncTick>:
	// FUENTE DE RELOJ = A MICRO
	// GENERA INTERRUPCION CUANDO LLEGA A CERO
	// HABILITAR SYSTICK
	SysTick->CTRL |= (SysTick_CTRL_ENABLE_Msk | SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk);
}
void msIncTick(void){
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
	msTick++;
 800037c:	4b04      	ldr	r3, [pc, #16]	; (8000390 <msIncTick+0x18>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	3301      	adds	r3, #1
 8000382:	4a03      	ldr	r2, [pc, #12]	; (8000390 <msIncTick+0x18>)
 8000384:	6013      	str	r3, [r2, #0]
}
 8000386:	bf00      	nop
 8000388:	46bd      	mov	sp, r7
 800038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038e:	4770      	bx	lr
 8000390:	2000001c 	.word	0x2000001c

08000394 <SysTick_Handler>:
void delay_ms(uint32_t ms){
	uint32_t starTick = msGetTick(); // 5000
	while(msGetTick() - starTick < ms);
}

void SysTick_Handler(void){
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	// LIMPIAR BANDERA DE SYSTICK
	// GPIO_Toggle();
	NVIC_ClearPendingIRQ(SysTick_IRQn);
 8000398:	f04f 30ff 	mov.w	r0, #4294967295
 800039c:	f7ff ff5a 	bl	8000254 <__NVIC_ClearPendingIRQ>
	msIncTick();
 80003a0:	f7ff ffea 	bl	8000378 <msIncTick>
}
 80003a4:	bf00      	nop
 80003a6:	bd80      	pop	{r7, pc}

080003a8 <__NVIC_EnableIRQ>:
{
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	4603      	mov	r3, r0
 80003b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	db0b      	blt.n	80003d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003ba:	79fb      	ldrb	r3, [r7, #7]
 80003bc:	f003 021f 	and.w	r2, r3, #31
 80003c0:	4907      	ldr	r1, [pc, #28]	; (80003e0 <__NVIC_EnableIRQ+0x38>)
 80003c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003c6:	095b      	lsrs	r3, r3, #5
 80003c8:	2001      	movs	r0, #1
 80003ca:	fa00 f202 	lsl.w	r2, r0, r2
 80003ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop
 80003e0:	e000e100 	.word	0xe000e100

080003e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	6039      	str	r1, [r7, #0]
 80003ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80003f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db0a      	blt.n	800040e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003f8:	683b      	ldr	r3, [r7, #0]
 80003fa:	b2da      	uxtb	r2, r3
 80003fc:	490c      	ldr	r1, [pc, #48]	; (8000430 <__NVIC_SetPriority+0x4c>)
 80003fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000402:	0112      	lsls	r2, r2, #4
 8000404:	b2d2      	uxtb	r2, r2
 8000406:	440b      	add	r3, r1
 8000408:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800040c:	e00a      	b.n	8000424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800040e:	683b      	ldr	r3, [r7, #0]
 8000410:	b2da      	uxtb	r2, r3
 8000412:	4908      	ldr	r1, [pc, #32]	; (8000434 <__NVIC_SetPriority+0x50>)
 8000414:	79fb      	ldrb	r3, [r7, #7]
 8000416:	f003 030f 	and.w	r3, r3, #15
 800041a:	3b04      	subs	r3, #4
 800041c:	0112      	lsls	r2, r2, #4
 800041e:	b2d2      	uxtb	r2, r2
 8000420:	440b      	add	r3, r1
 8000422:	761a      	strb	r2, [r3, #24]
}
 8000424:	bf00      	nop
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	e000e100 	.word	0xe000e100
 8000434:	e000ed00 	.word	0xe000ed00

08000438 <Timer_Periodo_Init>:
	while((TIM2->SR & TIM_SR_UIF) == 0);
	// APAGAR BANDERA
	TIM2->SR &= ~(TIM_SR_UIF);
}
void Timer_Periodo_Init(uint32_t delay)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
	// HABILITAR CLOCK TIMER 2
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000440:	4b27      	ldr	r3, [pc, #156]	; (80004e0 <Timer_Periodo_Init+0xa8>)
 8000442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000444:	4a26      	ldr	r2, [pc, #152]	; (80004e0 <Timer_Periodo_Init+0xa8>)
 8000446:	f043 0301 	orr.w	r3, r3, #1
 800044a:	6413      	str	r3, [r2, #64]	; 0x40
	// ASCENDENTE
	TIM2->CR1 &= ~(TIM_CR1_DIR);
 800044c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000456:	f023 0310 	bic.w	r3, r3, #16
 800045a:	6013      	str	r3, [r2, #0]
	// MODO UNICO PULSO
	TIM2->CR1 &= ~(TIM_CR1_OPM);
 800045c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000466:	f023 0308 	bic.w	r3, r3, #8
 800046a:	6013      	str	r3, [r2, #0]
	// MODO RESET
	TIM2->CR2 &= ~(TIM_CR2_MMS);
 800046c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000476:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800047a:	6053      	str	r3, [r2, #4]
	// PRESCALER
	TIM2->PSC = (delay*10)-1;
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	4613      	mov	r3, r2
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	4413      	add	r3, r2
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800048a:	3b01      	subs	r3, #1
 800048c:	6293      	str	r3, [r2, #40]	; 0x28
	// REGISTRO VALOR AUTOGUARDADO
	TIM2->ARR = 8399;
 800048e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000492:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000496:	62da      	str	r2, [r3, #44]	; 0x2c
	// APAGAR BANDERA
	TIM2->SR &= ~(TIM_SR_UIF);
 8000498:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800049c:	691b      	ldr	r3, [r3, #16]
 800049e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004a2:	f023 0301 	bic.w	r3, r3, #1
 80004a6:	6113      	str	r3, [r2, #16]
	// HABILITAR INTERRUPCION TIMER 2
	TIM2->DIER |= TIM_DIER_UIE;
 80004a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80004ac:	68db      	ldr	r3, [r3, #12]
 80004ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004b2:	f043 0301 	orr.w	r3, r3, #1
 80004b6:	60d3      	str	r3, [r2, #12]
	// PRIORIDAD INTERRUPCION
	NVIC_SetPriority(TIM2_IRQn,2);
 80004b8:	2102      	movs	r1, #2
 80004ba:	201c      	movs	r0, #28
 80004bc:	f7ff ff92 	bl	80003e4 <__NVIC_SetPriority>
	// HABILITAR INTERRUPCION
	NVIC_EnableIRQ(TIM2_IRQn);
 80004c0:	201c      	movs	r0, #28
 80004c2:	f7ff ff71 	bl	80003a8 <__NVIC_EnableIRQ>
	// HABILITAR CONTADOR
	TIM2->CR1 |= TIM_CR1_CEN;
 80004c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004d0:	f043 0301 	orr.w	r3, r3, #1
 80004d4:	6013      	str	r3, [r2, #0]


}
 80004d6:	bf00      	nop
 80004d8:	3708      	adds	r7, #8
 80004da:	46bd      	mov	sp, r7
 80004dc:	bd80      	pop	{r7, pc}
 80004de:	bf00      	nop
 80004e0:	40023800 	.word	0x40023800

080004e4 <__NVIC_ClearPendingIRQ>:
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	db0c      	blt.n	8000510 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	f003 021f 	and.w	r2, r3, #31
 80004fc:	4907      	ldr	r1, [pc, #28]	; (800051c <__NVIC_ClearPendingIRQ+0x38>)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	095b      	lsrs	r3, r3, #5
 8000504:	2001      	movs	r0, #1
 8000506:	fa00 f202 	lsl.w	r2, r0, r2
 800050a:	3360      	adds	r3, #96	; 0x60
 800050c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000510:	bf00      	nop
 8000512:	370c      	adds	r7, #12
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr
 800051c:	e000e100 	.word	0xe000e100

08000520 <__NVIC_SetPriority>:
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	6039      	str	r1, [r7, #0]
 800052a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800052c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	db0a      	blt.n	800054a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	490c      	ldr	r1, [pc, #48]	; (800056c <__NVIC_SetPriority+0x4c>)
 800053a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053e:	0112      	lsls	r2, r2, #4
 8000540:	b2d2      	uxtb	r2, r2
 8000542:	440b      	add	r3, r1
 8000544:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000548:	e00a      	b.n	8000560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4908      	ldr	r1, [pc, #32]	; (8000570 <__NVIC_SetPriority+0x50>)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	f003 030f 	and.w	r3, r3, #15
 8000556:	3b04      	subs	r3, #4
 8000558:	0112      	lsls	r2, r2, #4
 800055a:	b2d2      	uxtb	r2, r2
 800055c:	440b      	add	r3, r1
 800055e:	761a      	strb	r2, [r3, #24]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	e000e100 	.word	0xe000e100
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	3b01      	subs	r3, #1
 8000580:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000584:	d301      	bcc.n	800058a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000586:	2301      	movs	r3, #1
 8000588:	e00f      	b.n	80005aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800058a:	4a0a      	ldr	r2, [pc, #40]	; (80005b4 <SysTick_Config+0x40>)
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	3b01      	subs	r3, #1
 8000590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000592:	210f      	movs	r1, #15
 8000594:	f04f 30ff 	mov.w	r0, #4294967295
 8000598:	f7ff ffc2 	bl	8000520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800059c:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <SysTick_Config+0x40>)
 800059e:	2200      	movs	r2, #0
 80005a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80005a2:	4b04      	ldr	r3, [pc, #16]	; (80005b4 <SysTick_Config+0x40>)
 80005a4:	2207      	movs	r2, #7
 80005a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80005a8:	2300      	movs	r3, #0
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	e000e010 	.word	0xe000e010

080005b8 <main>:
#include "Sysconfig.h"
#include "GPIO.h"
#include "Timer.h"

int main(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	Sysconfig();
 80005bc:	f7ff fe68 	bl	8000290 <Sysconfig>
	SysTick_Config(84000);
 80005c0:	4805      	ldr	r0, [pc, #20]	; (80005d8 <main+0x20>)
 80005c2:	f7ff ffd7 	bl	8000574 <SysTick_Config>
	GPIO_Init_Read();
 80005c6:	f7ff fe05 	bl	80001d4 <GPIO_Init_Read>
	// INTERRUPCION A LOS 500 MS
	Timer_Periodo_Init(500);
 80005ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005ce:	f7ff ff33 	bl	8000438 <Timer_Periodo_Init>
	return 0;
 80005d2:	2300      	movs	r3, #0
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	00014820 	.word	0x00014820

080005dc <TIM2_IRQHandler>:
// QUE HACER CUANDO SE GENERA LA INTERRUPCION
void TIM2_IRQHandler(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	GPIO_Toggle();
 80005e0:	f7ff fe28 	bl	8000234 <GPIO_Toggle>
	NVIC_ClearPendingIRQ(TIM2_IRQn);
 80005e4:	201c      	movs	r0, #28
 80005e6:	f7ff ff7d 	bl	80004e4 <__NVIC_ClearPendingIRQ>
	// APAGAR BANDERA
	TIM2->SR &= ~(TIM_SR_UIF);
 80005ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ee:	691b      	ldr	r3, [r3, #16]
 80005f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005f4:	f023 0301 	bic.w	r3, r3, #1
 80005f8:	6113      	str	r3, [r2, #16]
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <SystemInit+0x20>)
 8000606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800060a:	4a05      	ldr	r2, [pc, #20]	; (8000620 <SystemInit+0x20>)
 800060c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000610:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000624:	f8df d034 	ldr.w	sp, [pc, #52]	; 800065c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000628:	480d      	ldr	r0, [pc, #52]	; (8000660 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800062a:	490e      	ldr	r1, [pc, #56]	; (8000664 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800062c:	4a0e      	ldr	r2, [pc, #56]	; (8000668 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800062e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000630:	e002      	b.n	8000638 <LoopCopyDataInit>

08000632 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000632:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000634:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000636:	3304      	adds	r3, #4

08000638 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000638:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800063a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800063c:	d3f9      	bcc.n	8000632 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800063e:	4a0b      	ldr	r2, [pc, #44]	; (800066c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000640:	4c0b      	ldr	r4, [pc, #44]	; (8000670 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000642:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000644:	e001      	b.n	800064a <LoopFillZerobss>

08000646 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000646:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000648:	3204      	adds	r2, #4

0800064a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800064a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800064c:	d3fb      	bcc.n	8000646 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800064e:	f7ff ffd7 	bl	8000600 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000652:	f000 f811 	bl	8000678 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000656:	f7ff ffaf 	bl	80005b8 <main>
  bx  lr    
 800065a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800065c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000660:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000664:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000668:	080006e0 	.word	0x080006e0
  ldr r2, =_sbss
 800066c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000670:	20000020 	.word	0x20000020

08000674 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000674:	e7fe      	b.n	8000674 <ADC_IRQHandler>
	...

08000678 <__libc_init_array>:
 8000678:	b570      	push	{r4, r5, r6, lr}
 800067a:	4d0d      	ldr	r5, [pc, #52]	; (80006b0 <__libc_init_array+0x38>)
 800067c:	4c0d      	ldr	r4, [pc, #52]	; (80006b4 <__libc_init_array+0x3c>)
 800067e:	1b64      	subs	r4, r4, r5
 8000680:	10a4      	asrs	r4, r4, #2
 8000682:	2600      	movs	r6, #0
 8000684:	42a6      	cmp	r6, r4
 8000686:	d109      	bne.n	800069c <__libc_init_array+0x24>
 8000688:	4d0b      	ldr	r5, [pc, #44]	; (80006b8 <__libc_init_array+0x40>)
 800068a:	4c0c      	ldr	r4, [pc, #48]	; (80006bc <__libc_init_array+0x44>)
 800068c:	f000 f818 	bl	80006c0 <_init>
 8000690:	1b64      	subs	r4, r4, r5
 8000692:	10a4      	asrs	r4, r4, #2
 8000694:	2600      	movs	r6, #0
 8000696:	42a6      	cmp	r6, r4
 8000698:	d105      	bne.n	80006a6 <__libc_init_array+0x2e>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f855 3b04 	ldr.w	r3, [r5], #4
 80006a0:	4798      	blx	r3
 80006a2:	3601      	adds	r6, #1
 80006a4:	e7ee      	b.n	8000684 <__libc_init_array+0xc>
 80006a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80006aa:	4798      	blx	r3
 80006ac:	3601      	adds	r6, #1
 80006ae:	e7f2      	b.n	8000696 <__libc_init_array+0x1e>
 80006b0:	080006d8 	.word	0x080006d8
 80006b4:	080006d8 	.word	0x080006d8
 80006b8:	080006d8 	.word	0x080006d8
 80006bc:	080006dc 	.word	0x080006dc

080006c0 <_init>:
 80006c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006c2:	bf00      	nop
 80006c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006c6:	bc08      	pop	{r3}
 80006c8:	469e      	mov	lr, r3
 80006ca:	4770      	bx	lr

080006cc <_fini>:
 80006cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006ce:	bf00      	nop
 80006d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006d2:	bc08      	pop	{r3}
 80006d4:	469e      	mov	lr, r3
 80006d6:	4770      	bx	lr
