// Seed: 1921117892
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign id_2 = id_1 && 1'b0 && -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd30,
    parameter id_3  = 32'd73
) (
    output tri id_0,
    output wire id_1,
    input wire id_2,
    input supply1 _id_3,
    input tri1 id_4,
    input wand id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    output wire id_11,
    output supply0 _id_12,
    input uwire id_13
);
  logic [id_12 : id_3] id_15;
  module_0 modCall_1 (id_15);
endmodule
