# VSD_Beginner_RISCV
This repo is intended to document the weekly progress of the RISCV Workshop.

#DAY0

1.install Yosys

2.install iverilog

3.install gtkwave

## Yosys Installation

-  git clone https://github.com/YosysHQ/yosys.git
![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/721dd3c7-d75c-468a-81c3-e9818c73c906)

-   sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
-   make config-gcc
-   make

    ![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/434d6d89-a2dc-46ae-b0d5-0a55dd6b0472)
    ![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/d1ac4a3e-b51e-449d-a6d4-569d755bf22f)

## iverilog and gtkwave installation
Steps to install iverilog and gtkwave
1. sudo apt-get install iverilog
2. sudo apt update
3. sudo apt install gtkwave

![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/01137a8d-1e96-4289-968a-eeaf64b89510)

#DAY1
Task1: Identify the input ports and output ports of the Universal Asynchronous Receiver Transmitter Protocol based Hardware Transmitter
   ![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/13e7f7be-9fe8-4abf-8e19-70343d664655)

Task2: Input and output waveforms

![image](https://github.com/hafizuddinsyed/VSD_Beginner_RISCV/assets/30310985/34495261-f516-4010-aa62-3ebc24f10089)


