# GraceHDL - ä¼˜é›…çš„ç¡¬ä»¶æè¿°è¯­è¨€

GraceHDLæ˜¯ä¸€ç§ç°ä»£åŒ–çš„ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œæ—¨åœ¨æä¾›ç®€æ´ã€æ˜“è¯»çš„è¯­æ³•æ¥æè¿°æ•°å­—ç”µè·¯ã€‚å®ƒé‡‡ç”¨æ¸…æ™°çš„æ¨¡å—åŒ–è¯­æ³•ç»“æ„ï¼Œè®©ç¡¬ä»¶è®¾è®¡æ›´åŠ ç›´è§‚å’Œæ˜“äºç†è§£ã€‚

## ç‰¹æ€§

- **æ¸…æ™°è¯­æ³•**: ç»“æ„åŒ–çš„æ¨¡å—å®šä¹‰ï¼Œæ˜ç¡®åˆ†ç¦»è¾“å…¥ã€è¾“å‡ºå’Œå¯„å­˜å™¨å£°æ˜
- **ç°ä»£åŒ–è®¾è®¡**: å€Ÿé‰´ç°ä»£ç¼–ç¨‹è¯­è¨€çš„ä¼˜ç§€ç‰¹æ€§ï¼Œæ”¯æŒæ–°å¼æ•°å€¼æ ¼å¼
- **Verilogå…¼å®¹**: ç¼–è¯‘è¾“å‡ºæ ‡å‡†Verilog HDLä»£ç ï¼Œå…¼å®¹ç°æœ‰å·¥å…·é“¾
- **æ—¶åºæ§åˆ¶**: ç›´è§‚çš„æ—¶é’Ÿè¾¹æ²¿è¡¨ç¤ºæ³• (`clk.posedge`, `clk.negedge`)
- **æ§åˆ¶ç»“æ„**: æ”¯æŒ if-else å’Œ case è¯­å¥ï¼Œé€‚åˆçŠ¶æ€æœºè®¾è®¡

## å¿«é€Ÿå¼€å§‹

### å®‰è£…

```bash
pip install -r requirements.txt
```

### åŸºæœ¬ç”¨æ³•

1. ç¼–å†™GraceHDLä»£ç ï¼ˆ.ghdlæ–‡ä»¶ï¼‰
2. ä½¿ç”¨ç¼–è¯‘å™¨è½¬æ¢ä¸ºVerilog
3. ä½¿ç”¨æ ‡å‡†Verilogå·¥å…·é“¾è¿›è¡Œä»¿çœŸå’Œç»¼åˆ

```bash
python gracehdl_compiler.py input.ghdl -o output.v
```

## è¯­æ³•ç¤ºä¾‹

### ç®€å•çš„ä¸é—¨æ¨¡å—

```gracehdl
module and_gate:
    input(wire a, wire b)
    output(wire y)
    
    always:
        y = a & b
```

### è®¡æ•°å™¨æ¨¡å—

```gracehdl
module counter:
    input(wire clk, wire reset)
    output(reg(7:0) count)
    register(reg(7:0) count_reg)
    
    run (clk.posedge):
        if reset:
            count_reg = (0, d, 8)
        else:
            count_reg = count_reg + (1, d, 8)
    
    always:
        count = count_reg
```

### çŠ¶æ€æœºç¤ºä¾‹

```gracehdl
module state_machine:
    input(wire clk, wire reset, wire(1:0) input_signal)
    output(reg(1:0) state)
    register(reg(1:0) current_state)
    
    run (clk.posedge):
        if reset:
            current_state = (0, d, 2)
        else:
            case input_signal:
                (0, d, 2):
                    current_state = (1, d, 2)
                (1, d, 2):
                    current_state = (2, d, 2)
                default:
                    current_state = (0, d, 2)
    
    always:
        state = current_state
```

## æ–‡æ¡£

- **[GraceHDL è¯­æ³•æ ‡å‡† v3.0](GraceHDL_è¯­æ³•æ ‡å‡†_v3.0.md)** - å®Œæ•´çš„è¯­æ³•æ ‡å‡†æ–‡æ¡£ï¼ˆåŸºäºå®é™…demoéªŒè¯ï¼‰
- **[ç”¨æˆ·æŒ‡å—](USER_GUIDE.md)** - è¯¦ç»†çš„ä½¿ç”¨æŒ‡å—
- **[å¼€å‘è¿›åº¦](DEVELOPMENT_PROGRESS.md)** - é¡¹ç›®å¼€å‘çŠ¶æ€
- **[é«˜çº§åŠŸèƒ½è·¯çº¿å›¾](ADVANCED_FEATURES_ROADMAP.md)** - æœªæ¥åŠŸèƒ½è§„åˆ’
- **[legacy_docs/](legacy_docs/)** - å†å²æ–‡æ¡£å½’æ¡£

## é¡¹ç›®ç»“æ„

- `src/` - ç¼–è¯‘å™¨æ ¸å¿ƒä»£ç 
  - `lexer.py` - è¯æ³•åˆ†æå™¨
  - `parser.py` - è¯­æ³•åˆ†æå™¨  
  - `ast_nodes.py` - ASTèŠ‚ç‚¹å®šä¹‰
  - `verilog_generator.py` - Verilogä»£ç ç”Ÿæˆå™¨
  - `compiler.py` - ç¼–è¯‘å™¨ä¸»æ¥å£
- `demos/` - å®Œæ•´çš„è¯­æ³•æ¼”ç¤ºç¤ºä¾‹
- `examples/` - è¯­è¨€ç‰¹æ€§ç¤ºä¾‹
- `counter_project/` - å®Œæ•´é¡¹ç›®ç¤ºä¾‹
- `tests/` - æµ‹è¯•æ–‡ä»¶
- `archive/` - å†å²ä»£ç å½’æ¡£

## å½“å‰çŠ¶æ€

âœ… **å·²å®ç°åŠŸèƒ½**:
- åŸºç¡€è¯­æ³•è§£æ (æ¨¡å—å®šä¹‰ã€ç«¯å£å£°æ˜)
- æ—¶åºé€»è¾‘ (`run` å—) å’Œç»„åˆé€»è¾‘ (`always` å—)
- æ§åˆ¶ç»“æ„ (if-else, case è¯­å¥)
- æ–°å¼æ•°å€¼æ ¼å¼ `(value, base, width)`
- Verilog ä»£ç ç”Ÿæˆ

ğŸ”§ **å¼€å‘ä¸­åŠŸèƒ½**:
- æ³¨é‡Šæ”¯æŒå®Œå–„
- é”™è¯¯æŠ¥å‘Šæ”¹è¿›
- æ¨¡å—å®ä¾‹åŒ–
- æ•°ç»„å’Œå­˜å‚¨å™¨æ”¯æŒ

è¯¦ç»†å¼€å‘è¿›åº¦è¯·æŸ¥çœ‹ [DEVELOPMENT_PROGRESS.md](DEVELOPMENT_PROGRESS.md)

## è´¡çŒ®

æ¬¢è¿æäº¤Issueå’ŒPull Requestæ¥æ”¹è¿›GraceHDLï¼