---
MainSourceFile:  /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_base.h
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          55384
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          282792
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          283256
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          283721
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          567108
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_18_1:  '
    FileOffset:      18
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1029194
        Length:          0
        ReplacementText: 'VITIS_LOOP_18_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_21_2:  '
    FileOffset:      21
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1029230
        Length:          0
        ReplacementText: 'VITIS_LOOP_21_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1029872
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_93_1:  '
    FileOffset:      93
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1030827
        Length:          0
        ReplacementText: 'VITIS_LOOP_93_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_100_2:  '
    FileOffset:      100
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1030931
        Length:          0
        ReplacementText: 'VITIS_LOOP_100_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_128_1:  '
    FileOffset:      128
    FilePath:        userdma.cpp
    Replacements:    
      - FilePath:        /home/ricky/asoc/final_project/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/.autopilot/db/userdma.pp.0.cpp
        Offset:          1031567
        Length:          0
        ReplacementText: 'VITIS_LOOP_128_1: '
...
