<stg><name>moments_atan2_range_redux_cordic</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="56">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="1" to="11">
<condition id="55">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="61">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="7">
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="42">
<condition id="66">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="4">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="7" to="8">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="8" to="9">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="9" to="10">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="10" to="42">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="11" to="12">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="12" to="13">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="13" to="14">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="14" to="15">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="15" to="16">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="16" to="17">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="17" to="18">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="18" to="19">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="19" to="20">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="20" to="21">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="21" to="22">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="22" to="23">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="23" to="24">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="24" to="25">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="25" to="26">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="26" to="27">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="27" to="28">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="28" to="29">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="29" to="30">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="30" to="31">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="31" to="32">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="32" to="33">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="33" to="34">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="34" to="35">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="35" to="36">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="36" to="37">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="37" to="38">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="38" to="39">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="39" to="40">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="40" to="41">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="41" to="42">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind

]]></node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind

]]></node>
<StgValue><ssdm name="y_in_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="64" op_0_bw="64">
<![CDATA[
:2  %p_Val2_1 = bitcast double %x_in_read to i64

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="52" op_0_bw="64">
<![CDATA[
:4  %loc_V_1 = trunc i64 %p_Val2_1 to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="64" op_0_bw="64">
<![CDATA[
:5  %p_Val2_4 = bitcast double %y_in_read to i64

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="52" op_0_bw="64">
<![CDATA[
:7  %loc_V_3 = trunc i64 %p_Val2_4 to i52

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="12" op_0_bw="11">
<![CDATA[
:8  %rhs_V = zext i11 %loc_V_2 to i12

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %r_V = add i12 26, %rhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="12" op_0_bw="11">
<![CDATA[
:10  %lhs_V = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:11  %tmp_5 = icmp ult i12 %r_V, %lhs_V

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_5, label %1, label %_ifconv1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:0  %r_V_1 = sub i12 %lhs_V, %rhs_V

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:3  %tmp_s = icmp eq i11 %loc_V, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv1:4  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %r_V_1, i32 11)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv1:5  %tmp_1 = sub i12 0, %r_V_1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv1:6  %sh_assign = select i1 %isNeg, i12 %tmp_1, i12 %r_V_1

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="87" op_0_bw="87" op_1_bw="5" op_2_bw="52" op_3_bw="30">
<![CDATA[
_ifconv1:1  %p_Result_s = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_3, i30 0)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="12">
<![CDATA[
_ifconv1:7  %sh_assign_1_cast = sext i12 %sh_assign to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="87" op_0_bw="32">
<![CDATA[
_ifconv1:8  %tmp_2 = zext i32 %sh_assign_1_cast to i87

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv1:9  %tmp_3 = shl i87 %p_Result_s, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv1:10  %tmp_7 = ashr i87 %p_Result_s, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
_ifconv1:11  %sel_tmp = select i1 %tmp_s, i87 %p_Result_s, i87 %tmp_7

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:12  %sel_tmp2 = xor i1 %tmp_s, true

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:13  %sel_tmp3 = and i1 %isNeg, %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
_ifconv1:14  %p_Val2_2_ph = select i1 %sel_tmp3, i87 %tmp_3, i87 %sel_tmp

]]></node>
<StgValue><ssdm name="p_Val2_2_ph"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="87" op_0_bw="87" op_1_bw="5" op_2_bw="52" op_3_bw="30">
<![CDATA[
_ifconv1:2  %p_Result_12 = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_1, i30 0)

]]></node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:15  br label %"operator>>=.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="87" op_0_bw="87" op_1_bw="0">
<![CDATA[
operator>>=.exit:0  %p_Val2_3 = phi i87 [ %tz_V, %_ifconv ], [ 0, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="87" op_0_bw="87" op_1_bw="0">
<![CDATA[
operator>>=.exit:1  %p_Val2_2 = phi i87 [ %ty_V, %_ifconv ], [ %p_Val2_2_ph, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="87" op_0_bw="87" op_1_bw="0">
<![CDATA[
operator>>=.exit:2  %p_Val2_5 = phi i87 [ %tx_V, %_ifconv ], [ %p_Result_12, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
operator>>=.exit:3  %sh_assign_1 = phi i7 [ %k, %_ifconv ], [ 0, %_ifconv1 ]

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
operator>>=.exit:4  %exitcond_i = icmp eq i7 %sh_assign_1, -41

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator>>=.exit:5  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
operator>>=.exit:6  %k = add i7 %sh_assign_1, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator>>=.exit:7  br i1 %exitcond_i, label %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit", label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="87" op_0_bw="7">
<![CDATA[
_ifconv:1  %tmp_4 = zext i7 %sh_assign_1 to i87

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:2  %y_s_V = ashr i87 %p_Val2_2, %tmp_4

]]></node>
<StgValue><ssdm name="y_s_V"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:9  %x_s_V = ashr i87 %p_Val2_5, %tmp_4

]]></node>
<StgValue><ssdm name="x_s_V"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:16  %tmp_13 = zext i7 %sh_assign_1 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %hls_cordic_ctab_table_128_V_a = getelementptr [128 x i126]* @hls_cordic_ctab_table_128_V, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="hls_cordic_ctab_table_128_V_a"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="126" op_0_bw="7">
<![CDATA[
_ifconv:18  %p_Val2_8 = load i126* %hls_cordic_ctab_table_128_V_a, align 16

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="87" op_1_bw="87">
<![CDATA[
cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit:0  %tmp_8 = icmp eq i87 %p_Val2_3, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit:1  br i1 %tmp_8, label %to_double.exit, label %._crit_edge117.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:1  %tmp_10 = sub nsw i87 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="87" op_2_bw="32">
<![CDATA[
_ifconv:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_2, i32 86)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:3  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1) nounwind

]]></node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:5  %p_Val2_i = sub i87 0, %y_s_V

]]></node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
_ifconv:6  %p_Val2_6 = select i1 %tmp, i87 %p_Val2_i, i87 %y_s_V

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:7  %tx_V = add i87 %p_Val2_5, %p_Val2_6

]]></node>
<StgValue><ssdm name="tx_V"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:8  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1, i32 %rbegin) nounwind

]]></node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:10  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu) nounwind

]]></node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:12  %p_Val2_i1 = sub i87 0, %x_s_V

]]></node>
<StgValue><ssdm name="p_Val2_i1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
_ifconv:13  %p_Val2_7 = select i1 %tmp, i87 %x_s_V, i87 %p_Val2_i1

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:14  %ty_V = add i87 %p_Val2_2, %p_Val2_7

]]></node>
<StgValue><ssdm name="ty_V"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:15  %rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu, i32 %rbegin1) nounwind

]]></node>
<StgValue><ssdm name="rend27"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="126" op_0_bw="7">
<![CDATA[
_ifconv:18  %p_Val2_8 = load i126* %hls_cordic_ctab_table_128_V_a, align 16

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="85" op_0_bw="85" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %p_Val2_8_cast = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_8, i32 41, i32 125)

]]></node>
<StgValue><ssdm name="p_Val2_8_cast"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="126" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_8, i32 40)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="85" op_0_bw="1">
<![CDATA[
_ifconv:21  %tmp_25_cast = zext i1 %tmp_19 to i85

]]></node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
_ifconv:22  %p_Val2_11 = add i85 %tmp_25_cast, %p_Val2_8_cast

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="86" op_0_bw="85">
<![CDATA[
_ifconv:23  %p_Val2_12_cast = zext i85 %p_Val2_11 to i86

]]></node>
<StgValue><ssdm name="p_Val2_12_cast"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:24  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2) nounwind

]]></node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:25  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
_ifconv:26  %p_Val2_i2 = sub i86 0, %p_Val2_12_cast

]]></node>
<StgValue><ssdm name="p_Val2_i2"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="86" op_0_bw="1" op_1_bw="86" op_2_bw="86">
<![CDATA[
_ifconv:27  %p_Val2_s = select i1 %tmp, i86 %p_Val2_i2, i86 %p_Val2_12_cast

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="87" op_0_bw="86">
<![CDATA[
_ifconv:28  %p_Val2_cast = sext i86 %p_Val2_s to i87

]]></node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="87" op_0_bw="87" op_1_bw="87">
<![CDATA[
_ifconv:29  %tz_V = add i87 %p_Val2_3, %p_Val2_cast

]]></node>
<StgValue><ssdm name="tz_V"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:30  %rend33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind

]]></node>
<StgValue><ssdm name="rend33"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:31  br label %"operator>>=.exit"

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="87" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:0  %isneg = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_3, i32 86)

]]></node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="87" op_0_bw="1" op_1_bw="87" op_2_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:2  %tmp_16_s = select i1 %isneg, i87 %tmp_10, i87 %p_Val2_3

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="63" op_0_bw="63" op_1_bw="87" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:4  %tmp_11 = call i63 @_ssdm_op_PartSelect.i63.i87.i32.i32(i87 %tmp_16_s, i32 24, i32 86)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge117.i_ifconv:5  %p_Result_7 = sext i63 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge117.i_ifconv:6  %tmp_14 = call i64 @llvm.ctlz.i64(i64 %p_Result_7, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:7  %tmp_30 = trunc i64 %tmp_14 to i32

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge117.i_ifconv:8  %tmp_15 = icmp eq i63 %tmp_11, 0

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="24" op_0_bw="24" op_1_bw="87" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:9  %p_Result_5 = call i24 @_ssdm_op_PartSelect.i24.i87.i32.i32(i87 %tmp_16_s, i32 23, i32 0)

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:10  %p_Result_13 = call i64 @llvm.part.set.i64.i24(i64 -1, i24 %p_Result_5, i32 63, i32 40)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
._crit_edge117.i_ifconv:11  %tmp_16 = call i64 @llvm.ctlz.i64(i64 %p_Result_13, i1 true) nounwind

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:12  %tmp_31 = trunc i64 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:13  %NZeros = add nsw i32 %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:14  %NZeros_i_1_i = select i1 %tmp_15, i32 %NZeros, i32 %tmp_30

]]></node>
<StgValue><ssdm name="NZeros_i_1_i"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:15  %j = sub nsw i32 87, %NZeros_i_1_i

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="11" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:16  %tmp_32 = trunc i32 %NZeros_i_1_i to i11

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:18  %tmp_17 = icmp eq i32 %NZeros_i_1_i, 87

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:20  %tmp_18 = icmp sgt i32 %j, 52

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:21  %tmp_20 = add nsw i32 -52, %j

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:22  %tmp_21 = select i1 %tmp_18, i32 %tmp_20, i32 0

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:23  %tmp_22 = add nsw i32 -1, %j

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:24  %tmp_33 = icmp ugt i32 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:25  %tmp_34 = trunc i32 %tmp_21 to i7

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:26  %tmp_35 = trunc i32 %tmp_22 to i7

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:29  %tmp_38 = sub i7 -41, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="88" op_0_bw="87">
<![CDATA[
._crit_edge117.i_ifconv:3  %tmp_V = sext i87 %tmp_16_s to i88

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge117.i_ifconv:17  %p_Repl2_9_trunc = sub i11 -1023, %tmp_32

]]></node>
<StgValue><ssdm name="p_Repl2_9_trunc"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:19  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 0)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="88" op_0_bw="88" op_1_bw="88" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:27  %tmp_36 = call i88 @llvm.part.select.i88(i88 %tmp_V, i32 87, i32 0)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:28  %tmp_37 = sub i7 %tmp_34, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:30  %tmp_39 = sub i7 %tmp_35, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:31  %tmp_40 = select i1 %tmp_33, i7 %tmp_37, i7 %tmp_39

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="88" op_0_bw="1" op_1_bw="88" op_2_bw="88">
<![CDATA[
._crit_edge117.i_ifconv:32  %tmp_41 = select i1 %tmp_33, i88 %tmp_36, i88 %tmp_V

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:33  %tmp_42 = select i1 %tmp_33, i7 %tmp_38, i7 %tmp_34

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:34  %tmp_43 = sub i7 -41, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="88" op_0_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:35  %tmp_44 = zext i7 %tmp_42 to i88

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="88" op_0_bw="7">
<![CDATA[
._crit_edge117.i_ifconv:36  %tmp_45 = zext i7 %tmp_43 to i88

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
._crit_edge117.i_ifconv:37  %tmp_46 = lshr i88 %tmp_41, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
._crit_edge117.i_ifconv:38  %tmp_47 = lshr i88 -1, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
._crit_edge117.i_ifconv:39  %p_Result_10 = and i88 %tmp_46, %tmp_47

]]></node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="52" op_0_bw="88">
<![CDATA[
._crit_edge117.i_ifconv:40  %man_V = trunc i88 %p_Result_10 to i52

]]></node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:41  %tmp_23 = icmp slt i32 %j, 52

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:42  %tmp_24 = sub nsw i32 52, %j

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:43  %tmp_25 = select i1 %tmp_23, i32 %tmp_24, i32 0

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="52" op_0_bw="32">
<![CDATA[
._crit_edge117.i_ifconv:44  %tmp_26 = zext i32 %tmp_25 to i52

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:45  %man_V_2 = shl i52 %man_V, %tmp_26

]]></node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge117.i_ifconv:46  %p_Result_15 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 %man_V_2)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:47  %res_V = select i1 %tmp_17, i64 %p_Result_14, i64 %p_Result_15

]]></node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge117.i_ifconv:48  %dp = bitcast i64 %res_V to double

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge117.i_ifconv:49  br label %to_double.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="165" st_id="11" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="166" st_id="12" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="168" st_id="14" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="169" st_id="15" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="170" st_id="16" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="171" st_id="17" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="172" st_id="18" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="173" st_id="19" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="174" st_id="20" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="175" st_id="21" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="177" st_id="23" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="178" st_id="24" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="179" st_id="25" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="182" st_id="28" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="183" st_id="29" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="184" st_id="30" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="185" st_id="31" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="186" st_id="32" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="187" st_id="33" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="188" st_id="34" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="189" st_id="35" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="190" st_id="36" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="191" st_id="37" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="192" st_id="38" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="193" st_id="39" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="194" st_id="40" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="195" st_id="41" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_6 = fdiv double %y_in_read, %x_in_read

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="196" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %to_double.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64">
<![CDATA[
to_double.exit:0  %p_s = phi double [ %tmp_6, %1 ], [ %dp, %._crit_edge117.i_ifconv ], [ 0.000000e+00, %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit" ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="198" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="64">
<![CDATA[
to_double.exit:1  ret double %p_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
