evel_4_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_103__UvdLevel_5_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_103__UvdLevel_5_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_104__UvdLevel_5_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_104__UvdLevel_5_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_105__UvdLevel_5_DclkDivider_MASK 0xff
#define DPM_TABLE_105__UvdLevel_5_DclkDivider__SHIFT 0x0
#define DPM_TABLE_105__UvdLevel_5_VclkDivider_MASK 0xff00
#define DPM_TABLE_105__UvdLevel_5_VclkDivider__SHIFT 0x8
#define DPM_TABLE_105__UvdLevel_5_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_105__UvdLevel_5_MinVddNb__SHIFT 0x10
#define DPM_TABLE_106__UvdLevel_5_padding_1_MASK 0xff
#define DPM_TABLE_106__UvdLevel_5_padding_1__SHIFT 0x0
#define DPM_TABLE_106__UvdLevel_5_padding_0_MASK 0xff00
#define DPM_TABLE_106__UvdLevel_5_padding_0__SHIFT 0x8
#define DPM_TABLE_106__UvdLevel_5_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_106__UvdLevel_5_DClkBypassCntl__SHIFT 0x10
#define DPM_TABLE_106__UvdLevel_5_VClkBypassCntl_MASK 0xff000000
#define DPM_TABLE_106__UvdLevel_5_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_107__UvdLevel_6_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_107__UvdLevel_6_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_108__UvdLevel_6_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_108__UvdLevel_6_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_109__UvdLevel_6_DclkDivider_MASK 0xff
#define DPM_TABLE_109__UvdLevel_6_DclkDivider__SHIFT 0x0
#define DPM_TABLE_109__UvdLevel_6_VclkDivider_MASK 0xff00
#define DPM_TABLE_109__UvdLevel_6_VclkDivider__SHIFT 0x8
#define DPM_TABLE_109__UvdLevel_6_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_109__UvdLevel_6_MinVddNb__SHIFT 0x10
#define DPM_TABLE_110__UvdLevel_6_padding_1_MASK 0xff
#define DPM_TABLE_110__UvdLevel_6_padding_1__SHIFT 0x0
#define DPM_TABLE_110__UvdLevel_6_padding_0_MASK 0xff00
#define DPM_TABLE_110__UvdLevel_6_padding_0__SHIFT 0x8
#define DPM_TABLE_110__UvdLevel_6_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_110__UvdLevel_6_DClkBypassCntl__SHIFT 0x10
#define DPM_TABLE_110__UvdLevel_6_VClkBypassCntl_MASK 0xff000000
#define DPM_TABLE_110__UvdLevel_6_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_111__UvdLevel_7_VclkFrequency_MASK 0xffffffff
#define DPM_TABLE_111__UvdLevel_7_VclkFrequency__SHIFT 0x0
#define DPM_TABLE_112__UvdLevel_7_DclkFrequency_MASK 0xffffffff
#define DPM_TABLE_112__UvdLevel_7_DclkFrequency__SHIFT 0x0
#define DPM_TABLE_113__UvdLevel_7_DclkDivider_MASK 0xff
#define DPM_TABLE_113__UvdLevel_7_DclkDivider__SHIFT 0x0
#define DPM_TABLE_113__UvdLevel_7_VclkDivider_MASK 0xff00
#define DPM_TABLE_113__UvdLevel_7_VclkDivider__SHIFT 0x8
#define DPM_TABLE_113__UvdLevel_7_MinVddNb_MASK 0xffff0000
#define DPM_TABLE_113__UvdLevel_7_MinVddNb__SHIFT 0x10
#define DPM_TABLE_114__UvdLevel_7_padding_1_MASK 0xff
#define DPM_TABLE_114__UvdLevel_7_padding_1__SHIFT 0x0
#define DPM_TABLE_114__UvdLevel_7_padding_0_MASK 0xff00
#define DPM_TABLE_114__UvdLevel_7_padding_0__SHIFT 0x8
#define DPM_TABLE_114__UvdLevel_7_DClkBypassCntl_MASK 0xff0000
#define DPM_TABLE_114__UvdLevel_7_DClkBypassCntl__SHIFT 0x10
#define DPM_TABLE_114__UvdLevel_7_VClkBypassCntl_MASK 0xff000000
#define DPM_TABLE_114__UvdLevel_7_VClkBypassCntl__SHIFT 0x18
#define DPM_TABLE_115__VceLevel_0_Frequency_MASK 0xffffffff
#define DPM_TABLE_115__VceLevel_0_Frequency__SHIFT 0x0
#define DPM_TABLE_116__VceLevel_0_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_116__VceLevel_0_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_116__VceLevel_0_Divider_MASK 0xff00
#define DPM_TABLE_116__VceLevel_0_Divider__SHIFT 0x8
#define DPM_TABLE_116__VceLevel_0_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_116__VceLevel_0_MinVoltage__SHIFT 0x10
#define DPM_TABLE_117__VceLevel_0_Reserved_MASK 0xffffffff
#define DPM_TABLE_117__VceLevel_0_Reserved__SHIFT 0x0
#define DPM_TABLE_118__VceLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_118__VceLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_119__VceLevel_1_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_119__VceLevel_1_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_119__VceLevel_1_Divider_MASK 0xff00
#define DPM_TABLE_119__VceLevel_1_Divider__SHIFT 0x8
#define DPM_TABLE_119__VceLevel_1_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_119__VceLevel_1_MinVoltage__SHIFT 0x10
#define DPM_TABLE_120__VceLevel_1_Reserved_MASK 0xffffffff
#define DPM_TABLE_120__VceLe