Source Block: oh/elink/hdl/erx_remap.v@36:46@HdlIdDef
   input 	   rx_wr_wait;

   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;
   reg 		   emesh_access_out;
   reg [PW-1:0]    emesh_packet_out;


Diff Content:
+ 41    wire 	   read_in;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_remap.v@33:43

   //Wait
   input 	   rx_rd_wait;
   input 	   rx_wr_wait;

   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;

Clone Blocks 2:
oh/elink/hdl/erx_remap.v@38:48
   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;
   reg 		   emesh_access_out;
   reg [PW-1:0]    emesh_packet_out;

   //TODO:FIX!
   parameter[5:0]  colid = ID[5:0];

Clone Blocks 3:
oh/elink/hdl/erx_remap.v@34:44
   //Wait
   input 	   rx_rd_wait;
   input 	   rx_wr_wait;

   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;
   reg 		   emesh_access_out;

Clone Blocks 4:
oh/elink/hdl/erx_remap.v@35:45
   input 	   rx_rd_wait;
   input 	   rx_wr_wait;

   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;
   reg 		   emesh_access_out;
   reg [PW-1:0]    emesh_packet_out;

Clone Blocks 5:
oh/elink/hdl/erx_remap.v@37:47

   wire [31:0] 	   static_remap;
   wire [31:0] 	   dynamic_remap;
   wire [31:0] 	   remap_mux;
   wire 	   write_in;
   wire [31:0] 	   addr_in;
   wire [31:0] 	   addr_out;
   reg 		   emesh_access_out;
   reg [PW-1:0]    emesh_packet_out;

   //TODO:FIX!

