

================================================================
== Vitis HLS Report for 'fft32_Pipeline_1'
================================================================
* Date:           Tue Jun 24 23:09:48 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FFT_sol
* Solution:       no_opt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z030-sbv485-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       31|       31|         1|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       7|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      530|  400|  157200|  78600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_74_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln69_fu_80_p2  |      icmp|   0|  0|  13|           5|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          10|           3|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv820_load  |   9|          2|    5|         10|
    |indvars_iv820_fu_28                  |   9|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  27|          6|   11|         22|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  1|   0|    1|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |indvars_iv820_fu_28  |  5|   0|    5|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |  7|   0|    7|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------+-----+-----+------------+------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fft32_Pipeline_1|  return value|
|data_real_address0  |  out|    5|   ap_memory|         data_real|         array|
|data_real_ce0       |  out|    1|   ap_memory|         data_real|         array|
|data_real_we0       |  out|    1|   ap_memory|         data_real|         array|
|data_real_d0        |  out|   16|   ap_memory|         data_real|         array|
|data_imag_address0  |  out|    5|   ap_memory|         data_imag|         array|
|data_imag_ce0       |  out|    1|   ap_memory|         data_imag|         array|
|data_imag_we0       |  out|    1|   ap_memory|         data_imag|         array|
|data_imag_d0        |  out|   16|   ap_memory|         data_imag|         array|
+--------------------+-----+-----+------------+------------------+--------------+

