INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.sim/sim_1/synth/timing/xsim/my_testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_and
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab3/Lab3.srcs/sim_1/new/my_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'my_testbench'
