<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4Exp3HA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab4Exp3HA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab4Exp3HA.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab4Exp3HA.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab4Exp3HA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab4Exp3HA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab4Exp3HA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab4Exp3HA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab4Exp3HA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab4Exp3HA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab4Exp3HA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab4Exp3HA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Exp3HA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab4Exp3HA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab4Exp3HA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab4Exp3HA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab4Exp3HA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab4Exp3HA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab4Exp3HA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab4Exp3HA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Lab4Exp3HA.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab4Exp3HA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab4Exp3HA.xst"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Lab4Exp3HA_drc.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab4Exp3HA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab4Exp3HA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab4Exp3HA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab4Exp3HA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab4Exp3HA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4Exp3HA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4Exp3HA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab4Exp3HA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab4Exp3HA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4Exp3HA_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab4Exp3HA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab4Exp3HA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab4Exp3HA_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab4Exp3HA_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab4Exp3HA_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab4exp3ha.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab4exp3ha.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab4exp3ha.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1537659866" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1537659866">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:in_ck="-3543270393864360168" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5926529145394685044" xil_pn:start_ts="1537659866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Exp3HA.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3900475471638256292" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4508346383499774990" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659868" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5543507290118881682" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659876" xil_pn:in_ck="-3543270393864356738" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4483229570049393550" xil_pn:start_ts="1537659868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab4Exp3HA.jhd"/>
      <outfile xil_pn:name="Lab4Exp3HA.lso"/>
      <outfile xil_pn:name="Lab4Exp3HA.ngc"/>
      <outfile xil_pn:name="Lab4Exp3HA.ngr"/>
      <outfile xil_pn:name="Lab4Exp3HA.prj"/>
      <outfile xil_pn:name="Lab4Exp3HA.stx"/>
      <outfile xil_pn:name="Lab4Exp3HA.syr"/>
      <outfile xil_pn:name="Lab4Exp3HA.xst"/>
      <outfile xil_pn:name="Lab4Exp3HA_vhdl.prj"/>
      <outfile xil_pn:name="Lab4Exp3HA_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1537659959" xil_pn:in_ck="-3543270393864357992" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766113453822229326" xil_pn:start_ts="1537659959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659965" xil_pn:in_ck="-6880057216518096534" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9207946021159978191" xil_pn:start_ts="1537659959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Exp3HA.bld"/>
      <outfile xil_pn:name="Lab4Exp3HA.ngd"/>
      <outfile xil_pn:name="Lab4Exp3HA_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537659969" xil_pn:in_ck="1670705343746467627" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1537659965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab4Exp3HA.pcf"/>
      <outfile xil_pn:name="Lab4Exp3HA_map.map"/>
      <outfile xil_pn:name="Lab4Exp3HA_map.mrp"/>
      <outfile xil_pn:name="Lab4Exp3HA_map.ncd"/>
      <outfile xil_pn:name="Lab4Exp3HA_map.ngm"/>
      <outfile xil_pn:name="Lab4Exp3HA_map.xrpt"/>
      <outfile xil_pn:name="Lab4Exp3HA_summary.xml"/>
      <outfile xil_pn:name="Lab4Exp3HA_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537659977" xil_pn:in_ck="-2974496872185395068" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1537659969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Exp3HA.ncd"/>
      <outfile xil_pn:name="Lab4Exp3HA.pad"/>
      <outfile xil_pn:name="Lab4Exp3HA.par"/>
      <outfile xil_pn:name="Lab4Exp3HA.ptwx"/>
      <outfile xil_pn:name="Lab4Exp3HA.unroutes"/>
      <outfile xil_pn:name="Lab4Exp3HA.xpi"/>
      <outfile xil_pn:name="Lab4Exp3HA_pad.csv"/>
      <outfile xil_pn:name="Lab4Exp3HA_pad.txt"/>
      <outfile xil_pn:name="Lab4Exp3HA_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1537659987" xil_pn:in_ck="-3543270393864365617" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1537659983">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Exp3HA.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab4exp3ha.bgn"/>
      <outfile xil_pn:name="lab4exp3ha.bit"/>
      <outfile xil_pn:name="lab4exp3ha.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1537659994" xil_pn:in_ck="5308855562871481369" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1537659993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1537659977" xil_pn:in_ck="-1778564114893353049" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1537659974">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab4Exp3HA.twr"/>
      <outfile xil_pn:name="Lab4Exp3HA.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
