#Timing report of worst 3 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: d.Q[0] (.latch clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
d.clk[0] (.latch)                                                0.042     0.042
d.Q[0] (.latch) [clock-to-output]                                0.124     0.166
out:d.outpad[0] (.output)                                        1.205     1.371
data arrival time                                                          1.371

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.371


#Path 2
Startpoint: a.inpad[0] (.input clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a.inpad[0] (.input)                                              0.000     0.000
c.in[1] (.names)                                                 0.362     0.362
c.out[0] (.names)                                                0.261     0.623
out:c.outpad[0] (.output)                                        0.572     1.195
data arrival time                                                          1.195

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.195


#Path 3
Startpoint: a.inpad[0] (.input clocked by clk)
Endpoint  : d.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
a.inpad[0] (.input)                                              0.000     0.000
c.in[1] (.names)                                                 0.362     0.362
c.out[0] (.names)                                                0.261     0.623
d.D[0] (.latch)                                                  0.361     0.984
data arrival time                                                          0.984

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
d.clk[0] (.latch)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -0.984
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.008


#End of timing report
