
%(BEGIN_QUESTION)
% Copyright 2005, Tony R. Kuphaldt, released under the Creative Commons Attribution License (v 1.0)
% This means you may do almost anything with this work of mine, so long as you give me proper credit

How do we define the "reset" state for any latch or flip-flop circuit, in terms of output ($Q$ and $\overline{Q}$) conditions?

\underbar{file 03016}
%(END_QUESTION)





%(BEGIN_ANSWER)

In the {\it reset} state, $Q$ = 0 (low) and $\overline{Q}$ = 1 (high).

%(END_ANSWER)





%(BEGIN_NOTES)

{\bf This question is intended for exams only and not worksheets!}.

%INDEX% Reset state, defined for digital latch circuit

%(END_NOTES)


