Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl /opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/config }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc7a100t-CSG324-1

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2036: Port I_LOCK_O is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 38: Using initial value of ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 82: Using initial value of rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 95: Using initial value of sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 110: Using initial value of main_ram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 129: Using initial value of bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 146: Using initial value of uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 147: Using initial value of uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 183: Using initial value of uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 184: Using initial value of uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 200: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 237: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 255: Using initial value of uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 267: Using initial value of timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 370: Using initial value of start_w since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2077: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2113: Signal <mem_2> in initial block is partially initialized.
Reading initialization file \"mem_3.init\".
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 683: Assignment to uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 684: Assignment to uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 688: Assignment to uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 734: Assignment to uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 759: Assignment to uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 760: Assignment to uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 764: Assignment to uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 796: Assignment to config_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 797: Assignment to xfer_padding0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 810: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 905: Assignment to rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 906: Assignment to rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 908: Assignment to rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 909: Assignment to rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 910: Assignment to rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 916: Assignment to sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 917: Assignment to sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 923: Assignment to main_ram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 924: Assignment to main_ram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 927: Assignment to bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 930: Assignment to bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 931: Assignment to bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 952: Assignment to csrbank0_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 953: Assignment to csrbank0_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 956: Assignment to ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 966: Assignment to csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 967: Assignment to csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 968: Assignment to csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 969: Assignment to csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 970: Assignment to csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 971: Assignment to csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 972: Assignment to csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 973: Assignment to csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 974: Assignment to ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 984: Assignment to csrbank2_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 985: Assignment to csrbank2_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 986: Assignment to csrbank2_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 987: Assignment to csrbank2_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 988: Assignment to csrbank2_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 989: Assignment to csrbank2_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 990: Assignment to csrbank2_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 991: Assignment to csrbank2_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 992: Assignment to csrbank2_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 993: Assignment to csrbank2_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 994: Assignment to csrbank2_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 995: Assignment to csrbank2_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 996: Assignment to csrbank2_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 997: Assignment to csrbank2_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 998: Assignment to csrbank2_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 999: Assignment to csrbank2_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1035: Assignment to csrbank3_active_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1036: Assignment to csrbank3_active_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1037: Assignment to csrbank3_pending_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1038: Assignment to csrbank3_pending_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1047: Assignment to csrbank3_miso_data3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1048: Assignment to csrbank3_miso_data3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1049: Assignment to csrbank3_miso_data2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1050: Assignment to csrbank3_miso_data2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1051: Assignment to csrbank3_miso_data1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1052: Assignment to csrbank3_miso_data1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1053: Assignment to csrbank3_miso_data0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1054: Assignment to csrbank3_miso_data0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1082: Assignment to csrbank5_in1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1083: Assignment to csrbank5_in1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1084: Assignment to csrbank5_in0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1085: Assignment to csrbank5_in0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1107: Assignment to timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1109: Assignment to csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1110: Assignment to csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1111: Assignment to csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1112: Assignment to csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1113: Assignment to csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1114: Assignment to csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1115: Assignment to csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1116: Assignment to csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1117: Assignment to timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1118: Assignment to timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1144: Assignment to csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1145: Assignment to csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1146: Assignment to csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1147: Assignment to csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1148: Assignment to uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1149: Assignment to uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1191: Assignment to sram_bus_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1201: Assignment to sram_bus_dat_w1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1293: Result of 16-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1293: Assignment to xilinxmultiregimpl1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1295: Result of 5-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1295: Assignment to xilinxmultiregimpl2 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1320: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1321: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1493: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 1301: Assignment to ctrl_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2130: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2147: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2171: Assignment to cs_n_t_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" Line 2174: Assignment to clk_t_i ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v".
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
WARNING:Xst:647 - Input <rst_lcd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/luisa/Documentos/Universidad/Digital2/fpga_101-master/GameGirl/build/gateware/top.v" line 2038: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_3', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 4096x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 33x8-bit single-port Read Only RAM <Mram_mem_3> for signal <mem_3>.
    Found 32-bit register for signal <ctrl_bus_errors>.
    Found 1-bit register for signal <rom_bus_ack>.
    Found 1-bit register for signal <sram_bus_ack>.
    Found 1-bit register for signal <main_ram_bus_ack>.
    Found 1-bit register for signal <interface_we>.
    Found 8-bit register for signal <interface_dat_w>.
    Found 14-bit register for signal <interface_adr>.
    Found 32-bit register for signal <bus_wishbone_dat_r>.
    Found 1-bit register for signal <bus_wishbone_ack>.
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <uart_phy_sink_ready>.
    Found 8-bit register for signal <uart_phy_tx_reg>.
    Found 4-bit register for signal <uart_phy_tx_bitcount>.
    Found 1-bit register for signal <uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <uart_phy_source_valid>.
    Found 1-bit register for signal <uart_phy_rx_r>.
    Found 1-bit register for signal <uart_phy_rx_busy>.
    Found 4-bit register for signal <uart_phy_rx_bitcount>.
    Found 8-bit register for signal <uart_phy_source_payload_data>.
    Found 8-bit register for signal <uart_phy_rx_reg>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 1-bit register for signal <uart_tx_fifo_readable>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_tx_fifo_level0>.
    Found 1-bit register for signal <uart_rx_fifo_readable>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level0>.
    Found 32-bit register for signal <timer0_value>.
    Found 32-bit register for signal <timer0_value_status>.
    Found 1-bit register for signal <timer0_zero_pending>.
    Found 1-bit register for signal <timer0_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 32-bit register for signal <data_read>.
    Found 16-bit register for signal <cs>.
    Found 6-bit register for signal <machine_n_write>.
    Found 6-bit register for signal <machine_n_read>.
    Found 32-bit register for signal <machine_data>.
    Found 1-bit register for signal <pending1>.
    Found 32-bit register for signal <data_write>.
    Found 1-bit register for signal <active>.
    Found 1-bit register for signal <pending0>.
    Found 1-bit register for signal <machine_write0>.
    Found 1-bit register for signal <machine_bias1>.
    Found 8-bit register for signal <machine_cnt>.
    Found 1-bit register for signal <machine_clk>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <grant>.
    Found 4-bit register for signal <slave_sel_r>.
    Found 20-bit register for signal <count>.
    Found 8-bit register for signal <interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ctrl_storage_full<31>>.
    Found 1-bit register for signal <ctrl_storage_full<30>>.
    Found 1-bit register for signal <ctrl_storage_full<29>>.
    Found 1-bit register for signal <ctrl_storage_full<28>>.
    Found 1-bit register for signal <ctrl_storage_full<27>>.
    Found 1-bit register for signal <ctrl_storage_full<26>>.
    Found 1-bit register for signal <ctrl_storage_full<25>>.
    Found 1-bit register for signal <ctrl_storage_full<24>>.
    Found 1-bit register for signal <ctrl_storage_full<23>>.
    Found 1-bit register for signal <ctrl_storage_full<22>>.
    Found 1-bit register for signal <ctrl_storage_full<21>>.
    Found 1-bit register for signal <ctrl_storage_full<20>>.
    Found 1-bit register for signal <ctrl_storage_full<19>>.
    Found 1-bit register for signal <ctrl_storage_full<18>>.
    Found 1-bit register for signal <ctrl_storage_full<17>>.
    Found 1-bit register for signal <ctrl_storage_full<16>>.
    Found 1-bit register for signal <ctrl_storage_full<15>>.
    Found 1-bit register for signal <ctrl_storage_full<14>>.
    Found 1-bit register for signal <ctrl_storage_full<13>>.
    Found 1-bit register for signal <ctrl_storage_full<12>>.
    Found 1-bit register for signal <ctrl_storage_full<11>>.
    Found 1-bit register for signal <ctrl_storage_full<10>>.
    Found 1-bit register for signal <ctrl_storage_full<9>>.
    Found 1-bit register for signal <ctrl_storage_full<8>>.
    Found 1-bit register for signal <ctrl_storage_full<7>>.
    Found 1-bit register for signal <ctrl_storage_full<6>>.
    Found 1-bit register for signal <ctrl_storage_full<5>>.
    Found 1-bit register for signal <ctrl_storage_full<4>>.
    Found 1-bit register for signal <ctrl_storage_full<3>>.
    Found 1-bit register for signal <ctrl_storage_full<2>>.
    Found 1-bit register for signal <ctrl_storage_full<1>>.
    Found 1-bit register for signal <ctrl_storage_full<0>>.
    Found 8-bit register for signal <interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <sel_r>.
    Found 8-bit register for signal <interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <config_storage_full<31>>.
    Found 1-bit register for signal <config_storage_full<30>>.
    Found 1-bit register for signal <config_storage_full<29>>.
    Found 1-bit register for signal <config_storage_full<28>>.
    Found 1-bit register for signal <config_storage_full<27>>.
    Found 1-bit register for signal <config_storage_full<26>>.
    Found 1-bit register for signal <config_storage_full<25>>.
    Found 1-bit register for signal <config_storage_full<24>>.
    Found 1-bit register for signal <config_storage_full<23>>.
    Found 1-bit register for signal <config_storage_full<22>>.
    Found 1-bit register for signal <config_storage_full<21>>.
    Found 1-bit register for signal <config_storage_full<20>>.
    Found 1-bit register for signal <config_storage_full<19>>.
    Found 1-bit register for signal <config_storage_full<18>>.
    Found 1-bit register for signal <config_storage_full<17>>.
    Found 1-bit register for signal <config_storage_full<16>>.
    Found 1-bit register for signal <config_storage_full<15>>.
    Found 1-bit register for signal <config_storage_full<14>>.
    Found 1-bit register for signal <config_storage_full<13>>.
    Found 1-bit register for signal <config_storage_full<12>>.
    Found 1-bit register for signal <config_storage_full<11>>.
    Found 1-bit register for signal <config_storage_full<10>>.
    Found 1-bit register for signal <config_storage_full<9>>.
    Found 1-bit register for signal <config_storage_full<8>>.
    Found 1-bit register for signal <config_half_duplex>.
    Found 1-bit register for signal <config_lsb_first>.
    Found 1-bit register for signal <config_clk_phase>.
    Found 1-bit register for signal <config_clk_polarity>.
    Found 1-bit register for signal <config_cs_polarity>.
    Found 1-bit register for signal <config_storage_full<2>>.
    Found 1-bit register for signal <config_storage_full<1>>.
    Found 1-bit register for signal <config_offline>.
    Found 1-bit register for signal <xfer_storage_full<31>>.
    Found 1-bit register for signal <xfer_storage_full<30>>.
    Found 1-bit register for signal <xfer_storage_full<29>>.
    Found 1-bit register for signal <xfer_storage_full<28>>.
    Found 1-bit register for signal <xfer_storage_full<27>>.
    Found 1-bit register for signal <xfer_storage_full<26>>.
    Found 1-bit register for signal <xfer_storage_full<25>>.
    Found 1-bit register for signal <xfer_storage_full<24>>.
    Found 1-bit register for signal <xfer_storage_full<23>>.
    Found 1-bit register for signal <xfer_storage_full<22>>.
    Found 1-bit register for signal <xfer_storage_full<21>>.
    Found 1-bit register for signal <xfer_storage_full<20>>.
    Found 1-bit register for signal <xfer_storage_full<19>>.
    Found 1-bit register for signal <xfer_storage_full<18>>.
    Found 1-bit register for signal <xfer_storage_full<17>>.
    Found 1-bit register for signal <xfer_storage_full<16>>.
    Found 1-bit register for signal <xfer_storage_full<15>>.
    Found 1-bit register for signal <xfer_storage_full<14>>.
    Found 1-bit register for signal <xfer_storage_full<13>>.
    Found 1-bit register for signal <xfer_storage_full<12>>.
    Found 1-bit register for signal <xfer_storage_full<11>>.
    Found 1-bit register for signal <xfer_storage_full<10>>.
    Found 1-bit register for signal <xfer_storage_full<9>>.
    Found 1-bit register for signal <xfer_storage_full<8>>.
    Found 1-bit register for signal <xfer_storage_full<7>>.
    Found 1-bit register for signal <xfer_storage_full<6>>.
    Found 1-bit register for signal <xfer_storage_full<5>>.
    Found 1-bit register for signal <xfer_storage_full<4>>.
    Found 1-bit register for signal <xfer_storage_full<3>>.
    Found 1-bit register for signal <xfer_storage_full<2>>.
    Found 1-bit register for signal <xfer_storage_full<1>>.
    Found 1-bit register for signal <xfer_storage_full<0>>.
    Found 1-bit register for signal <mosi_data_storage_full<31>>.
    Found 1-bit register for signal <mosi_data_storage_full<30>>.
    Found 1-bit register for signal <mosi_data_storage_full<29>>.
    Found 1-bit register for signal <mosi_data_storage_full<28>>.
    Found 1-bit register for signal <mosi_data_storage_full<27>>.
    Found 1-bit register for signal <mosi_data_storage_full<26>>.
    Found 1-bit register for signal <mosi_data_storage_full<25>>.
    Found 1-bit register for signal <mosi_data_storage_full<24>>.
    Found 1-bit register for signal <mosi_data_storage_full<23>>.
    Found 1-bit register for signal <mosi_data_storage_full<22>>.
    Found 1-bit register for signal <mosi_data_storage_full<21>>.
    Found 1-bit register for signal <mosi_data_storage_full<20>>.
    Found 1-bit register for signal <mosi_data_storage_full<19>>.
    Found 1-bit register for signal <mosi_data_storage_full<18>>.
    Found 1-bit register for signal <mosi_data_storage_full<17>>.
    Found 1-bit register for signal <mosi_data_storage_full<16>>.
    Found 1-bit register for signal <mosi_data_storage_full<15>>.
    Found 1-bit register for signal <mosi_data_storage_full<14>>.
    Found 1-bit register for signal <mosi_data_storage_full<13>>.
    Found 1-bit register for signal <mosi_data_storage_full<12>>.
    Found 1-bit register for signal <mosi_data_storage_full<11>>.
    Found 1-bit register for signal <mosi_data_storage_full<10>>.
    Found 1-bit register for signal <mosi_data_storage_full<9>>.
    Found 1-bit register for signal <mosi_data_storage_full<8>>.
    Found 1-bit register for signal <mosi_data_storage_full<7>>.
    Found 1-bit register for signal <mosi_data_storage_full<6>>.
    Found 1-bit register for signal <mosi_data_storage_full<5>>.
    Found 1-bit register for signal <mosi_data_storage_full<4>>.
    Found 1-bit register for signal <mosi_data_storage_full<3>>.
    Found 1-bit register for signal <mosi_data_storage_full<2>>.
    Found 1-bit register for signal <mosi_data_storage_full<1>>.
    Found 1-bit register for signal <mosi_data_storage_full<0>>.
    Found 8-bit register for signal <interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <rs_lcd>.
    Found 8-bit register for signal <interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <timer0_load_storage_full<31>>.
    Found 1-bit register for signal <timer0_load_storage_full<30>>.
    Found 1-bit register for signal <timer0_load_storage_full<29>>.
    Found 1-bit register for signal <timer0_load_storage_full<28>>.
    Found 1-bit register for signal <timer0_load_storage_full<27>>.
    Found 1-bit register for signal <timer0_load_storage_full<26>>.
    Found 1-bit register for signal <timer0_load_storage_full<25>>.
    Found 1-bit register for signal <timer0_load_storage_full<24>>.
    Found 1-bit register for signal <timer0_load_storage_full<23>>.
    Found 1-bit register for signal <timer0_load_storage_full<22>>.
    Found 1-bit register for signal <timer0_load_storage_full<21>>.
    Found 1-bit register for signal <timer0_load_storage_full<20>>.
    Found 1-bit register for signal <timer0_load_storage_full<19>>.
    Found 1-bit register for signal <timer0_load_storage_full<18>>.
    Found 1-bit register for signal <timer0_load_storage_full<17>>.
    Found 1-bit register for signal <timer0_load_storage_full<16>>.
    Found 1-bit register for signal <timer0_load_storage_full<15>>.
    Found 1-bit register for signal <timer0_load_storage_full<14>>.
    Found 1-bit register for signal <timer0_load_storage_full<13>>.
    Found 1-bit register for signal <timer0_load_storage_full<12>>.
    Found 1-bit register for signal <timer0_load_storage_full<11>>.
    Found 1-bit register for signal <timer0_load_storage_full<10>>.
    Found 1-bit register for signal <timer0_load_storage_full<9>>.
    Found 1-bit register for signal <timer0_load_storage_full<8>>.
    Found 1-bit register for signal <timer0_load_storage_full<7>>.
    Found 1-bit register for signal <timer0_load_storage_full<6>>.
    Found 1-bit register for signal <timer0_load_storage_full<5>>.
    Found 1-bit register for signal <timer0_load_storage_full<4>>.
    Found 1-bit register for signal <timer0_load_storage_full<3>>.
    Found 1-bit register for signal <timer0_load_storage_full<2>>.
    Found 1-bit register for signal <timer0_load_storage_full<1>>.
    Found 1-bit register for signal <timer0_load_storage_full<0>>.
    Found 1-bit register for signal <timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <timer0_en_storage_full>.
    Found 1-bit register for signal <timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <uart_eventmanager_storage_full>.
    Found 8-bit register for signal <interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <uart_phy_storage_full<31>>.
    Found 1-bit register for signal <uart_phy_storage_full<30>>.
    Found 1-bit register for signal <uart_phy_storage_full<29>>.
    Found 1-bit register for signal <uart_phy_storage_full<28>>.
    Found 1-bit register for signal <uart_phy_storage_full<27>>.
    Found 1-bit register for signal <uart_phy_storage_full<26>>.
    Found 1-bit register for signal <uart_phy_storage_full<25>>.
    Found 1-bit register for signal <uart_phy_storage_full<24>>.
    Found 1-bit register for signal <uart_phy_storage_full<23>>.
    Found 1-bit register for signal <uart_phy_storage_full<22>>.
    Found 1-bit register for signal <uart_phy_storage_full<21>>.
    Found 1-bit register for signal <uart_phy_storage_full<20>>.
    Found 1-bit register for signal <uart_phy_storage_full<19>>.
    Found 1-bit register for signal <uart_phy_storage_full<18>>.
    Found 1-bit register for signal <uart_phy_storage_full<17>>.
    Found 1-bit register for signal <uart_phy_storage_full<16>>.
    Found 1-bit register for signal <uart_phy_storage_full<15>>.
    Found 1-bit register for signal <uart_phy_storage_full<14>>.
    Found 1-bit register for signal <uart_phy_storage_full<13>>.
    Found 1-bit register for signal <uart_phy_storage_full<12>>.
    Found 1-bit register for signal <uart_phy_storage_full<11>>.
    Found 1-bit register for signal <uart_phy_storage_full<10>>.
    Found 1-bit register for signal <uart_phy_storage_full<9>>.
    Found 1-bit register for signal <uart_phy_storage_full<8>>.
    Found 1-bit register for signal <uart_phy_storage_full<7>>.
    Found 1-bit register for signal <uart_phy_storage_full<6>>.
    Found 1-bit register for signal <uart_phy_storage_full<5>>.
    Found 1-bit register for signal <uart_phy_storage_full<4>>.
    Found 1-bit register for signal <uart_phy_storage_full<3>>.
    Found 1-bit register for signal <uart_phy_storage_full<2>>.
    Found 1-bit register for signal <uart_phy_storage_full<1>>.
    Found 1-bit register for signal <uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 16-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memadr_1>.
    Found 12-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 6-bit register for signal <memadr_3>.
    Found 1-bit register for signal <int_rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 21                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk100 (rising_edge)                           |
    | Reset              | int_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <uart_tx_fifo_level0[4]_GND_1_o_sub_393_OUT> created at line 1432.
    Found 5-bit subtractor for signal <uart_rx_fifo_level0[4]_GND_1_o_sub_402_OUT> created at line 1454.
    Found 32-bit subtractor for signal <timer0_value[31]_GND_1_o_sub_406_OUT> created at line 1475.
    Found 8-bit subtractor for signal <machine_cnt[7]_GND_1_o_sub_421_OUT> created at line 1519.
    Found 6-bit subtractor for signal <machine_n_write[5]_GND_1_o_sub_427_OUT> created at line 1546.
    Found 6-bit subtractor for signal <machine_n_read[5]_GND_1_o_sub_428_OUT> created at line 1549.
    Found 20-bit subtractor for signal <count[19]_GND_1_o_sub_435_OUT> created at line 1575.
    Found 32-bit adder for signal <ctrl_bus_errors[31]_GND_1_o_add_348_OUT> created at line 1304.
    Found 2-bit adder for signal <counter[1]_GND_1_o_add_355_OUT> created at line 1333.
    Found 4-bit adder for signal <uart_phy_tx_bitcount[3]_GND_1_o_add_358_OUT> created at line 1347.
    Found 33-bit adder for signal <n1857> created at line 1363.
    Found 4-bit adder for signal <uart_phy_rx_bitcount[3]_GND_1_o_add_370_OUT> created at line 1376.
    Found 33-bit adder for signal <n1862> created at line 1395.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_386_OUT> created at line 1421.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_388_OUT> created at line 1424.
    Found 5-bit adder for signal <uart_tx_fifo_level0[4]_GND_1_o_add_390_OUT> created at line 1428.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_395_OUT> created at line 1443.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_397_OUT> created at line 1446.
    Found 5-bit adder for signal <uart_rx_fifo_level0[4]_GND_1_o_add_399_OUT> created at line 1450.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_410_OUT> created at line 1491.
    Found 8-bit 12-to-1 multiplexer for signal <interface1_bank_bus_adr[3]_GND_1_o_wide_mux_439_OUT> created at line 1590.
    Found 8-bit 8-to-1 multiplexer for signal <interface2_bank_bus_adr[2]_csrbank2_id0_w[7]_wide_mux_441_OUT> created at line 1635.
    Found 8-bit 22-to-1 multiplexer for signal <interface3_bank_bus_adr[4]_GND_1_o_wide_mux_443_OUT> created at line 1665.
    Found 8-bit 21-to-1 multiplexer for signal <interface6_bank_bus_adr[4]_GND_1_o_wide_mux_449_OUT> created at line 1789.
    Found 8-bit 7-to-1 multiplexer for signal <interface7_bank_bus_adr[2]_GND_1_o_wide_mux_451_OUT> created at line 1879.
    Found 8-bit 4-to-1 multiplexer for signal <interface8_bank_bus_adr[1]_csrbank8_tuning_word0_w[7]_wide_mux_454_OUT> created at line 1906.
    Found 1-bit tristate buffer for signal <lcd_spi_cs_n> created at line 2170
    Found 1-bit tristate buffer for signal <lcd_spi_clk> created at line 2173
    Found 1-bit tristate buffer for signal <lcd_spi_mosi> created at line 2176
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_410_o> created at line 1490
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_648_o> created at line 2165
    Summary:
	inferred   6 RAM(s).
	inferred  18 Adder/Subtractor(s).
	inferred 930 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 139 Multiplexer(s).
	inferred   3 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/opt/liteX/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port RAM                             : 3
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 33x8-bit single-port Read Only RAM                    : 1
 4096x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 33
 2-bit adder                                           : 5
 20-bit subtractor                                     : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 6
 5-bit addsub                                          : 2
 6-bit subtractor                                      : 3
 7-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Registers                                            : 294
 1-bit register                                        : 164
 10-bit register                                       : 5
 12-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 7
 20-bit register                                       : 1
 23-bit register                                       : 1
 3-bit register                                        : 4
 30-bit register                                       : 10
 32-bit register                                       : 34
 4-bit register                                        : 10
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 39
# Comparators                                          : 13
 1-bit comparator equal                                : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 287
 1-bit 2-to-1 multiplexer                              : 135
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 29
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 22-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3
# FSMs                                                 : 4
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 4 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <ctrl_bus_errors>: 1 register on signal <ctrl_bus_errors>.
The following registers are absorbed into counter <uart_phy_tx_bitcount>: 1 register on signal <uart_phy_tx_bitcount>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <uart_phy_rx_bitcount>: 1 register on signal <uart_phy_rx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_level0>: 1 register on signal <uart_tx_fifo_level0>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <uart_rx_fifo_level0>: 1 register on signal <uart_rx_fifo_level0>.
The following registers are absorbed into counter <machine_cnt>: 1 register on signal <machine_cnt>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_mem_3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 33-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_3>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA<3>         | connected to signal <sram_we<3>>    | high     |
    |     weA<2>         | connected to signal <sram_we<2>>    | high     |
    |     weA<1>         | connected to signal <sram_we<1>>    | high     |
    |     weA<0>         | connected to signal <sram_we<0>>    | high     |
    |     addrA          | connected to signal <array_muxed0<9:0>> |          |
    |     diA            | connected to signal <array_muxed1>  |          |
    |     doA            | connected to signal <sram_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA<3>         | connected to signal <main_ram_we<3>> | high     |
    |     weA<2>         | connected to signal <main_ram_we<2>> | high     |
    |     weA<1>         | connected to signal <main_ram_we<1>> | high     |
    |     weA<0>         | connected to signal <main_ram_we<0>> | high     |
    |     addrA          | connected to signal <array_muxed0<11:0>> |          |
    |     diA            | connected to signal <array_muxed1>  |          |
    |     doA            | connected to signal <main_ram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk100>        | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <array_muxed0<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 33x8-bit single-port distributed Read Only RAM        : 1
 4096x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 6-bit subtractor                                      : 2
# Counters                                             : 17
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 6
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 3
# Registers                                            : 2002
 Flip-Flops                                            : 2002
# Comparators                                          : 13
 1-bit comparator equal                                : 1
 21-bit comparator equal                               : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 622
 1-bit 2-to-1 multiplexer                              : 489
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 19
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 22-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 4
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_3> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <interface0_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface0_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface0_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cs_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <cs_15> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_adr_o_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <machine_cnt_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 6.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_taken_m lm32_cpu/condition_met_m lm32_cpu/branch_predict_m has(ve) been forward balanced into : lm32_cpu/branch_mispredict_taken_m1_FRB.
	Register(s) timer0_zero_pending timer0_eventmanager_storage_full has(ve) been forward balanced into : timer0_irq1_FRB.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/mc_arithmetic/a_23 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_23_BRB0 lm32_cpu/mc_arithmetic/a_23_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_24 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_24_BRB0 lm32_cpu/mc_arithmetic/a_24_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_25 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_25_BRB0 lm32_cpu/mc_arithmetic/a_25_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_26 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_26_BRB0 lm32_cpu/mc_arithmetic/a_26_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_27 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_27_BRB0 lm32_cpu/mc_arithmetic/a_27_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_28 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_28_BRB0 lm32_cpu/mc_arithmetic/a_28_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_29 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_29_BRB0 lm32_cpu/mc_arithmetic/a_29_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_30 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_30_BRB0 lm32_cpu/mc_arithmetic/a_30_BRB3.
	Register(s) lm32_cpu/mc_arithmetic/a_31 has(ve) been backward balanced into : lm32_cpu/mc_arithmetic/a_31_BRB0 lm32_cpu/mc_arithmetic/a_31_BRB1 lm32_cpu/mc_arithmetic/a_31_BRB2 lm32_cpu/mc_arithmetic/a_31_BRB3.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
Unit <top> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1990
 Flip-Flops                                            : 1990

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3312
#      GND                         : 1
#      INV                         : 60
#      LUT1                        : 94
#      LUT2                        : 351
#      LUT3                        : 422
#      LUT4                        : 192
#      LUT5                        : 420
#      LUT6                        : 1008
#      MUXCY                       : 376
#      MUXF7                       : 26
#      VCC                         : 1
#      XORCY                       : 361
# FlipFlops/Latches                : 1990
#      FD                          : 57
#      FDE                         : 113
#      FDR                         : 457
#      FDRE                        : 1276
#      FDS                         : 2
#      FDSE                        : 85
# RAMS                             : 97
#      RAM32X1D                    : 80
#      RAMB18E1                    : 2
#      RAMB36E1                    : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 24
#      IOBUF                       : 1
#      OBUF                        : 2
#      OBUFT                       : 2
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 1
#      DNA_PORT                    : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1990  out of  126800     1%  
 Number of Slice LUTs:                 2707  out of  63400     4%  
    Number used as Logic:              2547  out of  63400     4%  
    Number used as Memory:              160  out of  19000     0%  
       Number used as RAM:              160

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3431
   Number with an unused Flip Flop:    1441  out of   3431    41%  
   Number with an unused LUT:           724  out of   3431    21%  
   Number of fully used LUT-FF pairs:  1266  out of   3431    36%  
   Number of unique control sets:        78

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  30  out of    210    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    135    11%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | BUFGP                  | 2090  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.319ns (Maximum Frequency: 136.631MHz)
   Minimum input arrival time before clock: 2.279ns
   Maximum output required time after clock: 2.760ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.319ns (frequency: 136.631MHz)
  Total number of paths / destination ports: 267314 / 6615
-------------------------------------------------------------------------
Delay:               7.319ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   4.206   0.000  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_PCOUT_to_Mmult_n00231_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48E1:PCIN47            1.400          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                      7.319ns (7.319ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 26 / 25
-------------------------------------------------------------------------
Offset:              2.279ns (Levels of Logic = 4)
  Source:            lcd_spi_miso (PAD)
  Destination:       machine_data_0 (FF)
  Destination Clock: clk100 rising

  Data Path: lcd_spi_miso to machine_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.536  lcd_spi_miso_IBUF (lcd_spi_miso_IBUF)
     LUT5:I3->O            1   0.124   0.421  Mmux_machine_data[31]_machine_data[31]_mux_425_OUT110 (Mmux_machine_data[31]_machine_data[31]_mux_425_OUT1)
     LUT6:I5->O            1   0.124   0.919  Mmux_machine_data[31]_machine_data[31]_mux_425_OUT111 (Mmux_machine_data[31]_machine_data[31]_mux_425_OUT11)
     LUT6:I1->O            1   0.124   0.000  Mmux_machine_data[31]_machine_data[31]_mux_425_OUT113 (machine_data[31]_machine_data[31]_mux_425_OUT<0>)
     FDR:D                     0.030          machine_data_0
    ----------------------------------------
    Total                      2.279ns (0.403ns logic, 1.876ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 34 / 8
-------------------------------------------------------------------------
Offset:              2.760ns (Levels of Logic = 3)
  Source:            machine_n_write_3 (FF)
  Destination:       lcd_spi_mosi (PAD)
  Source Clock:      clk100 rising

  Data Path: machine_n_write_3 to lcd_spi_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.478   0.959  machine_n_write_3 (machine_n_write_3)
     LUT6:I0->O           23   0.124   0.676  _n2471<5>1 (_n2471)
     LUT6:I4->O            1   0.124   0.399  mosi_t_oe_inv1 (mosi_t_oe_inv)
     IOBUF:T->IO               0.000          lcd_spi_mosi_IOBUF (lcd_spi_mosi)
    ----------------------------------------
    Total                      2.760ns (0.726ns logic, 2.034ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.319|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.67 secs
 
--> 


Total memory usage is 533360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  282 (   0 filtered)
Number of infos    :   46 (   0 filtered)

