Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Thu Jan 29 17:11:23 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : paj_boundtop_hierarchy_no_mem
| Device            : 7vx690t-ffg1927
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.218ns (17.652%)  route 1.017ns (82.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X59Y352        net (fo=19, unplaced)        0.517     4.703    offsettable/state[0]
    SLICE_X59Y352        LUT4 (Prop_lut4_I1_O)        0.043     4.746    offsettable/ramblock_i_10/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.500     5.246    offsettable/ramblock/single_port_ram/address_a[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.218ns (18.212%)  route 0.979ns (81.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X60Y354        net (fo=19, unplaced)        0.529     4.715    offsettable/state[0]
    SLICE_X60Y354        LUT4 (Prop_lut4_I1_O)        0.043     4.758    offsettable/ramblock_i_3/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.450     5.208    offsettable/ramblock/single_port_ram/address_a[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.218ns (18.601%)  route 0.954ns (81.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X59Y353        net (fo=19, unplaced)        0.433     4.619    offsettable/state[0]
    SLICE_X59Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.662    offsettable/ramblock_i_6/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.521     5.183    offsettable/ramblock/single_port_ram/address_a[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.218ns (19.006%)  route 0.929ns (80.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X60Y354        net (fo=19, unplaced)        0.517     4.703    offsettable/state[0]
    SLICE_X60Y354        LUT4 (Prop_lut4_I1_O)        0.043     4.746    offsettable/ramblock_i_1/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.412     5.158    offsettable/ramblock/single_port_ram/address_a[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 -0.271    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.218ns (19.534%)  route 0.898ns (80.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X60Y354        net (fo=19, unplaced)        0.529     4.715    offsettable/state[0]
    SLICE_X60Y354        LUT4 (Prop_lut4_I1_O)        0.043     4.758    offsettable/ramblock_i_8/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.369     5.127    offsettable/ramblock/single_port_ram/address_a[2]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.218ns (19.764%)  route 0.885ns (80.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X59Y353        net (fo=19, unplaced)        0.518     4.704    offsettable/state[0]
    SLICE_X59Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.747    offsettable/ramblock_i_2/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.367     5.114    offsettable/ramblock/single_port_ram/address_a[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.225ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.218ns (19.800%)  route 0.883ns (80.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X59Y353        net (fo=19, unplaced)        0.433     4.619    offsettable/state[0]
    SLICE_X59Y353        LUT4 (Prop_lut4_I1_O)        0.043     4.662    offsettable/ramblock_i_4/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.450     5.112    offsettable/ramblock/single_port_ram/address_a[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                 -0.225    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.218ns (21.478%)  route 0.797ns (78.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.246    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X58Y353        net (fo=32, unplaced)        0.513     4.759    offsettable/state[2]
    SLICE_X58Y353        LUT4 (Prop_lut4_I0_O)        0.043     4.802    offsettable/ramblock_i_9/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.284     5.086    offsettable/ramblock/single_port_ram/address_a[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.218ns (21.584%)  route 0.792ns (78.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.696     4.071    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.246    offsettable/FSM_sequential_state_reg[2]/Q
    SLICE_X58Y353        net (fo=32, unplaced)        0.513     4.759    offsettable/state[2]
    SLICE_X58Y353        LUT4 (Prop_lut4_I0_O)        0.043     4.802    offsettable/ramblock_i_5/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.279     5.081    offsettable/ramblock/single_port_ram/address_a[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.261ns (19.758%)  route 1.060ns (80.242%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.232    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.039    rc/count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.261ns (19.758%)  route 1.060ns (80.242%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.232    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.039    rc/count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.261ns (19.758%)  route 1.060ns (80.242%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.232    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDSE (Setup_fdse_C_CE)      -0.148     5.039    rc/count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.261ns (19.758%)  route 1.060ns (80.242%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unplaced)         0.401     5.232    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.039    rc/curr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.192ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.261ns (19.758%)  route 1.060ns (80.242%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unplaced)         0.401     5.232    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.039    rc/curr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.039    
                         arrival time                          -5.232    
  -------------------------------------------------------------------
                         slack                                 -0.192    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 offsettable/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            offsettable/ramblock/single_port_ram/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.218ns (21.227%)  route 0.809ns (78.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 5.142 - 1.500 ) 
    Source Clock Delay      (SCD):    4.011ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X59Y353        net (fo=695, unplaced)       1.636     4.011    offsettable/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y353        FDRE (Prop_fdre_C_Q)         0.175     4.186    offsettable/FSM_sequential_state_reg[0]/Q
    SLICE_X60Y354        net (fo=19, unplaced)        0.529     4.715    offsettable/state[0]
    SLICE_X60Y354        LUT4 (Prop_lut4_I1_O)        0.043     4.758    offsettable/ramblock_i_7/O
    RAMB36_X4Y71         net (fo=1, unplaced)         0.280     5.038    offsettable/ramblock/single_port_ram/address_a[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    RAMB36_X4Y71         net (fo=695, unset)          1.464     5.142    offsettable/ramblock/single_port_ram/clock0
                         clock pessimism              0.197     5.338    
                         clock uncertainty           -0.035     5.303    
    RAMB36_X4Y71         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     4.887    offsettable/ramblock/single_port_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          4.887    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.261ns (23.221%)  route 0.863ns (76.779%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.036    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     4.892    rc/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.261ns (23.221%)  route 0.863ns (76.779%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.036    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     4.892    rc/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.261ns (23.221%)  route 0.863ns (76.779%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unset)            0.401     5.036    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDSE (Setup_fdse_C_S)       -0.295     4.892    rc/count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.261ns (23.221%)  route 0.863ns (76.779%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unplaced)         0.401     5.036    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     4.892    rc/curr_reg[0]
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/curr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.261ns (23.221%)  route 0.863ns (76.779%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 5.026 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unplaced)         0.401     5.036    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.348     5.026    rc/clk
                         clock pessimism              0.197     5.223    
                         clock uncertainty           -0.035     5.187    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     4.892    rc/curr_reg[1]
  -------------------------------------------------------------------
                         required time                          4.892    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 boundcont10/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.304ns (20.879%)  route 1.152ns (79.121%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X168Y341       net (fo=695, unplaced)       1.574     3.949    boundcont10/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y341       FDRE (Prop_fdre_C_Q)         0.175     4.124    boundcont10/FSM_onehot_state_reg[1]/Q
    SLICE_X167Y341       net (fo=13, unset)           0.591     4.715    boundcont10/FSM_onehot_state_reg[1]_n_7
    SLICE_X167Y341       LUT5 (Prop_lut5_I0_O)        0.043     4.758    boundcont10/raygroupout[1]_INST_0/O
    SLICE_X167Y343       net (fo=1, unplaced)         0.243     5.001    raygroupout10[1]
    SLICE_X167Y343       LUT2 (Prop_lut2_I0_O)        0.043     5.044    rayint_i_1/O
    SLICE_X167Y343       net (fo=1, unplaced)         0.266     5.310    rayint/raygroup[1]
    SLICE_X167Y343       LUT3 (Prop_lut3_I0_O)        0.043     5.353    rayint/rayaddr[1]_i_1/O
    SLICE_X167Y343       net (fo=1, unset)            0.052     5.405    rayint/rayaddr[1]_i_1_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y343       net (fo=695, unplaced)       1.390     5.068    rayint/clk
                         clock pessimism              0.197     5.265    
                         clock uncertainty           -0.035     5.229    
    SLICE_X167Y343       FDRE (Setup_fdre_C_D)        0.047     5.276    rayint/rayaddr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 boundcont01/resetcnt_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.261ns (23.727%)  route 0.839ns (76.273%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 5.025 - 1.500 ) 
    Source Clock Delay      (SCD):    3.912ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X155Y340       net (fo=695, unplaced)       1.537     3.912    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y340       FDRE (Prop_fdre_C_Q)         0.175     4.087    boundcont01/resetcnt_reg/Q
    SLICE_X154Y340       net (fo=1, unset)            0.272     4.359    cntreset01
    SLICE_X154Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.402    rc_i_1/O
    SLICE_X156Y340       net (fo=1, unset)            0.190     4.592    rc/reset
    SLICE_X156Y340       LUT2 (Prop_lut2_I1_O)        0.043     4.635    rc/curr[1]_i_1/O
    SLICE_X156Y339       net (fo=6, unset)            0.377     5.012    rc/big_reset
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.347     5.025    rc/clk
                         clock pessimism              0.197     5.222    
                         clock uncertainty           -0.035     5.186    
    SLICE_X156Y339       FDRE (Setup_fdre_C_R)       -0.295     4.891    rc/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.012    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 rc/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rc/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.261ns (21.031%)  route 0.980ns (78.969%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 5.025 - 1.500 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.536     3.911    rc/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y339       FDRE (Prop_fdre_C_Q)         0.175     4.086    rc/count_reg[0]/Q
    SLICE_X155Y339       net (fo=7, unset)            0.444     4.530    rc/count_reg__0[0]
    SLICE_X155Y339       LUT4 (Prop_lut4_I1_O)        0.043     4.573    rc/curr[1]_i_3/O
    SLICE_X155Y339       net (fo=1, unset)            0.215     4.788    rc/curr[1]_i_3_n_7
    SLICE_X155Y339       LUT4 (Prop_lut4_I3_O)        0.043     4.831    rc/curr[1]_i_2/O
    SLICE_X156Y339       net (fo=6, unset)            0.321     5.152    rc/curr[1]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X156Y339       net (fo=695, unplaced)       1.347     5.025    rc/clk
                         clock pessimism              0.197     5.222    
                         clock uncertainty           -0.035     5.186    
    SLICE_X156Y339       FDRE (Setup_fdre_C_CE)      -0.148     5.038    rc/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.038    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.218ns (17.666%)  route 1.016ns (82.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 5.087 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X168Y348       net (fo=36, unplaced)        0.630     5.211    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X168Y348       net (fo=695, unplaced)       1.409     5.087    rayint/clk
                         clock pessimism              0.197     5.284    
                         clock uncertainty           -0.035     5.248    
    SLICE_X168Y348       FDRE (Setup_fdre_C_CE)      -0.148     5.100    rayint/raydata_reg[0]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.218ns (17.666%)  route 1.016ns (82.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 5.087 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X168Y346       net (fo=36, unset)           0.630     5.211    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X168Y346       net (fo=695, unplaced)       1.409     5.087    rayint/clk
                         clock pessimism              0.197     5.284    
                         clock uncertainty           -0.035     5.248    
    SLICE_X168Y346       FDRE (Setup_fdre_C_CE)      -0.148     5.100    rayint/raydata_reg[24]
  -------------------------------------------------------------------
                         required time                          5.100    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.218ns (18.197%)  route 0.980ns (81.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.067 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X167Y342       net (fo=36, unplaced)        0.594     5.175    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y342       net (fo=695, unplaced)       1.389     5.067    rayint/clk
                         clock pessimism              0.197     5.264    
                         clock uncertainty           -0.035     5.228    
    SLICE_X167Y342       FDRE (Setup_fdre_C_CE)      -0.148     5.080    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.080    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 boundcont01/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.304ns (21.792%)  route 1.091ns (78.208%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 5.067 - 1.500 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X166Y341       net (fo=695, unplaced)       1.574     3.949    boundcont01/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y341       FDRE (Prop_fdre_C_Q)         0.175     4.124    boundcont01/FSM_onehot_state_reg[1]/Q
    SLICE_X166Y341       net (fo=13, unset)           0.591     4.715    boundcont01/FSM_onehot_state_reg[1]_n_7
    SLICE_X166Y341       LUT5 (Prop_lut5_I0_O)        0.043     4.758    boundcont01/raygroupout[0]_INST_0/O
    SLICE_X166Y341       net (fo=1, unset)            0.182     4.940    raygroupout01[0]
    SLICE_X166Y341       LUT2 (Prop_lut2_I1_O)        0.043     4.983    rayint_i_2/O
    SLICE_X167Y342       net (fo=1, unset)            0.266     5.249    rayint/raygroup[0]
    SLICE_X167Y342       LUT3 (Prop_lut3_I0_O)        0.043     5.292    rayint/rayaddr[0]_i_1/O
    SLICE_X167Y342       net (fo=1, unset)            0.052     5.344    rayint/rayaddr[0]_i_1_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y342       net (fo=695, unplaced)       1.389     5.067    rayint/clk
                         clock pessimism              0.197     5.264    
                         clock uncertainty           -0.035     5.228    
    SLICE_X167Y342       FDRE (Setup_fdre_C_D)        0.047     5.275    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.275    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/rayaddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.218ns (19.156%)  route 0.920ns (80.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.568ns = ( 5.068 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X167Y343       net (fo=36, unset)           0.534     5.115    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y343       net (fo=695, unplaced)       1.390     5.068    rayint/clk
                         clock pessimism              0.197     5.265    
                         clock uncertainty           -0.035     5.229    
    SLICE_X167Y343       FDRE (Setup_fdre_C_CE)      -0.148     5.081    rayint/rayaddr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.081    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.218ns (18.907%)  route 0.935ns (81.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 5.088 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X169Y348       net (fo=36, unset)           0.549     5.130    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X169Y348       net (fo=695, unplaced)       1.410     5.088    rayint/clk
                         clock pessimism              0.197     5.285    
                         clock uncertainty           -0.035     5.249    
    SLICE_X169Y348       FDRE (Setup_fdre_C_CE)      -0.148     5.101    rayint/raydata_reg[5]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 rayint/rgDone_reg/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            rayint/raydata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.218ns (18.907%)  route 0.935ns (81.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 5.088 - 1.500 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AV23                                              0.000     0.000    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.688     0.688    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.594     2.282    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.375    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X167Y347       net (fo=695, unplaced)       1.602     3.977    rayint/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y347       FDRE (Prop_fdre_C_Q)         0.175     4.152    rayint/rgDone_reg/Q
    SLICE_X168Y347       net (fo=6, unset)            0.386     4.538    rayint/rgDone
    SLICE_X168Y347       LUT3 (Prop_lut3_I1_O)        0.043     4.581    rayint/raydata[31]_i_2/O
    SLICE_X169Y348       net (fo=36, unplaced)        0.549     5.130    rayint/raydata[31]_i_2_n_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500    
    AV23                                              0.000     1.500    tm3_clk_v0
    AV23                 net (fo=0)                   0.000     1.500    tm3_clk_v0
    AV23                 IBUF (Prop_ibuf_I_O)         0.581     2.081    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y16       net (fo=1, unset)            1.514     3.595    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.678    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X169Y348       net (fo=695, unplaced)       1.410     5.088    rayint/clk
                         clock pessimism              0.197     5.285    
                         clock uncertainty           -0.035     5.249    
    SLICE_X169Y348       FDRE (Setup_fdre_C_CE)      -0.148     5.101    rayint/raydata_reg[6]
  -------------------------------------------------------------------
                         required time                          5.101    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 -0.028    




