Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 04157ABFC92
	for <lists+qemu-devel@lfdr.de>; Wed, 21 May 2025 19:58:18 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uHngx-0000GR-QN; Wed, 21 May 2025 13:57:23 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jonathan.cameron@huawei.com>)
 id 1uHngb-00008N-7s; Wed, 21 May 2025 13:57:01 -0400
Received: from [185.176.79.56] (helo=frasgout.his.huawei.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jonathan.cameron@huawei.com>)
 id 1uHngW-00084J-PK; Wed, 21 May 2025 13:57:00 -0400
Received: from mail.maildlp.com (unknown [172.18.186.216])
 by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4b2f5V5Jzrz6DBLp;
 Thu, 22 May 2025 01:47:42 +0800 (CST)
Received: from frapeml500008.china.huawei.com (unknown [7.182.85.71])
 by mail.maildlp.com (Postfix) with ESMTPS id 7974B140447;
 Thu, 22 May 2025 01:52:34 +0800 (CST)
Received: from localhost (10.195.34.206) by frapeml500008.china.huawei.com
 (7.182.85.71) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.1.2507.39; Wed, 21 May
 2025 19:52:33 +0200
Date: Wed, 21 May 2025 18:52:31 +0100
To: Itaru Kitayama <itaru.kitayama@linux.dev>
CC: <qemu-devel@nongnu.org>, Fan Ni <fan.ni@samsung.com>, Peter Maydell
 <peter.maydell@linaro.org>, <mst@redhat.com>, <linux-cxl@vger.kernel.org>,
 <linuxarm@huawei.com>, <qemu-arm@nongnu.org>, Yuquan Wang
 <wangyuquan1236@phytium.com.cn>, Philippe =?ISO-8859-1?Q?Mathieu-Daud=E9?=
 <philmd@linaro.org>
Subject: Re: [PATCH v13 5/5] qtest/cxl: Add aarch64 virt test for CXL
Message-ID: <20250521185231.00005e4a@huawei.com>
In-Reply-To: <5CCC3C8C-7348-4409-9964-8367C8FC1C1E@linux.dev>
References: <20250513111455.128266-1-Jonathan.Cameron@huawei.com>
 <20250513111455.128266-6-Jonathan.Cameron@huawei.com>
 <D9E503CC-1271-4008-9975-9BAEC7A33376@linux.dev>
 <20250519135413.000026b4@huawei.com>
 <5CCC3C8C-7348-4409-9964-8367C8FC1C1E@linux.dev>
X-Mailer: Claws Mail 4.3.0 (GTK 3.24.42; x86_64-w64-mingw32)
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: quoted-printable
X-Originating-IP: [10.195.34.206]
X-ClientProxiedBy: lhrpeml100010.china.huawei.com (7.191.174.197) To
 frapeml500008.china.huawei.com (7.182.85.71)
X-Host-Lookup-Failed: Reverse DNS lookup failed for 185.176.79.56 (deferred)
Received-SPF: pass client-ip=185.176.79.56;
 envelope-from=jonathan.cameron@huawei.com; helo=frasgout.his.huawei.com
X-Spam_score_int: -33
X-Spam_score: -3.4
X-Spam_bar: ---
X-Spam_report: (-3.4 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_MED=-2.3,
 RCVD_IN_MSPIKE_H5=0.001, RCVD_IN_MSPIKE_WL=0.001,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 RDNS_NONE=0.793, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-to:  Jonathan Cameron <Jonathan.Cameron@huawei.com>
From:  Jonathan Cameron via <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, 21 May 2025 16:38:10 +0900
Itaru Kitayama <itaru.kitayama@linux.dev> wrote:

> > On May 19, 2025, at 21:54, Jonathan Cameron <Jonathan.Cameron@huawei.co=
m> wrote:
> >=20
> > On Thu, 15 May 2025 18:04:18 +0900
> > Itaru Kitayama <itaru.kitayama@linux.dev> wrote:
> >  =20
> >>> On May 13, 2025, at 20:14, Jonathan Cameron <Jonathan.Cameron@huawei.=
com> wrote:
> >>>=20
> >>> Add a single complex case for aarch64 virt machine.
> >>> Given existing much more comprehensive tests for x86 cover the
> >>> common functionality, a single test should be enough to verify
> >>> that the aarch64 part continue to work.
> >>>=20
> >>> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
> >>> ---
> >>> tests/qtest/cxl-test.c  | 59 ++++++++++++++++++++++++++++++++---------
> >>> tests/qtest/meson.build |  1 +
> >>> 2 files changed, 47 insertions(+), 13 deletions(-)
> >>>=20
> >>> diff --git a/tests/qtest/cxl-test.c b/tests/qtest/cxl-test.c
> >>> index a600331843..c7189d6222 100644
> >>> --- a/tests/qtest/cxl-test.c
> >>> +++ b/tests/qtest/cxl-test.c
> >>> @@ -19,6 +19,12 @@
> >>>    "-device pxb-cxl,id=3Dcxl.1,bus=3Dpcie.0,bus_nr=3D53 " \
> >>>    "-M cxl-fmw.0.targets.0=3Dcxl.0,cxl-fmw.0.targets.1=3Dcxl.1,cxl-fm=
w.0.size=3D4G "
> >>>=20
> >>> +#define QEMU_VIRT_2PXB_CMD \
> >>> +    "-machine virt,cxl=3Don -cpu max " \
> >>> +    "-device pxb-cxl,id=3Dcxl.0,bus=3Dpcie.0,bus_nr=3D52 " \
> >>> +    "-device pxb-cxl,id=3Dcxl.1,bus=3Dpcie.0,bus_nr=3D53 " \
> >>> +    "-M cxl-fmw.0.targets.0=3Dcxl.0,cxl-fmw.0.targets.1=3Dcxl.1,cxl-=
fmw.0.size=3D4G "
> >>> +
> >>> #define QEMU_RP \
> >>>    "-device cxl-rp,id=3Drp0,bus=3Dcxl.0,chassis=3D0,slot=3D0 "
> >>>=20
> >>> @@ -197,25 +203,52 @@ static void cxl_2pxb_4rp_4t3d(void)
> >>>    qtest_end();
> >>>    rmdir(tmpfs);
> >>> }
> >>> +
> >>> +static void cxl_virt_2pxb_4rp_4t3d(void)
> >>> +{
> >>> +    g_autoptr(GString) cmdline =3D g_string_new(NULL);
> >>> +    char template[] =3D "/tmp/cxl-test-XXXXXX";
> >>> +    const char *tmpfs;
> >>> +
> >>> +    tmpfs =3D mkdtemp(template);
> >>> +
> >>> +    g_string_printf(cmdline, QEMU_VIRT_2PXB_CMD QEMU_4RP QEMU_4T3D,
> >>> +                    tmpfs, tmpfs, tmpfs, tmpfs, tmpfs, tmpfs,
> >>> +                    tmpfs, tmpfs);
> >>> +
> >>> +    qtest_start(cmdline->str);
> >>> +    qtest_end();
> >>> +    rmdir(tmpfs);
> >>> +}
> >>> #endif /* CONFIG_POSIX */
> >>>=20
> >>> int main(int argc, char **argv)
> >>> {
> >>> -    g_test_init(&argc, &argv, NULL);
> >>> +    const char *arch =3D qtest_get_arch();
> >>>=20
> >>> -    qtest_add_func("/pci/cxl/basic_hostbridge", cxl_basic_hb);
> >>> -    qtest_add_func("/pci/cxl/basic_pxb", cxl_basic_pxb);
> >>> -    qtest_add_func("/pci/cxl/pxb_with_window", cxl_pxb_with_window);
> >>> -    qtest_add_func("/pci/cxl/pxb_x2_with_window", cxl_2pxb_with_wind=
ow);
> >>> -    qtest_add_func("/pci/cxl/rp", cxl_root_port);
> >>> -    qtest_add_func("/pci/cxl/rp_x2", cxl_2root_port);
> >>> +    g_test_init(&argc, &argv, NULL);
> >>> +    if (strcmp(arch, "i386") =3D=3D 0 || strcmp(arch, "x86_64") =3D=
=3D 0) {
> >>> +        qtest_add_func("/pci/cxl/basic_hostbridge", cxl_basic_hb);
> >>> +        qtest_add_func("/pci/cxl/basic_pxb", cxl_basic_pxb);
> >>> +        qtest_add_func("/pci/cxl/pxb_with_window", cxl_pxb_with_wind=
ow);
> >>> +        qtest_add_func("/pci/cxl/pxb_x2_with_window", cxl_2pxb_with_=
window);
> >>> +        qtest_add_func("/pci/cxl/rp", cxl_root_port);
> >>> +        qtest_add_func("/pci/cxl/rp_x2", cxl_2root_port);
> >>> #ifdef CONFIG_POSIX
> >>> -    qtest_add_func("/pci/cxl/type3_device", cxl_t3d_deprecated);
> >>> -    qtest_add_func("/pci/cxl/type3_device_pmem", cxl_t3d_persistent);
> >>> -    qtest_add_func("/pci/cxl/type3_device_vmem", cxl_t3d_volatile);
> >>> -    qtest_add_func("/pci/cxl/type3_device_vmem_lsa", cxl_t3d_volatil=
e_lsa);
> >>> -    qtest_add_func("/pci/cxl/rp_x2_type3_x2", cxl_1pxb_2rp_2t3d);
> >>> -    qtest_add_func("/pci/cxl/pxb_x2_root_port_x4_type3_x4", cxl_2pxb=
_4rp_4t3d);
> >>> +        qtest_add_func("/pci/cxl/type3_device", cxl_t3d_deprecated);
> >>> +        qtest_add_func("/pci/cxl/type3_device_pmem", cxl_t3d_persist=
ent);
> >>> +        qtest_add_func("/pci/cxl/type3_device_vmem", cxl_t3d_volatil=
e);
> >>> +        qtest_add_func("/pci/cxl/type3_device_vmem_lsa", cxl_t3d_vol=
atile_lsa);
> >>> +        qtest_add_func("/pci/cxl/rp_x2_type3_x2", cxl_1pxb_2rp_2t3d);
> >>> +        qtest_add_func("/pci/cxl/pxb_x2_root_port_x4_type3_x4",
> >>> +                       cxl_2pxb_4rp_4t3d);
> >>> #endif
> >>> +    } else if (strcmp(arch, "aarch64") =3D=3D 0) {
> >>> +#ifdef CONFIG_POSIX
> >>> +        qtest_add_func("/pci/cxl/virt/pxb_x2_root_port_x4_type3_x4",
> >>> +                       cxl_virt_2pxb_4rp_4t3d);
> >>> +#endif
> >>> +    }
> >>> +
> >>>    return g_test_run();
> >>> }
> >>> diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build
> >>> index 7daf619845..361000267a 100644
> >>> --- a/tests/qtest/meson.build
> >>> +++ b/tests/qtest/meson.build
> >>> @@ -258,6 +258,7 @@ qtests_aarch64 =3D \
> >>>  (config_all_accel.has_key('CONFIG_TCG') and                         =
                   \
> >>>   config_all_devices.has_key('CONFIG_TPM_TIS_I2C') ? ['tpm-tis-i2c-te=
st'] : []) + \
> >>>  (config_all_devices.has_key('CONFIG_ASPEED_SOC') ? qtests_aspeed64 :=
 []) + \
> >>> +  qtests_cxl +                                                      =
                            \
> >>>  ['arm-cpu-features',
> >>>   'numa-test',
> >>>   'boot-serial-test',
> >>> --=20
> >>> 2.43.0
> >>>  =20
> >>=20
> >> ~/projects/qemu/build$ meson test qtest-aarch64/cxl-test
> >> ninja: Entering directory `/home/realm/projects/qemu/build'
> >> [1/8] Generating qemu-version.h with a custom command (wrapped by meso=
n to capture output)
> >> 1/1 qemu:qtest+qtest-aarch64 / qtest-aarch64/cxl-test        OK       =
       0.17s   1 subtests passed
> >>=20
> >> Ok:                 1
> >> Expected Fail:      0
> >> Fail:               0
> >> Unexpected Pass:    0
> >> Skipped:            0
> >> Timeout:            0
> >>=20
> >> Tested-by: Itaru Kitayama <itaru.kitayama@fujitsu.com <mailto:itaru.ki=
tayama@fujitsu.com>>
> >>=20
> >> Jonathan, would you push your branch this series applied? I manually a=
pplied your series no issues though. =20
> >=20
> > I'm reluctant to push a 'normal' staging CXL tree whilst we have the TCG
> > issue outstanding (which is in mainline).
> > I can probably push one with a name that makes it clear we know it will
> > crash under some circumstances though. I'll aim to get that done later =
this week.
> >=20
> > After talking to Richard Henderson I'm going to spin some images etc to
> > make it easier for him to replicate that TCG issue. =20
>=20
> While QEMU (the kernel is built off of cxl branch) boots fine and lspci s=
hows CXL devices as shown:
>=20
> root@localhost:~# lspci -mm
> 00:00.0 "Host bridge" "Red Hat, Inc." "QEMU PCIe Host bridge" -p00 "Red H=
at, Inc." "Device 1100"
> 00:01.0 "SCSI storage controller" "Red Hat, Inc." "Virtio block device" -=
p00 "Red Hat, Inc." "Device 0002"
> 00:02.0 "Ethernet controller" "Intel Corporation" "82540EM Gigabit Ethern=
et Controller" -r03 -p00 "Red Hat, Inc." "QEMU Virtual Machine"
> 00:03.0 "Host bridge" "Red Hat, Inc." "QEMU PCIe Expander bridge" -p00 "R=
ed Hat, Inc." "Device 1100"
> 00:04.0 "Host bridge" "Red Hat, Inc." "QEMU PCIe Expander bridge" -p00 "R=
ed Hat, Inc." "Device 1100"
> 35:00.0 "PCI bridge" "Intel Corporation" "Device 7075" -p00 "Intel Corpor=
ation" "Device 0000"
> 35:01.0 "PCI bridge" "Intel Corporation" "Device 7075" -p00 "Intel Corpor=
ation" "Device 0000"
> 36:00.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a128" -p00 "=
" ""
> 36:00.1 "Serial bus controller [0c0b]" "Huawei Technologies Co., Ltd." "D=
evice a123" -p00 "Red Hat, Inc." "Device 1100"
> 37:00.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> 37:01.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> 37:02.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> 37:03.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> 38:00.0 "CXL" "Intel Corporation" "Device 0d93" -r01 -p10 "Red Hat, Inc."=
 "Device 1100"
> 3a:00.0 "CXL" "Intel Corporation" "Device 0d93" -r01 -p10 "Red Hat, Inc."=
 "Device 1100"
> bf:00.0 "PCI bridge" "Intel Corporation" "Device 7075" -p00 "Intel Corpor=
ation" "Device 0000"
> bf:01.0 "PCI bridge" "Intel Corporation" "Device 7075" -p00 "Intel Corpor=
ation" "Device 0000"
> c0:00.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a128" -p00 "=
" ""
> c0:00.1 "Serial bus controller [0c0b]" "Huawei Technologies Co., Ltd." "D=
evice a123" -p00 "Red Hat, Inc." "Device 1100"
> c1:00.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> c1:01.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> c1:02.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> c1:03.0 "PCI bridge" "Huawei Technologies Co., Ltd." "Device a129" -p00 "=
" ""
> c2:00.0 "CXL" "Intel Corporation" "Device 0d93" -r01 -p10 "Red Hat, Inc."=
 "Device 1100"
> c4:00.0 "CXL" "Intel Corporation" "Device 0d93" -r01 -p10 "Red Hat, Inc."=
 "Device 1100=E2=80=9D
>=20
> but the cxl-list command takes 5-10 minutes to return the information. I=
=E2=80=99ll test with your qtest minimalist setup to see if the system is l=
oaded. Am I seeing the TCG issue you mentioned?

I don't think so. That should only matter if the memory is hotplugged in
as normal system RAM.

>=20
> root@localhost:~# cxl list -M
> [
>   {
>     "memdev":"mem10",
>     "ram_size":2147483648,
>     "ram_qos_class":42,
>     "serial":11,
>     "numa_node":0,
>     "host":"cxl_rcd.10",
>     "firmware_version":"mock fw v1 "

So this seems to be with both some emulated devices from qemu command line
and CXL test at the same time.=20

I replicated a similar setup and not setting a significant delay
(half a second maybe?)  So not sure.

I did notice that there is a bug in qemu though which has surfaced
for some reason in the kernel log (it dates all the way back to=20
origin CXL support series). In=20
include/hw/cxl/cxl_pci.h
#define REG_LOC_DEVSEC_LENGTH is 0x24 and it should be 0x1C

That results for me in a kernel log entry about a bar not being
big enough for a huge offset (which is random data coming from
somewhere in text I think).

Seems unlikely to trigger your issue, but you never know!

Jonathan


>   },
>   {
>     "memdev":"mem5",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":6,
>     "numa_node":1,
>     "host":"cxl_mem.5",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem1",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":2,
>     "numa_node":1,
>     "host":"cxl_mem.1",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem6",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":8,
>     "numa_node":1,
>     "host":"cxl_mem.7",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem3",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":4,
>     "numa_node":1,
>     "host":"cxl_mem.3",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem4",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":5,
>     "numa_node":0,
>     "host":"cxl_mem.4",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem0",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":1,
>     "numa_node":0,
>     "host":"cxl_mem.0",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem2",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":3,
>     "numa_node":0,
>     "host":"cxl_mem.2",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem7",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":7,
>     "numa_node":0,
>     "host":"cxl_mem.6",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem8",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":9,
>     "numa_node":0,
>     "host":"cxl_mem.8",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem9",
>     "pmem_size":1073741824,
>     "pmem_qos_class":42,
>     "ram_size":1073741824,
>     "ram_qos_class":42,
>     "serial":10,
>     "numa_node":1,
>     "host":"cxl_mem.9",
>     "firmware_version":"mock fw v1 "
>   },
>   {
>     "memdev":"mem12",
>     "ram_size":268435456,
>     "serial":0,
>     "host":"0000:c4:00.0",
>     "firmware_version":"BWFW VERSION 00"
>   },
>   {
>     "memdev":"mem11",
>     "ram_size":268435456,
>     "serial":0,
>     "host":"0000:c2:00.0",
>     "firmware_version":"BWFW VERSION 00"
>   },
>   {
>     "memdev":"mem14",
>     "pmem_size":268435456,
>     "serial":0,
>     "host":"0000:3a:00.0",
>     "firmware_version":"BWFW VERSION 00"
>   },
>   {
>     "memdev":"mem13",
>     "pmem_size":268435456,
>     "serial":0,
>     "host":"0000:38:00.0",
>     "firmware_version":"BWFW VERSION 00"
>   }
> ]
>=20
> Getting this shouldn=E2=80=99t take minutes, even with the emulator I thi=
nk.
>=20
> Itaru.
>=20
> >=20
> > Thanks for reviews.
> >=20
> > Jonathan
> >  =20
> >>=20
> >>  =20
> >  =20
>=20
>=20


