#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Aug 15 14:26:34 2016
# Process ID: 13988
# Current directory: C:/Users/bannisjack/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9604 C:\Users\bannisjack\VGA\VGA.xpr
# Log file: C:/Users/bannisjack/VGA/vivado.log
# Journal file: C:/Users/bannisjack/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bannisjack/VGA/VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
open_project C:/Users/bannisjack/tutorial/tutorial.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/tutorial/tutorial.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/tutorial/tutorial.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/tutorial/tutorial.sim/sim_1/behav/simulate.bat
current_project VGA
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bannisjack/VGA/VGA.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/bannisjack/VGA/VGA.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bannisjack/VGA/.Xil/Vivado-13988-sojourn/dcp/top_module.xdc]
Finished Parsing XDC File [C:/Users/bannisjack/VGA/.Xil/Vivado-13988-sojourn/dcp/top_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1173.625 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1173.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -scripts_only
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'VGA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/compile.bat
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/elaborate.bat
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-60] Script generated:C:/Users/bannisjack/VGA/VGA.sim/sim_1/behav/simulate.bat
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_project
