read -sv run_verilog_mid/adder_32b_8_85_8f9aad2bc0ee6dbf77cb4a08d8e8cd14.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_8f9aad2bc0ee6dbf77cb4a08d8e8cd14_yosys.v
