m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vcounter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741623441
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IhiHf=Iz96e6>Qc65iZ4ZA1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/counter.sv
!i122 20
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741623441.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/counter.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vFIR_Filter_L2_Top
R0
R1
!i10b 1
!s100 CU56Wne2e[XQk6L476I1b1
R2
IF?obMmV^CH:ZiMBhHWiAW0
R3
S1
R4
w1741394864
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv
!i122 21
L0 1 54
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv|
!i113 1
R7
R8
n@f@i@r_@filter_@l2_@top
vFIR_Filter_tb
R0
R1
!i10b 1
!s100 cWBfilIIX@8`;SdgP4j1A3
R2
IG:Ni^WlzcO_46LG3AVXDk2
R3
S1
R4
w1741381708
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
!i122 22
L0 2 81
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!i113 1
R7
R8
n@f@i@r_@filter_tb
vfir_parallel
R0
R1
!i10b 1
!s100 YDTF<1FC7^[^Dk23Xa8QO3
R2
Ied3_SF>[dJbV?Zg;US8;E2
R3
S1
R4
w1741394913
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv
!i122 23
L0 1 67
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv|
!i113 1
R7
R8
vSineWave
R0
R1
!i10b 1
!s100 <_4[GDnY:6o2nJgzmTKMh1
R2
I@<MFlYeCeSYK^eIbc8EGE1
R3
S1
R4
w1741379725
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/SineWave.sv
!i122 24
L0 1 18
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/SineWave.sv|
!i113 1
R7
R8
n@sine@wave
