

================================================================
== Vivado HLS Report for 'selector_select'
================================================================
* Date:           Sun Dec 10 19:50:59 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        selector
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      65|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      84|
|Register         |        -|      -|      38|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      38|     149|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_116_p2   |     +    |      0|  0|  39|          32|           1|
    |ap_condition_112  |    and   |      0|  0|   8|           1|           1|
    |icmp_fu_133_p2    |   icmp   |      0|  0|  18|          30|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  65|          63|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  27|          5|    1|          5|
    |selected                    |  33|          6|    4|         24|
    |selector_counter            |  15|          3|   32|         96|
    |selector_counter_loa_fu_78  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  84|         16|   69|        189|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |icmp_reg_158                |   1|   0|    1|          0|
    |selector_counter_loa_fu_78  |  32|   0|   32|          0|
    |tmp_reg_151                 |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  38|   0|   38|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | selector::select | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | selector::select | return value |
|start                    |  in |    1|   ap_none  |       start      |    pointer   |
|selected                 | out |    4|   ap_vld   |     selected     |    pointer   |
|selected_ap_vld          | out |    1|   ap_vld   |     selected     |    pointer   |
|selector_counter         | out |   32|   ap_vld   | selector_counter |    pointer   |
|selector_counter_ap_vld  | out |    1|   ap_vld   | selector_counter |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%selector_counter_loa = alloca i32"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !76"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !80"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %start), !map !84"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %selected), !map !88"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %selector_counter), !map !92"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind" [selector.cpp:4]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [selector.cpp:5]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str4, i32 0, i32 0, i1* %start) nounwind" [selector.cpp:6]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [9 x i8]* @p_str6, i32 0, i32 0, i4* %selected) nounwind" [selector.cpp:7]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([9 x i8]* @p_str, i32 2, [7 x i8]* @p_str7) nounwind" [selector.cpp:8]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)" [selector.cpp:8]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str9) nounwind" [selector.cpp:8]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [selector.cpp:8]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %selector_counter, i32 0)" [selector.cpp:6]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 -1)" [selector.cpp:7]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [selector.cpp:7]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_3)" [selector.cpp:7]

 <State 2> : 1.35ns
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "store i32 0, i32* %selector_counter_loa"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %1" [selector.cpp:7]

 <State 3> : 4.27ns
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %start)" [selector.cpp:10]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %_ZN7_ap_sc_7sc_core4waitEi.exit" [selector.cpp:10]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%selector_counter_loa_1 = load i32* %selector_counter_loa" [selector.cpp:11]
ST_3 : Operation 28 [1/1] (2.18ns)   --->   "%tmp_1 = add nsw i32 %selector_counter_loa_1, 1" [selector.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %selector_counter, i32 %tmp_1)" [selector.cpp:11]
ST_3 : Operation 30 [1/1] (1.21ns)   --->   "switch i32 %selector_counter_loa_1, label %7 [
    i32 0, label %3
    i32 1, label %4
    i32 2, label %5
    i32 3, label %6
  ]" [selector.cpp:13]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 -2)" [selector.cpp:24]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %8" [selector.cpp:25]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 -3)" [selector.cpp:21]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %8" [selector.cpp:22]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 -5)" [selector.cpp:18]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %8" [selector.cpp:19]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 7)" [selector.cpp:15]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %8" [selector.cpp:16]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i4P(i4* %selected, i4 -1)" [selector.cpp:27]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %8" [selector.cpp:28]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %tmp_1, i32 2, i32 31)" [selector.cpp:32]
ST_3 : Operation 42 [1/1] (2.09ns)   --->   "%icmp = icmp sgt i30 %tmp_2, 0" [selector.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp, label %9, label %_ZN7_ap_sc_7sc_core4waitEi.exit.pre" [selector.cpp:32]
ST_3 : Operation 44 [1/1] (1.35ns)   --->   "store i32 %tmp_1, i32* %selector_counter_loa" [selector.cpp:11]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit"

 <State 4> : 1.35ns
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %selector_counter, i32 0)" [selector.cpp:33]
ST_4 : Operation 47 [1/1] (1.35ns)   --->   "store i32 0, i32* %selector_counter_loa"
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %_ZN7_ap_sc_7sc_core4waitEi.exit" [selector.cpp:34]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [selector.cpp:37]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [selector.cpp:38]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ selected]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ selector_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
selector_counter_loa   (alloca         ) [ 00111]
StgValue_6             (specbitsmap    ) [ 00000]
StgValue_7             (specbitsmap    ) [ 00000]
StgValue_8             (specbitsmap    ) [ 00000]
StgValue_9             (specbitsmap    ) [ 00000]
StgValue_10            (specbitsmap    ) [ 00000]
StgValue_11            (specport       ) [ 00000]
StgValue_12            (specport       ) [ 00000]
StgValue_13            (specport       ) [ 00000]
StgValue_14            (specport       ) [ 00000]
StgValue_15            (specprocessdef ) [ 00000]
tmp_3                  (specregionbegin) [ 00000]
StgValue_17            (specprotocol   ) [ 00000]
p_ssdm_reset_v         (specstatebegin ) [ 00000]
StgValue_19            (write          ) [ 00000]
StgValue_20            (write          ) [ 00000]
empty                  (specstateend   ) [ 00000]
empty_4                (specregionend  ) [ 00000]
StgValue_23            (store          ) [ 00000]
StgValue_24            (br             ) [ 00000]
tmp                    (read           ) [ 00011]
StgValue_26            (br             ) [ 00000]
selector_counter_loa_1 (load           ) [ 00011]
tmp_1                  (add            ) [ 00000]
StgValue_29            (write          ) [ 00000]
StgValue_30            (switch         ) [ 00000]
StgValue_31            (write          ) [ 00000]
StgValue_32            (br             ) [ 00000]
StgValue_33            (write          ) [ 00000]
StgValue_34            (br             ) [ 00000]
StgValue_35            (write          ) [ 00000]
StgValue_36            (br             ) [ 00000]
StgValue_37            (write          ) [ 00000]
StgValue_38            (br             ) [ 00000]
StgValue_39            (write          ) [ 00000]
StgValue_40            (br             ) [ 00000]
tmp_2                  (partselect     ) [ 00000]
icmp                   (icmp           ) [ 00011]
StgValue_43            (br             ) [ 00000]
StgValue_44            (store          ) [ 00000]
StgValue_45            (br             ) [ 00000]
StgValue_46            (write          ) [ 00000]
StgValue_47            (store          ) [ 00000]
StgValue_48            (br             ) [ 00000]
StgValue_49            (wait           ) [ 00000]
StgValue_50            (br             ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="start">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="selected">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selected"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="selector_counter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selector_counter"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="selector_counter_loa_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="selector_counter_loa/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 StgValue_29/3 StgValue_46/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_20/1 StgValue_31/3 StgValue_33/3 StgValue_35/3 StgValue_37/3 StgValue_39/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 StgValue_47/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="selector_counter_loa_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="2"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="selector_counter_loa_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="30" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="0" index="3" bw="6" slack="0"/>
<pin id="128" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="30" slack="0"/>
<pin id="135" dir="0" index="1" bw="30" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_44_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="selector_counter_loa_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="selector_counter_loa "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="107"><net_src comp="68" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="116" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="116" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="123" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="74" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="116" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="78" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="154"><net_src comp="98" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="133" pin="2"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: selected | {1 3 }
	Port: selector_counter | {1 3 4 }
 - Input state : 
	Port: selector::select : start | {3 }
  - Chain level:
	State 1
		empty : 1
		empty_4 : 1
	State 2
	State 3
		tmp_1 : 1
		StgValue_29 : 2
		StgValue_30 : 1
		tmp_2 : 2
		icmp : 3
		StgValue_43 : 4
		StgValue_44 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |   tmp_1_fu_116  |    0    |    39   |
|----------|-----------------|---------|---------|
|   icmp   |   icmp_fu_133   |    0    |    18   |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_82 |    0    |    0    |
|          | grp_write_fu_90 |    0    |    0    |
|----------|-----------------|---------|---------|
|   read   |  tmp_read_fu_98 |    0    |    0    |
|----------|-----------------|---------|---------|
|partselect|   tmp_2_fu_123  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    57   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        icmp_reg_158        |    1   |
|selector_counter_loa_reg_144|   32   |
|         tmp_reg_151        |    1   |
+----------------------------+--------+
|            Total           |   34   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_90 |  p2  |   5  |   4  |   20   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   84   || 3.00525 ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   34   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   34   |   75   |
+-----------+--------+--------+--------+
