ğŸš€ My VSD RISC-V SoC Tapeout Journey
<div align="center">

</div>

This repository chronicles my hands-on experience in the VSD System-on-Chip (SoC) Tapeout Program. Here, I'll be documenting my learning and progress on a weekly basis, detailing the tasks completed each step of the way.

Program Mission
To master the complete System-on-Chip design flow, from RTL coding to final GDSII generation, utilizing a suite of open-source EDA tools. This initiative is a cornerstone of India's largest collaborative RISC-V tapeout, bringing together over 3500 participants to engineer silicon and bolster the national semiconductor landscape.

<div align="center">

ğŸ“œ RTL Coding â†’ âš™ï¸ Logic Synthesis â†’ ğŸ—ºï¸ Physical Implementation (PnR) â†’ ğŸ’¾ GDSII Tapeout

</div>

foundational Stage: Setting Up the Environment
<details>
<summary><b>Phase 0: Core Synthesis & Simulation Tool Setup</b></summary>

This initial phase is dedicated to building a core development environment by installing and configuring the essential tools for RTL design, simulation, and logic synthesis.

âœ… Tasks Completed
Milestone	Focus	Tool Suite	Status
Core Tool Setup	Installing essential tools for RTL synthesis and simulation.	Yosys, Iverilog, GTKWave	âœ”ï¸ Completed

Export to Sheets
ğŸ› ï¸ Core RTL Design Suite Installed
Tool	Function	Status
ğŸ§  Yosys	Verilog RTL Synthesis & Technology Mapping	âœ… Verified
ğŸ“Ÿ Iverilog	Verilog Compiler and Simulator	âœ… Verified
ğŸ“Š GTKWave	Digital Waveform Viewer and Analyzer	âœ… Verified

Export to Sheets
ğŸŒŸ Key Takeaways from Phase 0
Successfully set up the foundational environment for Verilog RTL design.

Installed and verified the key open-source tools for logic synthesis (Yosys) and simulation (Iverilog).

Gained hands-on experience with waveform analysis using GTKWave.

Prepared the workspace for the upcoming RTL design and synthesis tasks.

</details>

ğŸ¯ Program Highlights
Area	Focus
ğŸ“š Curriculum	End-to-end SoC design: from RTL concept to tapeout-ready GDSII.
ğŸ› ï¸ Tech Stack	Hands-on experience with open-source EDA tools like Yosys, OpenLane, and Magic.
ğŸ’¼ Industry Skills	Application of real-world semiconductor design and physical implementation methodologies.
ğŸ‡®ğŸ‡³ Ecosystem Impact	Contributing to India's semiconductor goals through a massive collaborative tapeout.
ğŸ¤ Community	A nationwide initiative with over 3500 participants building silicon together.

Export to Sheets
ğŸ™ Mentorship & Gratitude
<div align="center">

A special thanks to Kunal Ghosh and the entire team at VLSI System Design (VSD) for creating this incredible learning opportunity. Their guidance and the RISC-V SoC Tapeout Program are invaluable for aspiring VLSI engineers.

</div>

ğŸ“Š My Progress Log
ğŸš€ The Road Ahead
Follow along as I dive deeper into RTL design, synthesis, place and route, and all the steps leading to the final GDSII generation. The journey has just begun!

ğŸ”— Important Links:



ğŸ‘¤ Repository by: Amritansh
