// Generated by CIRCT 42e53322a
module add8u_8MK(	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:2:3
  input  [7:0] A,	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:2:27
               B,	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:2:39
  output [8:0] O	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:2:52
);

  wire sig_32 = A[3] & B[3];	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:12:10, :13:11, :17:11
  wire sig_33 = A[4] ^ B[4];	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:19:11, :20:11, :21:11
  wire sig_37 = A[4] & B[4] | sig_33 & sig_32;	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:17:11, :19:11, :20:11, :21:11, :22:11, :23:11, :25:11
  wire sig_38 = A[5] ^ B[5];	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:26:11, :27:11, :28:11
  wire sig_42 = A[5] & B[5] | sig_38 & sig_37;	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :32:11
  wire sig_43 = A[6] ^ B[6];	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:33:11, :34:11, :35:11
  wire sig_47 = A[6] & B[6] | sig_43 & sig_42;	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :39:11
  wire sig_48 = A[7] ^ B[7];	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:40:11, :41:11, :42:11
  assign O =
    {A[7] & B[7] | sig_48 & sig_47,
     sig_48 ^ sig_47,
     sig_43 ^ sig_42,
     sig_38 ^ sig_37,
     sig_33 ^ sig_32,
     A[3] ^ B[3],
     A[2] | A[1] & B[1] | B[2],
     A[1] ^ B[1] | A[0] & B[0],
     A[0] ^ B[0]};	// /tmp/tmp.ECPWGvwSBk/28145_evoapproxlib_adders_8_unsigned_pareto_pwr_ep_add8u_8MK.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :21:11, :24:11, :25:11, :28:11, :31:11, :32:11, :35:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:5
endmodule

