{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587242143870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242143871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:43 2020 " "Processing started: Sat Apr 18 22:35:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242143871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242143871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max10_uart -c max10_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242143871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587242144040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587242144040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/peca/Projects/max10_uart/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587242150337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242150337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587242150338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242150338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(67) " "Verilog HDL information at top.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1587242150338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d top.v(9) " "Verilog HDL Declaration information at top.v(9): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587242150338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587242150338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242150338 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(21) " "Verilog HDL Parameter Declaration warning at uart_rx.v(21): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587242150339 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1587242150339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587242150381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk top.v(18) " "Verilog HDL or VHDL warning at top.v(18): object \"clk\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1587242150382 "|top"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "D\[0\] BDBUS\[0\] top.v(7) " "Bidirectional port \"BDBUS\[0\]\" at top.v(7) has a one-way connection to bidirectional port \"D\[0\]\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587242150382 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:U2 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:U2\"" {  } { { "top.v" "U2" { Text "/home/peca/Projects/max10_uart/top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587242150382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(86) " "Verilog HDL assignment warning at uart_rx.v(86): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587242150383 "|top|uart_rx:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_rx.v(95) " "Verilog HDL assignment warning at uart_rx.v(95): truncated value with size 32 to match size of target (10)" {  } { { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587242150383 "|top|uart_rx:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:U1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:U1\"" {  } { { "top.v" "U1" { Text "/home/peca/Projects/max10_uart/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587242150394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(30) " "Verilog HDL assignment warning at uart_tx.v(30): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "/home/peca/Projects/max10_uart/uart_tx.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587242150395 "|top|uart_tx:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(38) " "Verilog HDL assignment warning at uart_tx.v(38): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "/home/peca/Projects/max10_uart/uart_tx.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1587242150395 "|top|uart_tx:U1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587242150764 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BDBUS\[1\] " "Inserted always-enabled tri-state buffer between \"BDBUS\[1\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[1\] " "Inserted always-enabled tri-state buffer between \"D\[1\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[2\] " "Inserted always-enabled tri-state buffer between \"D\[2\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[3\] " "Inserted always-enabled tri-state buffer between \"D\[3\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "D\[4\] " "Inserted always-enabled tri-state buffer between \"D\[4\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1587242150769 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1587242150769 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[0\] " "bidirectional pin \"BDBUS\[0\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[1\] " "bidirectional pin \"PIO\[1\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[2\] " "bidirectional pin \"PIO\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[3\] " "bidirectional pin \"PIO\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[4\] " "bidirectional pin \"PIO\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[5\] " "bidirectional pin \"PIO\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[6\] " "bidirectional pin \"PIO\[6\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[7\] " "bidirectional pin \"PIO\[7\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PIO\[8\] " "bidirectional pin \"PIO\[8\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[2\] " "bidirectional pin \"BDBUS\[2\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[3\] " "bidirectional pin \"BDBUS\[3\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[4\] " "bidirectional pin \"BDBUS\[4\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BDBUS\[5\] " "bidirectional pin \"BDBUS\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[5\] " "bidirectional pin \"D\[5\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[6\] " "bidirectional pin \"D\[6\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[7\] " "bidirectional pin \"D\[7\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[8\] " "bidirectional pin \"D\[8\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[9\] " "bidirectional pin \"D\[9\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[10\] " "bidirectional pin \"D\[10\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[11\] " "bidirectional pin \"D\[11\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[12\] " "bidirectional pin \"D\[12\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[13\] " "bidirectional pin \"D\[13\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "D\[14\] " "bidirectional pin \"D\[14\]\" has no driver" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1587242150769 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1587242150769 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "/home/peca/Projects/max10_uart/uart_tx.v" 6 -1 0 } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 23 -1 0 } } { "uart_tx.v" "" { Text "/home/peca/Projects/max10_uart/uart_tx.v" 10 -1 0 } } { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 91 -1 0 } } { "uart_rx.v" "" { Text "/home/peca/Projects/max10_uart/uart_rx.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587242150771 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587242150772 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BDBUS\[1\]~synth " "Node \"BDBUS\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rx~synth " "Node \"rx~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[1\]~synth " "Node \"D\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[2\]~synth " "Node \"D\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[3\]~synth " "Node \"D\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""} { "Warning" "WMLS_MLS_NODE_NAME" "D\[4\]~synth " "Node \"D\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587242150803 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1587242150803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1587242150803 "|top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1587242150803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587242150863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/peca/Projects/max10_uart/output_files/max10_uart.map.smsg " "Generated suppressed messages file /home/peca/Projects/max10_uart/output_files/max10_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242151191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587242151260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587242151260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587242151295 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587242151295 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "29 " "Implemented 29 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587242151295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587242151295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587242151295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242151301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:35:51 2020 " "Processing ended: Sat Apr 18 22:35:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242151301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242151301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242151301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587242151301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587242151852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242151852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:51 2020 " "Processing started: Sat Apr 18 22:35:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242151852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242151852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_map max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_map max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242151852 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_map max10_uart max10_uart " "Quartus(args): quartus_map max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242151852 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242151859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242151859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:35:51 2020 " "Processing ended: Sat Apr 18 22:35:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242151859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242151859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242151859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242151859 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1587242152487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242152487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:52 2020 " "Processing started: Sat Apr 18 22:35:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242152487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587242152487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587242152487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587242152517 ""}
{ "Info" "0" "" "Project  = max10_uart" {  } {  } 0 0 "Project  = max10_uart" 0 0 "Fitter" 0 0 1587242152517 ""}
{ "Info" "0" "" "Revision = max10_uart" {  } {  } 0 0 "Revision = max10_uart" 0 0 "Fitter" 0 0 1587242152517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587242152587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587242152587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "max10_uart 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"max10_uart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587242152591 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587242152626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587242152626 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587242152717 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587242152721 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1587242152768 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587242152770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587242152770 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587242152770 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587242152770 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587242152774 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587242152774 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587242152774 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587242152775 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587242152775 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1587242152775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587242152776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max10_uart.sdc " "Synopsys Design Constraints File file not found: 'max10_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1587242153256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587242153257 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587242153259 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1587242153260 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587242153260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK12M~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587242153285 ""}  } { { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587242153285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587242153606 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587242153607 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587242153607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587242153608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587242153609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1587242153610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1587242153610 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587242153610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587242153624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587242153625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587242153625 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[0\] " "Node \"AIN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[1\] " "Node \"AIN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[2\] " "Node \"AIN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[3\] " "Node \"AIN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[4\] " "Node \"AIN\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[5\] " "Node \"AIN\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AIN\[6\] " "Node \"AIN\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AIN\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK " "Node \"CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_CLK " "Node \"F_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DI " "Node \"F_DI\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_DO " "Node \"F_DO\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_S " "Node \"F_S\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "F_S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_CLK " "Node \"OSC_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_DIV " "Node \"OSC_DIV\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_DIV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_CS " "Node \"SEN_CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT1 " "Node \"SEN_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_INT2 " "Node \"SEN_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDI " "Node \"SEN_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SDO " "Node \"SEN_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEN_SPC " "Node \"SEN_SPC\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1587242153647 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1587242153647 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587242153648 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587242153650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587242154109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587242154150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587242154161 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587242154546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587242154546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587242154965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587242155315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587242155315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587242155464 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587242155464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587242155466 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587242155614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587242155620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587242155857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587242155857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587242156178 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587242156616 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1587242156706 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 MAX 10 " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[1\] 3.3-V LVTTL M3 " "Pin PIO\[1\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[2\] 3.3-V LVTTL L3 " "Pin PIO\[2\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[3\] 3.3-V LVTTL M2 " "Pin PIO\[3\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[4\] 3.3-V LVTTL M1 " "Pin PIO\[4\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[5\] 3.3-V LVTTL N3 " "Pin PIO\[5\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[6\] 3.3-V LVTTL N2 " "Pin PIO\[6\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[7\] 3.3-V LVTTL K2 " "Pin PIO\[7\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[8\] 3.3-V LVTTL K1 " "Pin PIO\[8\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[2\] 3.3-V LVTTL B5 " "Pin BDBUS\[2\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[3\] 3.3-V LVTTL A6 " "Pin BDBUS\[3\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[4\] 3.3-V LVTTL B6 " "Pin BDBUS\[4\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[5\] 3.3-V LVTTL A7 " "Pin BDBUS\[5\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[5\] 3.3-V LVTTL J2 " "Pin D\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[6\] 3.3-V LVTTL L12 " "Pin D\[6\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[7\] 3.3-V LVTTL J12 " "Pin D\[7\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[8\] 3.3-V LVTTL J13 " "Pin D\[8\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[9\] 3.3-V LVTTL K11 " "Pin D\[9\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[9] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[10\] 3.3-V LVTTL K12 " "Pin D\[10\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[10] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[11\] 3.3-V LVTTL J10 " "Pin D\[11\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[11] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[12\] 3.3-V LVTTL H10 " "Pin D\[12\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[12] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[13\] 3.3-V LVTTL H13 " "Pin D\[13\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[13] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[14\] 3.3-V LVTTL G12 " "Pin D\[14\] uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[14] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[0\] 3.3-V LVTTL A4 " "Pin BDBUS\[0\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS\[1\] 3.3-V LVTTL B4 " "Pin BDBUS\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[0\] 3.3-V LVTTL H8 " "Pin D\[0\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[1\] 3.3-V LVTTL K10 " "Pin D\[1\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[2\] 3.3-V LVTTL H5 " "Pin D\[2\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[3\] 3.3-V LVTTL H4 " "Pin D\[3\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D\[4\] 3.3-V LVTTL J1 " "Pin D\[4\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVTTL H6 " "Pin CLK12M uses I/O standard 3.3-V LVTTL at H6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1587242156709 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1587242156709 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "29 " "Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[1\] a permanently disabled " "Pin PIO\[1\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[2\] a permanently disabled " "Pin PIO\[2\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[3\] a permanently disabled " "Pin PIO\[3\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[4\] a permanently disabled " "Pin PIO\[4\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[5\] a permanently disabled " "Pin PIO\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[6\] a permanently disabled " "Pin PIO\[6\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[7\] a permanently disabled " "Pin PIO\[7\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PIO\[8\] a permanently disabled " "Pin PIO\[8\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { PIO[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[2\] a permanently disabled " "Pin BDBUS\[2\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[3\] a permanently disabled " "Pin BDBUS\[3\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[4\] a permanently disabled " "Pin BDBUS\[4\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[5\] a permanently disabled " "Pin BDBUS\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[5\] a permanently disabled " "Pin D\[5\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[5] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[6\] a permanently disabled " "Pin D\[6\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[6] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[7\] a permanently disabled " "Pin D\[7\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[7] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[8\] a permanently disabled " "Pin D\[8\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[8] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[9\] a permanently disabled " "Pin D\[9\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[9] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[10\] a permanently disabled " "Pin D\[10\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[10] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[11\] a permanently disabled " "Pin D\[11\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[11] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[12\] a permanently disabled " "Pin D\[12\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[12] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[13\] a permanently disabled " "Pin D\[13\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[13] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[14\] a permanently disabled " "Pin D\[14\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[14] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[0\] a permanently disabled " "Pin BDBUS\[0\] has a permanently disabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BDBUS\[1\] a permanently enabled " "Pin BDBUS\[1\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { BDBUS[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[0\] a permanently enabled " "Pin D\[0\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[0] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[1\] a permanently enabled " "Pin D\[1\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[1] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[2\] a permanently enabled " "Pin D\[2\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[2] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[3\] a permanently enabled " "Pin D\[3\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[3] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "D\[4\] a permanently enabled " "Pin D\[4\] has a permanently enabled output enable" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/peca/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { D[4] } } } { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "top.v" "" { Text "/home/peca/Projects/max10_uart/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/peca/Projects/max10_uart/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1587242156710 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1587242156710 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1587242156711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/peca/Projects/max10_uart/output_files/max10_uart.fit.smsg " "Generated suppressed messages file /home/peca/Projects/max10_uart/output_files/max10_uart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587242156750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1572 " "Peak virtual memory: 1572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242157045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:35:57 2020 " "Processing ended: Sat Apr 18 22:35:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242157045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242157045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242157045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587242157045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587242157567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242157568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:57 2020 " "Processing started: Sat Apr 18 22:35:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242157568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242157568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_fit max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_fit max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242157568 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_fit max10_uart max10_uart " "Quartus(args): quartus_fit max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242157568 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242157575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242157575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:35:57 2020 " "Processing ended: Sat Apr 18 22:35:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242157575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242157575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242157575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242157575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1587242158245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242158246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:58 2020 " "Processing started: Sat Apr 18 22:35:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242158246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587242158246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587242158246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587242158398 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1587242158687 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587242158699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242158895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:35:58 2020 " "Processing ended: Sat Apr 18 22:35:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242158895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242158895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242158895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587242158895 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587242159928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242159928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:35:59 2020 " "Processing started: Sat Apr 18 22:35:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242159928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242159928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_asm max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_asm max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242159928 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_asm max10_uart max10_uart " "Quartus(args): quartus_asm max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242159928 ""}
{ "Info" "0" "" "Running TCL after Quartus Assembler" {  } {  } 0 0 "Running TCL after Quartus Assembler" 0 0 "Shell" 0 0 1587242159935 ""}
{ "Info" "0" "" "/home/peca/Projects/max10_uart" {  } {  } 0 0 "/home/peca/Projects/max10_uart" 0 0 "Shell" 0 0 1587242159935 ""}
{ "Info" "0" "" "Programming file max10_uart.cdf" {  } {  } 0 0 "Programming file max10_uart.cdf" 0 0 "Shell" 0 0 1587242159935 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242170025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242170025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:10 2020 " "Processing ended: Sat Apr 18 22:36:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242170025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242170025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242170025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242170025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1587242171141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242171142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:11 2020 " "Processing started: Sat Apr 18 22:36:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242171142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1587242171142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart " "Command: quartus_pow --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1587242171142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1587242171296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587242171298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1587242171298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max10_uart.sdc " "Synopsys Design Constraints File file not found: 'max10_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1587242171564 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK12M " "Node: CLK12M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart_tx:U1\|counter\[3\] CLK12M " "Register uart_tx:U1\|counter\[3\] is being clocked by CLK12M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1587242171565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1587242171565 "|top|CLK12M"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1587242171565 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587242171572 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1587242171573 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1587242171576 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1587242171785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1587242171815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1587242172150 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587242172470 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "132.29 mW " "Total thermal power estimate for the design is 132.29 mW" {  } { { "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/peca/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1587242172496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242172635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:12 2020 " "Processing ended: Sat Apr 18 22:36:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242172635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242172635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242172635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1587242172635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1587242173169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242173169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:13 2020 " "Processing started: Sat Apr 18 22:36:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242173169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242173169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_pow max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_pow max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242173169 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_pow max10_uart max10_uart " "Quartus(args): quartus_pow max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242173169 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242173176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242173176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:13 2020 " "Processing ended: Sat Apr 18 22:36:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242173176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242173176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242173176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242173176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1587242173813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242173813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:13 2020 " "Processing started: Sat Apr 18 22:36:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242173813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587242173813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta max10_uart -c max10_uart " "Command: quartus_sta max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587242173813 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587242173844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587242173933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587242173933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242173969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242173970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "max10_uart.sdc " "Synopsys Design Constraints File file not found: 'max10_uart.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1587242174089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK12M CLK12M " "create_clock -period 1.000 -name CLK12M CLK12M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587242174091 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587242174091 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1587242174092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587242174092 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587242174093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587242174096 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1587242174099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587242174100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.407 " "Worst-case setup slack is -6.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.407            -361.433 CLK12M  " "   -6.407            -361.433 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLK12M  " "    0.360               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.291 CLK12M  " "   -3.000            -141.291 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174103 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587242174114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587242174133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587242174475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587242174531 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587242174534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.844 " "Worst-case setup slack is -5.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.844            -333.065 CLK12M  " "   -5.844            -333.065 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK12M  " "    0.322               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -141.291 CLK12M  " "   -3.000            -141.291 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587242174547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587242174672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587242174673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.817 " "Worst-case setup slack is -1.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817             -89.624 CLK12M  " "   -1.817             -89.624 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK12M  " "    0.151               0.000 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587242174676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.646 CLK12M  " "   -3.000            -111.646 CLK12M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587242174676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587242174676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587242175389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587242175389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242175408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:15 2020 " "Processing ended: Sat Apr 18 22:36:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242175408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242175408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242175408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587242175408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1587242175910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242175910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:15 2020 " "Processing started: Sat Apr 18 22:36:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242175910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242175910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_sta max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_sta max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242175910 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_sta max10_uart max10_uart " "Quartus(args): quartus_sta max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242175910 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242175919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242175919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:15 2020 " "Processing ended: Sat Apr 18 22:36:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242175919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242175919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242175919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242175919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1587242176656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242176657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:16 2020 " "Processing started: Sat Apr 18 22:36:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242176657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587242176657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart " "Command: quartus_eda --read_settings_files=off --write_settings_files=off max10_uart -c max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587242176657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1587242176850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "max10_uart.vo /home/peca/Projects/max10_uart/simulation/modelsim/ simulation " "Generated file max10_uart.vo in folder \"/home/peca/Projects/max10_uart/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587242176907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242176923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:16 2020 " "Processing ended: Sat Apr 18 22:36:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242176923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242176923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242176923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587242176923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1587242177484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587242177485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 18 22:36:17 2020 " "Processing started: Sat Apr 18 22:36:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587242177485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1587242177485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t autoprogram.tcl quartus_eda max10_uart max10_uart " "Command: quartus_sh -t autoprogram.tcl quartus_eda max10_uart max10_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1587242177485 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "quartus_eda max10_uart max10_uart " "Quartus(args): quartus_eda max10_uart max10_uart" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1587242177485 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "autoprogram.tcl " "Evaluation of Tcl script autoprogram.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1587242177493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "774 " "Peak virtual memory: 774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587242177493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 18 22:36:17 2020 " "Processing ended: Sat Apr 18 22:36:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587242177493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587242177493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587242177493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242177493 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus Prime Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1587242177571 ""}
