

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Aug 10 14:05:44 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  507|  507|  374|  374| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_dct_read_data_fu_112   |dct_read_data   |   66|   66|   66|   66|   none  |
        |grp_dct_dct_2d_fu_76       |dct_dct_2d      |  373|  373|  373|  373|   none  |
        |grp_dct_write_data_fu_105  |dct_write_data  |   66|   66|   66|   66|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|       1|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      8|     985|     572|
|Memory           |        2|      -|     512|      32|
|Multiplexer      |        -|      -|       -|      16|
|Register         |        -|      -|      12|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      8|    1509|     621|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+-----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+----------------+---------+-------+-----+-----+
    |dct_dct_2d_U0      |dct_dct_2d      |        2|      8|  924|  454|
    |dct_read_data_U0   |dct_read_data   |        0|      0|   29|   55|
    |dct_write_data_U0  |dct_write_data  |        0|      0|   32|   63|
    +-------------------+----------------+---------+-------+-----+-----+
    |Total              |                |        2|      8|  985|  572|
    +-------------------+----------------+---------+-------+-----+-----+

    * Memory: 
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_1_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_2_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_3_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_4_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_5_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_6_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_7_U  |dct_buf_2d_in_0  |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_out_U   |dct_buf_2d_out   |        2|   0|   0|    64|   16|     2|         2048|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total          |                 |        2| 512|  32|   128|  144|    18|         4096|
    +---------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |dct_dct_2d_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_chn_write_dct_read_data_U0_buf_2d_in_0        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_1        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_2        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_3        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_4        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_5        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_6        |   1|          2|    1|          2|
    |ap_chn_write_dct_read_data_U0_buf_2d_in_7        |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_0_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_1_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_2_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_3_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_4_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_5_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_6_pipo_status  |   1|          2|    1|          2|
    |ap_sig_ready_dct_read_data_U0_buf_7_pipo_status  |   1|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  16|         32|   16|         32|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                            |  1|   0|    1|          0|
    |ap_reg_procdone_dct_dct_2d_U0                    |  1|   0|    1|          0|
    |ap_reg_procdone_dct_read_data_U0                 |  1|   0|    1|          0|
    |ap_reg_procdone_dct_write_data_U0                |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_0_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_1_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_2_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_3_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_4_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_5_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_6_pipo_status  |  1|   0|    1|          0|
    |ap_reg_ready_dct_read_data_U0_buf_7_pipo_status  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            | 12|   0|   12|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: buf_2d_in_0 [1/1] 2.39ns
:4  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 [1/1] 2.39ns
:5  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 [1/1] 2.39ns
:6  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 [1/1] 2.39ns
:7  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 [1/1] 2.39ns
:8  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 [1/1] 2.39ns
:9  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 [1/1] 2.39ns
:10  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 [1/1] 2.39ns
:11  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out [1/1] 2.33ns
:12  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_16 [2/2] 0.00ns
:13  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: stg_17 [1/2] 0.00ns
:13  call fastcc void @dct_read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: stg_18 [2/2] 0.00ns
:14  call fastcc void @dct_dct_2d([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 4>: 0.00ns
ST_4: stg_19 [1/2] 0.00ns
:14  call fastcc void @dct_dct_2d([8 x i16]* nocapture %buf_2d_in_0, [8 x i16]* nocapture %buf_2d_in_1, [8 x i16]* nocapture %buf_2d_in_2, [8 x i16]* nocapture %buf_2d_in_3, [8 x i16]* nocapture %buf_2d_in_4, [8 x i16]* nocapture %buf_2d_in_5, [8 x i16]* nocapture %buf_2d_in_6, [8 x i16]* nocapture %buf_2d_in_7, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 5>: 0.00ns
ST_5: stg_20 [2/2] 0.00ns
:15  call fastcc void @dct_write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind


 <State 6>: 0.00ns
ST_6: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_6: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_6: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_6: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_6: stg_25 [1/2] 0.00ns
:15  call fastcc void @dct_write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind

ST_6: stg_26 [1/1] 0.00ns
:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xba484293f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xba48429fc0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba4842ab90; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba4842a170; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba48429900; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba48429990; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba4842a200; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba48429a20; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba4842a290; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0xba48429ab0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf_2d_in_0 (alloca              ) [ 0011100]
buf_2d_in_1 (alloca              ) [ 0011100]
buf_2d_in_2 (alloca              ) [ 0011100]
buf_2d_in_3 (alloca              ) [ 0011100]
buf_2d_in_4 (alloca              ) [ 0011100]
buf_2d_in_5 (alloca              ) [ 0011100]
buf_2d_in_6 (alloca              ) [ 0011100]
buf_2d_in_7 (alloca              ) [ 0011100]
buf_2d_out  (alloca              ) [ 0011111]
stg_17      (call                ) [ 0000000]
stg_19      (call                ) [ 0000000]
stg_21      (specdataflowpipeline) [ 0000000]
stg_22      (specbitsmap         ) [ 0000000]
stg_23      (specbitsmap         ) [ 0000000]
stg_24      (spectopmodule       ) [ 0000000]
stg_25      (call                ) [ 0000000]
stg_26      (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_2d"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_write_data"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="buf_2d_in_0_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="buf_2d_in_1_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_2_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_in_3_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buf_2d_in_4_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="buf_2d_in_5_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_in_6_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buf_2d_in_7_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf_2d_out_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_dct_dct_2d_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="10" bw="14" slack="0"/>
<pin id="88" dir="0" index="11" bw="15" slack="0"/>
<pin id="89" dir="0" index="12" bw="15" slack="0"/>
<pin id="90" dir="0" index="13" bw="15" slack="0"/>
<pin id="91" dir="0" index="14" bw="15" slack="0"/>
<pin id="92" dir="0" index="15" bw="15" slack="0"/>
<pin id="93" dir="0" index="16" bw="15" slack="0"/>
<pin id="94" dir="0" index="17" bw="15" slack="0"/>
<pin id="95" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_dct_write_data_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_dct_read_data_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="0" index="3" bw="16" slack="0"/>
<pin id="117" dir="0" index="4" bw="16" slack="0"/>
<pin id="118" dir="0" index="5" bw="16" slack="0"/>
<pin id="119" dir="0" index="6" bw="16" slack="0"/>
<pin id="120" dir="0" index="7" bw="16" slack="0"/>
<pin id="121" dir="0" index="8" bw="16" slack="0"/>
<pin id="122" dir="0" index="9" bw="16" slack="0"/>
<pin id="123" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_16/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="20" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="76" pin=10"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="76" pin=11"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="76" pin=12"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="76" pin=13"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="76" pin=14"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="76" pin=15"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="76" pin=16"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="76" pin=17"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="40" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="44" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="128"><net_src comp="48" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="129"><net_src comp="52" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="130"><net_src comp="56" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="131"><net_src comp="60" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="132"><net_src comp="64" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="133"><net_src comp="68" pin="1"/><net_sink comp="112" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_16 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |    grp_dct_dct_2d_fu_76   |    2    |    8    |  19.53  |   807   |   288   |
|   call   | grp_dct_write_data_fu_105 |    0    |    0    |  1.085  |    43   |    47   |
|          |  grp_dct_read_data_fu_112 |    0    |    0    |  1.085  |    40   |    40   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    2    |    8    |   21.7  |   890   |   375   |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   64   |    4   |
|   buf_2d_in_1   |    0   |   64   |    4   |
|   buf_2d_in_2   |    0   |   64   |    4   |
|   buf_2d_in_3   |    0   |   64   |    4   |
|   buf_2d_in_4   |    0   |   64   |    4   |
|   buf_2d_in_5   |    0   |   64   |    4   |
|   buf_2d_in_6   |    0   |   64   |    4   |
|   buf_2d_in_7   |    0   |   64   |    4   |
|    buf_2d_out   |    2   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    2   |   631  |   48   |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |    8   |   21   |   890  |   375  |
|   Memory  |    2   |    -   |    -   |   631  |   48   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    8   |   21   |  1521  |   423  |
+-----------+--------+--------+--------+--------+--------+
