// Seed: 2399632571
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    inout tri1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6
);
  assign id_3 = 1 - id_5;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  assign modCall_1.id_1 = 0;
  id_8(
      .id_0(1), .id_1(1'd0)
  );
  wire id_9;
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5,
    output supply0 id_6,
    output wand id_7,
    input uwire id_8,
    input wand id_9,
    input uwire id_10,
    output wand id_11,
    input tri id_12,
    input tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    input tri0 id_16
    , id_28,
    input wire id_17,
    input supply0 id_18,
    input uwire id_19,
    output wire id_20,
    input wor id_21,
    input uwire id_22,
    input supply1 id_23,
    output wand id_24,
    input wor id_25,
    input supply0 id_26
);
  assign id_11 = id_23 - 1;
  wire  id_29;
  wire  id_30;
  uwire id_31 = 1;
  module_0 modCall_1 (
      id_8,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
