<stg><name>run_PE</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %ki = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:1 %p_read_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="64">
<![CDATA[
entry:2 %output_reg = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %output_temp_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="output_temp_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:4 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %output_buf5, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:5 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:6 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_14, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:7 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:8 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_12, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
entry:9 %tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %p_read_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %store_ln55 = store i2 0, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln55 = br void %VITIS_LOOP_57_2.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_2.i:0 %ki_3 = load i2 %ki

]]></Node>
<StgValue><ssdm name="ki_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:1 %shl_ln61 = shl i2 %ki_3, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln61"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:2 %icmp_ln55 = icmp_eq  i2 %ki_3, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_57_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_57_2.i:4 %add_ln55 = add i2 %ki_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_57_2.i:5 %br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_57_2.split.i, void %VITIS_LOOP_68_4.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_2.split.i:0 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_57_2.split.i:1 %br_ln57 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:0 %ki_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:1 %store_ln65 = store i2 0, i2 %ki_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i.preheader:2 %br_ln65 = br void %VITIS_LOOP_68_4.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc.i:0 %ci = phi i2 %add_ln57, void %for.inc.split.i, i2 0, void %VITIS_LOOP_57_2.split.i

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="2">
<![CDATA[
for.inc.i:1 %zext_ln59 = zext i2 %ci

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:2 %add_ln59 = add i3 %tmp, i3 %zext_ln59

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i:3 %zext_ln59_1 = zext i3 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %input_buf1_addr = getelementptr i8 %input_buf1, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="input_buf1_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:5 %input_buf_12_addr = getelementptr i8 %input_buf_12, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="input_buf_12_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:6 %weight_buf3_addr = getelementptr i8 %weight_buf3, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="weight_buf3_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %weight_buf_14_addr = getelementptr i8 %weight_buf_14, i64 0, i64 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="weight_buf_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:8 %add_ln61 = add i2 %shl_ln61, i2 %ci

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="2">
<![CDATA[
for.inc.i:9 %zext_ln61 = zext i2 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:10 %output_reg_addr = getelementptr i16 %output_reg, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="output_reg_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:11 %icmp_ln57 = icmp_eq  i2 %ci, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:12 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:13 %add_ln57 = add i2 %ci, i2 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:14 %br_ln57 = br i1 %icmp_ln57, void %for.inc.split.i, void %for.inc20.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:1 %input_buf1_load = load i3 %input_buf1_addr

]]></Node>
<StgValue><ssdm name="input_buf1_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:2 %input_buf_12_load = load i3 %input_buf_12_addr

]]></Node>
<StgValue><ssdm name="input_buf_12_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:5 %weight_buf3_load = load i3 %weight_buf3_addr

]]></Node>
<StgValue><ssdm name="weight_buf3_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:6 %weight_buf_14_load = load i3 %weight_buf_14_addr

]]></Node>
<StgValue><ssdm name="weight_buf_14_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.i:0 %store_ln55 = store i2 %add_ln55, i2 %ki

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i:1 %br_ln55 = br void %VITIS_LOOP_57_2.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:0 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:1 %input_buf1_load = load i3 %input_buf1_addr

]]></Node>
<StgValue><ssdm name="input_buf1_load"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:2 %input_buf_12_load = load i3 %input_buf_12_addr

]]></Node>
<StgValue><ssdm name="input_buf_12_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="2">
<![CDATA[
for.inc.split.i:3 %data = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %input_buf1_load, i8 %input_buf_12_load, i2 %ki_3

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split.i:4 %sext_ln32 = sext i8 %data

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:5 %weight_buf3_load = load i3 %weight_buf3_addr

]]></Node>
<StgValue><ssdm name="weight_buf3_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split.i:6 %weight_buf_14_load = load i3 %weight_buf_14_addr

]]></Node>
<StgValue><ssdm name="weight_buf_14_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="2">
<![CDATA[
for.inc.split.i:7 %weight = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %weight_buf3_load, i8 %weight_buf_14_load, i2 %ki_3

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
for.inc.split.i:8 %sext_ln33 = sext i8 %weight

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split.i:9 %mul_ln61 = mul i16 %sext_ln33, i16 %sext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
for.inc.split.i:10 %store_ln61 = store i16 %mul_ln61, i2 %output_reg_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:11 %br_ln57 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i:0 %ki_4 = load i2 %ki_1

]]></Node>
<StgValue><ssdm name="ki_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:1 %zext_ln65 = zext i2 %ki_4

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:2 %shl_ln77 = shl i2 %ki_4, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln77"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:3 %zext_ln77 = zext i2 %shl_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_68_4.i:4 %output_buf5_addr = getelementptr i32 %output_buf5, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="output_buf5_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:5 %icmp_ln65 = icmp_eq  i2 %ki_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_68_4.i:6 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_68_4.i:7 %add_ln65 = add i2 %ki_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_68_4.i:8 %br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_68_4.split.i, void %run_PE.exit

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_68_4.split.i:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_68_4.split.i:1 %br_ln68 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
run_PE.exit:0 %ret_ln125 = ret

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc37.i:0 %ci_1 = phi i2 %add_ln68, void %for.inc37.split.i, i2 0, void %VITIS_LOOP_68_4.split.i

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
for.inc37.i:1 %sum = phi i17 %sum_1, void %for.inc37.split.i, i17 0, void %VITIS_LOOP_68_4.split.i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:2 %add_ln70 = add i2 %shl_ln77, i2 %ci_1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="2">
<![CDATA[
for.inc37.i:3 %zext_ln70 = zext i2 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.i:4 %output_reg_addr_1 = getelementptr i16 %output_reg, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="output_reg_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:5 %icmp_ln68 = icmp_eq  i2 %ci_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.i:6 %empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc37.i:7 %add_ln68 = add i2 %ci_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i:8 %br_ln68 = br i1 %icmp_ln68, void %for.inc37.split.i, void %for.inc53.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="2">
<![CDATA[
for.inc37.split.i:1 %output_reg_load = load i2 %output_reg_addr_1

]]></Node>
<StgValue><ssdm name="output_reg_load"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.i:1 %output_temp_0_addr = getelementptr i32 %output_temp_0, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="output_temp_0_addr"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1">
<![CDATA[
for.inc53.i:2 %temp = load i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.i:6 %store_ln65 = store i2 %add_ln65, i2 %ki_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.split.i:0 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="2">
<![CDATA[
for.inc37.split.i:1 %output_reg_load = load i2 %output_reg_addr_1

]]></Node>
<StgValue><ssdm name="output_reg_load"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="16">
<![CDATA[
for.inc37.split.i:2 %output_reg_load_cast1_i = sext i16 %output_reg_load

]]></Node>
<StgValue><ssdm name="output_reg_load_cast1_i"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc37.split.i:3 %sum_1 = add i17 %output_reg_load_cast1_i, i17 %sum

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
for.inc37.split.i:4 %br_ln68 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="17">
<![CDATA[
for.inc53.i:0 %sext_ln68 = sext i17 %sum

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1">
<![CDATA[
for.inc53.i:2 %temp = load i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc53.i:3 %add_ln75 = add i32 %temp, i32 %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc53.i:4 %store_ln75 = store i32 %add_ln75, i1 %output_temp_0_addr

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
for.inc53.i:5 %store_ln77 = store i32 %add_ln75, i2 %output_buf5_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.i:7 %br_ln65 = br void %VITIS_LOOP_68_4.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="input_buf1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="input_buf_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_buf_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="weight_buf3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_buf3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="weight_buf_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weight_buf_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="output_buf5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_buf5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="122" from="StgValue_121" to="ki" fromId="121" toId="9">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_auto.i2" to="p_read_1" fromId="123" toId="10">
</dataflow>
<dataflow id="125" from="p_read" to="p_read_1" fromId="120" toId="10">
</dataflow>
<dataflow id="127" from="StgValue_126" to="output_reg" fromId="126" toId="11">
</dataflow>
<dataflow id="128" from="StgValue_126" to="output_temp_0" fromId="126" toId="12">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="129" toId="13">
</dataflow>
<dataflow id="131" from="output_buf5" to="specstablecontent_ln0" fromId="119" toId="13">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specstablecontent_ln0" fromId="132" toId="13">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="135" from="weight_buf3" to="specstablecontent_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_132" to="specstablecontent_ln0" fromId="132" toId="14">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="129" toId="15">
</dataflow>
<dataflow id="138" from="weight_buf_14" to="specstablecontent_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="139" from="StgValue_132" to="specstablecontent_ln0" fromId="132" toId="15">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="129" toId="16">
</dataflow>
<dataflow id="141" from="input_buf1" to="specstablecontent_ln0" fromId="115" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_132" to="specstablecontent_ln0" fromId="132" toId="16">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecStableContent" to="specstablecontent_ln0" fromId="129" toId="17">
</dataflow>
<dataflow id="144" from="input_buf_12" to="specstablecontent_ln0" fromId="116" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_132" to="specstablecontent_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp" fromId="146" toId="18">
</dataflow>
<dataflow id="148" from="p_read_1" to="tmp" fromId="10" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp" fromId="149" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_151" to="store_ln55" fromId="151" toId="19">
</dataflow>
<dataflow id="153" from="ki" to="store_ln55" fromId="9" toId="19">
</dataflow>
<dataflow id="154" from="ki" to="ki_3" fromId="9" toId="21">
</dataflow>
<dataflow id="155" from="ki_3" to="shl_ln61" fromId="21" toId="22">
</dataflow>
<dataflow id="157" from="StgValue_156" to="shl_ln61" fromId="156" toId="22">
</dataflow>
<dataflow id="158" from="ki_3" to="icmp_ln55" fromId="21" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_159" to="icmp_ln55" fromId="159" toId="23">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="161" toId="24">
</dataflow>
<dataflow id="164" from="StgValue_163" to="empty" fromId="163" toId="24">
</dataflow>
<dataflow id="165" from="StgValue_163" to="empty" fromId="163" toId="24">
</dataflow>
<dataflow id="166" from="StgValue_163" to="empty" fromId="163" toId="24">
</dataflow>
<dataflow id="167" from="ki_3" to="add_ln55" fromId="21" toId="25">
</dataflow>
<dataflow id="168" from="StgValue_156" to="add_ln55" fromId="156" toId="25">
</dataflow>
<dataflow id="169" from="icmp_ln55" to="br_ln55" fromId="23" toId="26">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopName" to="specloopname_ln55" fromId="170" toId="27">
</dataflow>
<dataflow id="173" from="empty_18" to="specloopname_ln55" fromId="172" toId="27">
</dataflow>
<dataflow id="174" from="StgValue_121" to="ki_1" fromId="121" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_151" to="store_ln65" fromId="151" toId="30">
</dataflow>
<dataflow id="176" from="ki_1" to="store_ln65" fromId="29" toId="30">
</dataflow>
<dataflow id="177" from="add_ln57" to="ci" fromId="45" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln57" to="ci" fromId="64" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="179" from="StgValue_151" to="ci" fromId="151" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="br_ln57" to="ci" fromId="28" toId="32">
</dataflow>
<dataflow id="181" from="ci" to="zext_ln59" fromId="32" toId="33">
</dataflow>
<dataflow id="182" from="tmp" to="add_ln59" fromId="18" toId="34">
</dataflow>
<dataflow id="183" from="zext_ln59" to="add_ln59" fromId="33" toId="34">
</dataflow>
<dataflow id="184" from="add_ln59" to="zext_ln59_1" fromId="34" toId="35">
</dataflow>
<dataflow id="185" from="input_buf1" to="input_buf1_addr" fromId="115" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_186" to="input_buf1_addr" fromId="186" toId="36">
</dataflow>
<dataflow id="188" from="zext_ln59_1" to="input_buf1_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="189" from="input_buf_12" to="input_buf_12_addr" fromId="116" toId="37">
</dataflow>
<dataflow id="190" from="StgValue_186" to="input_buf_12_addr" fromId="186" toId="37">
</dataflow>
<dataflow id="191" from="zext_ln59_1" to="input_buf_12_addr" fromId="35" toId="37">
</dataflow>
<dataflow id="192" from="weight_buf3" to="weight_buf3_addr" fromId="117" toId="38">
</dataflow>
<dataflow id="193" from="StgValue_186" to="weight_buf3_addr" fromId="186" toId="38">
</dataflow>
<dataflow id="194" from="zext_ln59_1" to="weight_buf3_addr" fromId="35" toId="38">
</dataflow>
<dataflow id="195" from="weight_buf_14" to="weight_buf_14_addr" fromId="118" toId="39">
</dataflow>
<dataflow id="196" from="StgValue_186" to="weight_buf_14_addr" fromId="186" toId="39">
</dataflow>
<dataflow id="197" from="zext_ln59_1" to="weight_buf_14_addr" fromId="35" toId="39">
</dataflow>
<dataflow id="198" from="shl_ln61" to="add_ln61" fromId="22" toId="40">
</dataflow>
<dataflow id="199" from="ci" to="add_ln61" fromId="32" toId="40">
</dataflow>
<dataflow id="200" from="add_ln61" to="zext_ln61" fromId="40" toId="41">
</dataflow>
<dataflow id="201" from="output_reg" to="output_reg_addr" fromId="11" toId="42">
</dataflow>
<dataflow id="202" from="StgValue_186" to="output_reg_addr" fromId="186" toId="42">
</dataflow>
<dataflow id="203" from="zext_ln61" to="output_reg_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="204" from="ci" to="icmp_ln57" fromId="32" toId="43">
</dataflow>
<dataflow id="205" from="StgValue_159" to="icmp_ln57" fromId="159" toId="43">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="161" toId="44">
</dataflow>
<dataflow id="207" from="StgValue_163" to="empty_33" fromId="163" toId="44">
</dataflow>
<dataflow id="208" from="StgValue_163" to="empty_33" fromId="163" toId="44">
</dataflow>
<dataflow id="209" from="StgValue_163" to="empty_33" fromId="163" toId="44">
</dataflow>
<dataflow id="210" from="ci" to="add_ln57" fromId="32" toId="45">
</dataflow>
<dataflow id="211" from="StgValue_156" to="add_ln57" fromId="156" toId="45">
</dataflow>
<dataflow id="212" from="icmp_ln57" to="br_ln57" fromId="43" toId="46">
</dataflow>
<dataflow id="213" from="input_buf1_addr" to="input_buf1_load" fromId="36" toId="47">
</dataflow>
<dataflow id="214" from="input_buf_12_addr" to="input_buf_12_load" fromId="37" toId="48">
</dataflow>
<dataflow id="215" from="weight_buf3_addr" to="weight_buf3_load" fromId="38" toId="49">
</dataflow>
<dataflow id="216" from="weight_buf_14_addr" to="weight_buf_14_load" fromId="39" toId="50">
</dataflow>
<dataflow id="217" from="add_ln55" to="store_ln55" fromId="25" toId="51">
</dataflow>
<dataflow id="218" from="ki" to="store_ln55" fromId="9" toId="51">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopName" to="specloopname_ln57" fromId="170" toId="53">
</dataflow>
<dataflow id="221" from="empty_17" to="specloopname_ln57" fromId="220" toId="53">
</dataflow>
<dataflow id="222" from="input_buf1_addr" to="input_buf1_load" fromId="36" toId="54">
</dataflow>
<dataflow id="223" from="input_buf_12_addr" to="input_buf_12_load" fromId="37" toId="55">
</dataflow>
<dataflow id="225" from="_ssdm_op_Mux.ap_auto.2i8.i2" to="data" fromId="224" toId="56">
</dataflow>
<dataflow id="226" from="input_buf1_load" to="data" fromId="54" toId="56">
</dataflow>
<dataflow id="227" from="input_buf_12_load" to="data" fromId="55" toId="56">
</dataflow>
<dataflow id="228" from="ki_3" to="data" fromId="21" toId="56">
</dataflow>
<dataflow id="229" from="data" to="sext_ln32" fromId="56" toId="57">
</dataflow>
<dataflow id="230" from="weight_buf3_addr" to="weight_buf3_load" fromId="38" toId="58">
</dataflow>
<dataflow id="231" from="weight_buf_14_addr" to="weight_buf_14_load" fromId="39" toId="59">
</dataflow>
<dataflow id="232" from="_ssdm_op_Mux.ap_auto.2i8.i2" to="weight" fromId="224" toId="60">
</dataflow>
<dataflow id="233" from="weight_buf3_load" to="weight" fromId="58" toId="60">
</dataflow>
<dataflow id="234" from="weight_buf_14_load" to="weight" fromId="59" toId="60">
</dataflow>
<dataflow id="235" from="ki_3" to="weight" fromId="21" toId="60">
</dataflow>
<dataflow id="236" from="weight" to="sext_ln33" fromId="60" toId="61">
</dataflow>
<dataflow id="237" from="sext_ln33" to="mul_ln61" fromId="61" toId="62">
</dataflow>
<dataflow id="238" from="sext_ln32" to="mul_ln61" fromId="57" toId="62">
</dataflow>
<dataflow id="239" from="mul_ln61" to="store_ln61" fromId="62" toId="63">
</dataflow>
<dataflow id="240" from="output_reg_addr" to="store_ln61" fromId="42" toId="63">
</dataflow>
<dataflow id="241" from="ki_1" to="ki_4" fromId="29" toId="65">
</dataflow>
<dataflow id="242" from="ki_4" to="zext_ln65" fromId="65" toId="66">
</dataflow>
<dataflow id="243" from="ki_4" to="shl_ln77" fromId="65" toId="67">
</dataflow>
<dataflow id="244" from="StgValue_156" to="shl_ln77" fromId="156" toId="67">
</dataflow>
<dataflow id="245" from="shl_ln77" to="zext_ln77" fromId="67" toId="68">
</dataflow>
<dataflow id="246" from="output_buf5" to="output_buf5_addr" fromId="119" toId="69">
</dataflow>
<dataflow id="247" from="StgValue_186" to="output_buf5_addr" fromId="186" toId="69">
</dataflow>
<dataflow id="248" from="zext_ln77" to="output_buf5_addr" fromId="68" toId="69">
</dataflow>
<dataflow id="249" from="ki_4" to="icmp_ln65" fromId="65" toId="70">
</dataflow>
<dataflow id="250" from="StgValue_159" to="icmp_ln65" fromId="159" toId="70">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="161" toId="71">
</dataflow>
<dataflow id="252" from="StgValue_163" to="empty_34" fromId="163" toId="71">
</dataflow>
<dataflow id="253" from="StgValue_163" to="empty_34" fromId="163" toId="71">
</dataflow>
<dataflow id="254" from="StgValue_163" to="empty_34" fromId="163" toId="71">
</dataflow>
<dataflow id="255" from="ki_4" to="add_ln65" fromId="65" toId="72">
</dataflow>
<dataflow id="256" from="StgValue_156" to="add_ln65" fromId="156" toId="72">
</dataflow>
<dataflow id="257" from="icmp_ln65" to="br_ln65" fromId="70" toId="73">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="170" toId="74">
</dataflow>
<dataflow id="260" from="empty_16" to="specloopname_ln67" fromId="259" toId="74">
</dataflow>
<dataflow id="261" from="add_ln68" to="ci_1" fromId="84" toId="77">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="br_ln68" to="ci_1" fromId="94" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="263" from="StgValue_151" to="ci_1" fromId="151" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="br_ln68" to="ci_1" fromId="75" toId="77">
</dataflow>
<dataflow id="265" from="sum_1" to="sum" fromId="93" toId="78">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln68" to="sum" fromId="94" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="268" from="StgValue_267" to="sum" fromId="267" toId="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="269" from="br_ln68" to="sum" fromId="75" toId="78">
</dataflow>
<dataflow id="270" from="shl_ln77" to="add_ln70" fromId="67" toId="79">
</dataflow>
<dataflow id="271" from="ci_1" to="add_ln70" fromId="77" toId="79">
</dataflow>
<dataflow id="272" from="add_ln70" to="zext_ln70" fromId="79" toId="80">
</dataflow>
<dataflow id="273" from="output_reg" to="output_reg_addr_1" fromId="11" toId="81">
</dataflow>
<dataflow id="274" from="StgValue_186" to="output_reg_addr_1" fromId="186" toId="81">
</dataflow>
<dataflow id="275" from="zext_ln70" to="output_reg_addr_1" fromId="80" toId="81">
</dataflow>
<dataflow id="276" from="ci_1" to="icmp_ln68" fromId="77" toId="82">
</dataflow>
<dataflow id="277" from="StgValue_159" to="icmp_ln68" fromId="159" toId="82">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="161" toId="83">
</dataflow>
<dataflow id="279" from="StgValue_163" to="empty_35" fromId="163" toId="83">
</dataflow>
<dataflow id="280" from="StgValue_163" to="empty_35" fromId="163" toId="83">
</dataflow>
<dataflow id="281" from="StgValue_163" to="empty_35" fromId="163" toId="83">
</dataflow>
<dataflow id="282" from="ci_1" to="add_ln68" fromId="77" toId="84">
</dataflow>
<dataflow id="283" from="StgValue_156" to="add_ln68" fromId="156" toId="84">
</dataflow>
<dataflow id="284" from="icmp_ln68" to="br_ln68" fromId="82" toId="85">
</dataflow>
<dataflow id="285" from="output_reg_addr_1" to="output_reg_load" fromId="81" toId="86">
</dataflow>
<dataflow id="286" from="output_temp_0" to="output_temp_0_addr" fromId="12" toId="87">
</dataflow>
<dataflow id="287" from="StgValue_186" to="output_temp_0_addr" fromId="186" toId="87">
</dataflow>
<dataflow id="288" from="zext_ln65" to="output_temp_0_addr" fromId="66" toId="87">
</dataflow>
<dataflow id="289" from="output_temp_0_addr" to="temp" fromId="87" toId="88">
</dataflow>
<dataflow id="290" from="add_ln65" to="store_ln65" fromId="72" toId="89">
</dataflow>
<dataflow id="291" from="ki_1" to="store_ln65" fromId="29" toId="89">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="170" toId="90">
</dataflow>
<dataflow id="294" from="empty_15" to="specloopname_ln67" fromId="293" toId="90">
</dataflow>
<dataflow id="295" from="output_reg_addr_1" to="output_reg_load" fromId="81" toId="91">
</dataflow>
<dataflow id="296" from="output_reg_load" to="output_reg_load_cast1_i" fromId="91" toId="92">
</dataflow>
<dataflow id="297" from="output_reg_load_cast1_i" to="sum_1" fromId="92" toId="93">
</dataflow>
<dataflow id="298" from="sum" to="sum_1" fromId="78" toId="93">
</dataflow>
<dataflow id="299" from="sum" to="sext_ln68" fromId="78" toId="95">
</dataflow>
<dataflow id="300" from="output_temp_0_addr" to="temp" fromId="87" toId="96">
</dataflow>
<dataflow id="301" from="temp" to="add_ln75" fromId="96" toId="97">
</dataflow>
<dataflow id="302" from="sext_ln68" to="add_ln75" fromId="95" toId="97">
</dataflow>
<dataflow id="303" from="add_ln75" to="store_ln75" fromId="97" toId="98">
</dataflow>
<dataflow id="304" from="output_temp_0_addr" to="store_ln75" fromId="87" toId="98">
</dataflow>
<dataflow id="305" from="add_ln75" to="store_ln77" fromId="97" toId="99">
</dataflow>
<dataflow id="306" from="output_buf5_addr" to="store_ln77" fromId="69" toId="99">
</dataflow>
<dataflow id="307" from="icmp_ln55" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="308" from="icmp_ln57" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="309" from="icmp_ln65" to="StgValue_5" fromId="70" toId="5">
</dataflow>
<dataflow id="310" from="icmp_ln68" to="StgValue_6" fromId="82" toId="6">
</dataflow>
</dataflows>


</stg>
