<html>
<head>
<TITLE>HTML file for equations </TITLE>
</head>
<body>
<p>
-- Copyright (C) 2023  Intel Corporation. All rights reserved.<br>
-- Your use of Intel Corporation's design tools, logic functions <br>
-- and other software and tools, and any partner logic <br>
-- functions, and any output files from any of the foregoing <br>
-- (including device programming or simulation files), and any <br>
-- associated documentation or information are expressly subject <br>
-- to the terms and conditions of the Intel Program License <br>
-- Subscription Agreement, the Intel Quartus Prime License Agreement,<br>
-- the Intel FPGA IP License Agreement, or other applicable license<br>
-- agreement, including, without limitation, that your use is for<br>
-- the sole purpose of programming logic devices manufactured by<br>
-- Intel and sold by Intel or its authorized distributors.  Please<br>
-- refer to the applicable agreement for further details, at<br>
-- https://fpgasoftware.intel.com/eula.<br>
<P> --N1_tdo_crc_len_reg[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[0]">N1_tdo_crc_len_reg[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L334">N1L334</A>, <A HREF="#N1_tdo_crc_len_reg[1]">N1_tdo_crc_len_reg[1]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --T1_WORD_SR[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]
<P> --register power-up is low

<P><A NAME="T1_WORD_SR[0]">T1_WORD_SR[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L16">T1L16</A>, <A HREF="#T1_WORD_SR[1]">T1_WORD_SR[1]</A>, <A HREF="#T1L24">T1L24</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#T1L25">T1L25</A>);


<P> --N1L334 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~32
<P><A NAME="N1L334">N1L334</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[0]">N1_tdo_crc_len_reg[0]</A>, GND);

<P> --N1L335 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~33
<P><A NAME="N1L335">N1L335</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[0]">N1_tdo_crc_len_reg[0]</A>);


<P> --N1_tdo_crc_len_reg[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[1]">N1_tdo_crc_len_reg[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L337">N1L337</A>, <A HREF="#N1_tdo_crc_len_reg[2]">N1_tdo_crc_len_reg[2]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[2]">N1_tdo_crc_len_reg[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L340">N1L340</A>, <A HREF="#N1_tdo_crc_len_reg[3]">N1_tdo_crc_len_reg[3]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[3]">N1_tdo_crc_len_reg[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L343">N1L343</A>, <A HREF="#N1_tdo_crc_len_reg[4]">N1_tdo_crc_len_reg[4]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[4]">N1_tdo_crc_len_reg[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L346">N1L346</A>, <A HREF="#N1_tdo_crc_len_reg[5]">N1_tdo_crc_len_reg[5]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[5]">N1_tdo_crc_len_reg[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L349">N1L349</A>, <A HREF="#N1_tdo_crc_len_reg[6]">N1_tdo_crc_len_reg[6]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[6]">N1_tdo_crc_len_reg[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L352">N1L352</A>, <A HREF="#N1_tdo_crc_len_reg[7]">N1_tdo_crc_len_reg[7]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[7]">N1_tdo_crc_len_reg[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L355">N1L355</A>, <A HREF="#N1_tdo_crc_len_reg[8]">N1_tdo_crc_len_reg[8]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[8]">N1_tdo_crc_len_reg[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L358">N1L358</A>, <A HREF="#N1_tdo_crc_len_reg[9]">N1_tdo_crc_len_reg[9]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[9]">N1_tdo_crc_len_reg[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L361">N1L361</A>, <A HREF="#N1_tdo_crc_len_reg[10]">N1_tdo_crc_len_reg[10]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[10]">N1_tdo_crc_len_reg[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L364">N1L364</A>, <A HREF="#N1_tdo_crc_len_reg[11]">N1_tdo_crc_len_reg[11]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[11]">N1_tdo_crc_len_reg[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L367">N1L367</A>, <A HREF="#N1_tdo_crc_len_reg[12]">N1_tdo_crc_len_reg[12]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[12]">N1_tdo_crc_len_reg[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L370">N1L370</A>, <A HREF="#N1_tdo_crc_len_reg[13]">N1_tdo_crc_len_reg[13]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[13]">N1_tdo_crc_len_reg[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L373">N1L373</A>, <A HREF="#N1_tdo_crc_len_reg[14]">N1_tdo_crc_len_reg[14]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[14]">N1_tdo_crc_len_reg[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L376">N1L376</A>, <A HREF="#N1_tdo_crc_len_reg[15]">N1_tdo_crc_len_reg[15]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[15]">N1_tdo_crc_len_reg[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L379">N1L379</A>, <A HREF="#N1_tdo_crc_len_reg[16]">N1_tdo_crc_len_reg[16]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[16]">N1_tdo_crc_len_reg[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L382">N1L382</A>, <A HREF="#N1_tdo_crc_len_reg[17]">N1_tdo_crc_len_reg[17]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[17]">N1_tdo_crc_len_reg[17]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L385">N1L385</A>, <A HREF="#N1_tdo_crc_len_reg[18]">N1_tdo_crc_len_reg[18]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[18]">N1_tdo_crc_len_reg[18]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L388">N1L388</A>, <A HREF="#N1_tdo_crc_len_reg[19]">N1_tdo_crc_len_reg[19]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[19]">N1_tdo_crc_len_reg[19]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L391">N1L391</A>, <A HREF="#N1_tdo_crc_len_reg[20]">N1_tdo_crc_len_reg[20]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[20]">N1_tdo_crc_len_reg[20]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L395">N1L395</A>, <A HREF="#N1_tdo_crc_len_reg[21]">N1_tdo_crc_len_reg[21]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[21]">N1_tdo_crc_len_reg[21]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L398">N1L398</A>, <A HREF="#N1_tdo_crc_len_reg[22]">N1_tdo_crc_len_reg[22]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[22]">N1_tdo_crc_len_reg[22]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L401">N1L401</A>, <A HREF="#N1_tdo_crc_len_reg[23]">N1_tdo_crc_len_reg[23]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[23]">N1_tdo_crc_len_reg[23]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L404">N1L404</A>, <A HREF="#N1_tdo_crc_len_reg[24]">N1_tdo_crc_len_reg[24]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[24]">N1_tdo_crc_len_reg[24]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L407">N1L407</A>, <A HREF="#N1_tdo_crc_len_reg[25]">N1_tdo_crc_len_reg[25]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[25]">N1_tdo_crc_len_reg[25]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L410">N1L410</A>, <A HREF="#N1_tdo_crc_len_reg[26]">N1_tdo_crc_len_reg[26]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[26]">N1_tdo_crc_len_reg[26]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L413">N1L413</A>, <A HREF="#N1_tdo_crc_len_reg[27]">N1_tdo_crc_len_reg[27]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[27]">N1_tdo_crc_len_reg[27]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L416">N1L416</A>, <A HREF="#N1_tdo_crc_len_reg[28]">N1_tdo_crc_len_reg[28]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[28]">N1_tdo_crc_len_reg[28]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L419">N1L419</A>, <A HREF="#N1_tdo_crc_len_reg[29]">N1_tdo_crc_len_reg[29]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[29]">N1_tdo_crc_len_reg[29]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L422">N1L422</A>, <A HREF="#N1_tdo_crc_len_reg[30]">N1_tdo_crc_len_reg[30]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[30]">N1_tdo_crc_len_reg[30]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L425">N1L425</A>, <A HREF="#N1_tdo_crc_len_reg[31]">N1_tdo_crc_len_reg[31]</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --N1_tdo_crc_len_reg[31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_len_reg[31]">N1_tdo_crc_len_reg[31]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L428">N1L428</A>, <A HREF="#B1_tdi">B1_tdi</A>, <A HREF="#N1L319">N1L319</A>, <A HREF="#N1L320">N1L320</A>, !<A HREF="#N1L394">N1L394</A>);


<P> --BB1_counter_reg_bit[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="BB1_counter_reg_bit[0]">BB1_counter_reg_bit[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#BB1_counter_comb_bita0">BB1_counter_comb_bita0</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#BB1L19">BB1L19</A>);


<P> --BB1_counter_reg_bit[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="BB1_counter_reg_bit[4]">BB1_counter_reg_bit[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#BB1_counter_comb_bita4">BB1_counter_comb_bita4</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#BB1L19">BB1L19</A>);


<P> --BB1_counter_reg_bit[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="BB1_counter_reg_bit[3]">BB1_counter_reg_bit[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#BB1_counter_comb_bita3">BB1_counter_comb_bita3</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#BB1L19">BB1L19</A>);


<P> --BB1_counter_reg_bit[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="BB1_counter_reg_bit[1]">BB1_counter_reg_bit[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#BB1_counter_comb_bita1">BB1_counter_comb_bita1</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#BB1L19">BB1L19</A>);


<P> --BB1_counter_reg_bit[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="BB1_counter_reg_bit[2]">BB1_counter_reg_bit[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#BB1_counter_comb_bita2">BB1_counter_comb_bita2</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#BB1L19">BB1L19</A>);


<P> --T1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~0
<P><A NAME="T1L16">T1L16</A> = AMPP_FUNCTION(<A HREF="#T1L30">T1L30</A>, <A HREF="#T1L32">T1L32</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>);


<P> --T1_WORD_SR[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]
<P> --register power-up is low

<P><A NAME="T1_WORD_SR[1]">T1_WORD_SR[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L19">T1L19</A>, <A HREF="#T1_WORD_SR[2]">T1_WORD_SR[2]</A>, <A HREF="#T1L24">T1L24</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#T1L25">T1L25</A>);


<P> --N1L337 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]~35
<P><A NAME="N1L337">N1L337</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[1]">N1_tdo_crc_len_reg[1]</A>, GND, <A HREF="#N1L335">N1L335</A>);

<P> --N1L338 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]~36
<P><A NAME="N1L338">N1L338</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[1]">N1_tdo_crc_len_reg[1]</A>, <A HREF="#N1L335">N1L335</A>);


<P> --N1L340 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]~37
<P><A NAME="N1L340">N1L340</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[2]">N1_tdo_crc_len_reg[2]</A>, GND, <A HREF="#N1L338">N1L338</A>);

<P> --N1L341 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]~38
<P><A NAME="N1L341">N1L341</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[2]">N1_tdo_crc_len_reg[2]</A>, <A HREF="#N1L338">N1L338</A>);


<P> --N1L343 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]~39
<P><A NAME="N1L343">N1L343</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[3]">N1_tdo_crc_len_reg[3]</A>, GND, <A HREF="#N1L341">N1L341</A>);

<P> --N1L344 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]~40
<P><A NAME="N1L344">N1L344</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[3]">N1_tdo_crc_len_reg[3]</A>, <A HREF="#N1L341">N1L341</A>);


<P> --N1L346 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]~41
<P><A NAME="N1L346">N1L346</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[4]">N1_tdo_crc_len_reg[4]</A>, GND, <A HREF="#N1L344">N1L344</A>);

<P> --N1L347 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]~42
<P><A NAME="N1L347">N1L347</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[4]">N1_tdo_crc_len_reg[4]</A>, <A HREF="#N1L344">N1L344</A>);


<P> --N1L349 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]~43
<P><A NAME="N1L349">N1L349</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[5]">N1_tdo_crc_len_reg[5]</A>, GND, <A HREF="#N1L347">N1L347</A>);

<P> --N1L350 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]~44
<P><A NAME="N1L350">N1L350</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[5]">N1_tdo_crc_len_reg[5]</A>, <A HREF="#N1L347">N1L347</A>);


<P> --N1L352 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]~45
<P><A NAME="N1L352">N1L352</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[6]">N1_tdo_crc_len_reg[6]</A>, GND, <A HREF="#N1L350">N1L350</A>);

<P> --N1L353 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]~46
<P><A NAME="N1L353">N1L353</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[6]">N1_tdo_crc_len_reg[6]</A>, <A HREF="#N1L350">N1L350</A>);


<P> --N1L355 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]~47
<P><A NAME="N1L355">N1L355</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[7]">N1_tdo_crc_len_reg[7]</A>, GND, <A HREF="#N1L353">N1L353</A>);

<P> --N1L356 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]~48
<P><A NAME="N1L356">N1L356</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[7]">N1_tdo_crc_len_reg[7]</A>, <A HREF="#N1L353">N1L353</A>);


<P> --N1L358 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~49
<P><A NAME="N1L358">N1L358</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[8]">N1_tdo_crc_len_reg[8]</A>, GND, <A HREF="#N1L356">N1L356</A>);

<P> --N1L359 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~50
<P><A NAME="N1L359">N1L359</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[8]">N1_tdo_crc_len_reg[8]</A>, <A HREF="#N1L356">N1L356</A>);


<P> --N1L361 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~51
<P><A NAME="N1L361">N1L361</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[9]">N1_tdo_crc_len_reg[9]</A>, GND, <A HREF="#N1L359">N1L359</A>);

<P> --N1L362 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]~52
<P><A NAME="N1L362">N1L362</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[9]">N1_tdo_crc_len_reg[9]</A>, <A HREF="#N1L359">N1L359</A>);


<P> --N1L364 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~53
<P><A NAME="N1L364">N1L364</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[10]">N1_tdo_crc_len_reg[10]</A>, GND, <A HREF="#N1L362">N1L362</A>);

<P> --N1L365 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~54
<P><A NAME="N1L365">N1L365</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[10]">N1_tdo_crc_len_reg[10]</A>, <A HREF="#N1L362">N1L362</A>);


<P> --N1L367 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~55
<P><A NAME="N1L367">N1L367</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[11]">N1_tdo_crc_len_reg[11]</A>, GND, <A HREF="#N1L365">N1L365</A>);

<P> --N1L368 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~56
<P><A NAME="N1L368">N1L368</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[11]">N1_tdo_crc_len_reg[11]</A>, <A HREF="#N1L365">N1L365</A>);


<P> --N1L370 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]~57
<P><A NAME="N1L370">N1L370</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[12]">N1_tdo_crc_len_reg[12]</A>, GND, <A HREF="#N1L368">N1L368</A>);

<P> --N1L371 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]~58
<P><A NAME="N1L371">N1L371</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[12]">N1_tdo_crc_len_reg[12]</A>, <A HREF="#N1L368">N1L368</A>);


<P> --N1L373 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]~59
<P><A NAME="N1L373">N1L373</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[13]">N1_tdo_crc_len_reg[13]</A>, GND, <A HREF="#N1L371">N1L371</A>);

<P> --N1L374 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]~60
<P><A NAME="N1L374">N1L374</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[13]">N1_tdo_crc_len_reg[13]</A>, <A HREF="#N1L371">N1L371</A>);


<P> --N1L376 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~61
<P><A NAME="N1L376">N1L376</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[14]">N1_tdo_crc_len_reg[14]</A>, GND, <A HREF="#N1L374">N1L374</A>);

<P> --N1L377 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]~62
<P><A NAME="N1L377">N1L377</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[14]">N1_tdo_crc_len_reg[14]</A>, <A HREF="#N1L374">N1L374</A>);


<P> --N1L379 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~63
<P><A NAME="N1L379">N1L379</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[15]">N1_tdo_crc_len_reg[15]</A>, GND, <A HREF="#N1L377">N1L377</A>);

<P> --N1L380 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]~64
<P><A NAME="N1L380">N1L380</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[15]">N1_tdo_crc_len_reg[15]</A>, <A HREF="#N1L377">N1L377</A>);


<P> --N1L382 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~65
<P><A NAME="N1L382">N1L382</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[16]">N1_tdo_crc_len_reg[16]</A>, GND, <A HREF="#N1L380">N1L380</A>);

<P> --N1L383 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~66
<P><A NAME="N1L383">N1L383</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[16]">N1_tdo_crc_len_reg[16]</A>, <A HREF="#N1L380">N1L380</A>);


<P> --N1L385 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~67
<P><A NAME="N1L385">N1L385</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[17]">N1_tdo_crc_len_reg[17]</A>, GND, <A HREF="#N1L383">N1L383</A>);

<P> --N1L386 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~68
<P><A NAME="N1L386">N1L386</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[17]">N1_tdo_crc_len_reg[17]</A>, <A HREF="#N1L383">N1L383</A>);


<P> --N1L388 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~69
<P><A NAME="N1L388">N1L388</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[18]">N1_tdo_crc_len_reg[18]</A>, GND, <A HREF="#N1L386">N1L386</A>);

<P> --N1L389 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]~70
<P><A NAME="N1L389">N1L389</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[18]">N1_tdo_crc_len_reg[18]</A>, <A HREF="#N1L386">N1L386</A>);


<P> --N1L391 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]~71
<P><A NAME="N1L391">N1L391</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[19]">N1_tdo_crc_len_reg[19]</A>, GND, <A HREF="#N1L389">N1L389</A>);

<P> --N1L392 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]~72
<P><A NAME="N1L392">N1L392</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[19]">N1_tdo_crc_len_reg[19]</A>, <A HREF="#N1L389">N1L389</A>);


<P> --N1L395 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~73
<P><A NAME="N1L395">N1L395</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[20]">N1_tdo_crc_len_reg[20]</A>, GND, <A HREF="#N1L392">N1L392</A>);

<P> --N1L396 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~74
<P><A NAME="N1L396">N1L396</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[20]">N1_tdo_crc_len_reg[20]</A>, <A HREF="#N1L392">N1L392</A>);


<P> --N1L398 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~75
<P><A NAME="N1L398">N1L398</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[21]">N1_tdo_crc_len_reg[21]</A>, GND, <A HREF="#N1L396">N1L396</A>);

<P> --N1L399 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]~76
<P><A NAME="N1L399">N1L399</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[21]">N1_tdo_crc_len_reg[21]</A>, <A HREF="#N1L396">N1L396</A>);


<P> --N1L401 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~77
<P><A NAME="N1L401">N1L401</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[22]">N1_tdo_crc_len_reg[22]</A>, GND, <A HREF="#N1L399">N1L399</A>);

<P> --N1L402 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~78
<P><A NAME="N1L402">N1L402</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[22]">N1_tdo_crc_len_reg[22]</A>, <A HREF="#N1L399">N1L399</A>);


<P> --N1L404 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~79
<P><A NAME="N1L404">N1L404</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[23]">N1_tdo_crc_len_reg[23]</A>, GND, <A HREF="#N1L402">N1L402</A>);

<P> --N1L405 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]~80
<P><A NAME="N1L405">N1L405</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[23]">N1_tdo_crc_len_reg[23]</A>, <A HREF="#N1L402">N1L402</A>);


<P> --N1L407 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]~81
<P><A NAME="N1L407">N1L407</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[24]">N1_tdo_crc_len_reg[24]</A>, GND, <A HREF="#N1L405">N1L405</A>);

<P> --N1L408 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]~82
<P><A NAME="N1L408">N1L408</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[24]">N1_tdo_crc_len_reg[24]</A>, <A HREF="#N1L405">N1L405</A>);


<P> --N1L410 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~83
<P><A NAME="N1L410">N1L410</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[25]">N1_tdo_crc_len_reg[25]</A>, GND, <A HREF="#N1L408">N1L408</A>);

<P> --N1L411 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~84
<P><A NAME="N1L411">N1L411</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[25]">N1_tdo_crc_len_reg[25]</A>, <A HREF="#N1L408">N1L408</A>);


<P> --N1L413 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~85
<P><A NAME="N1L413">N1L413</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[26]">N1_tdo_crc_len_reg[26]</A>, GND, <A HREF="#N1L411">N1L411</A>);

<P> --N1L414 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~86
<P><A NAME="N1L414">N1L414</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[26]">N1_tdo_crc_len_reg[26]</A>, <A HREF="#N1L411">N1L411</A>);


<P> --N1L416 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~87
<P><A NAME="N1L416">N1L416</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[27]">N1_tdo_crc_len_reg[27]</A>, GND, <A HREF="#N1L414">N1L414</A>);

<P> --N1L417 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~88
<P><A NAME="N1L417">N1L417</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[27]">N1_tdo_crc_len_reg[27]</A>, <A HREF="#N1L414">N1L414</A>);


<P> --N1L419 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~89
<P><A NAME="N1L419">N1L419</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[28]">N1_tdo_crc_len_reg[28]</A>, GND, <A HREF="#N1L417">N1L417</A>);

<P> --N1L420 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~90
<P><A NAME="N1L420">N1L420</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[28]">N1_tdo_crc_len_reg[28]</A>, <A HREF="#N1L417">N1L417</A>);


<P> --N1L422 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]~91
<P><A NAME="N1L422">N1L422</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[29]">N1_tdo_crc_len_reg[29]</A>, GND, <A HREF="#N1L420">N1L420</A>);

<P> --N1L423 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]~92
<P><A NAME="N1L423">N1L423</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[29]">N1_tdo_crc_len_reg[29]</A>, <A HREF="#N1L420">N1L420</A>);


<P> --N1L425 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~93
<P><A NAME="N1L425">N1L425</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[30]">N1_tdo_crc_len_reg[30]</A>, GND, <A HREF="#N1L423">N1L423</A>);

<P> --N1L426 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]~94
<P><A NAME="N1L426">N1L426</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[30]">N1_tdo_crc_len_reg[30]</A>, <A HREF="#N1L423">N1L423</A>);


<P> --N1L428 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]~95
<P><A NAME="N1L428">N1L428</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[31]">N1_tdo_crc_len_reg[31]</A>, <A HREF="#N1L426">N1L426</A>);


<P> --BB1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita0
<P><A NAME="BB1_counter_comb_bita0">BB1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[0]">BB1_counter_reg_bit[0]</A>, GND);

<P> --BB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita0~COUT
<P><A NAME="BB1L2">BB1L2</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[0]">BB1_counter_reg_bit[0]</A>);


<P> --BB1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita1
<P><A NAME="BB1_counter_comb_bita1">BB1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[1]">BB1_counter_reg_bit[1]</A>, GND, <A HREF="#BB1L2">BB1L2</A>);

<P> --BB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita1~COUT
<P><A NAME="BB1L4">BB1L4</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[1]">BB1_counter_reg_bit[1]</A>, <A HREF="#BB1L2">BB1L2</A>);


<P> --BB1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita2
<P><A NAME="BB1_counter_comb_bita2">BB1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[2]">BB1_counter_reg_bit[2]</A>, GND, <A HREF="#BB1L4">BB1L4</A>);

<P> --BB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita2~COUT
<P><A NAME="BB1L6">BB1L6</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[2]">BB1_counter_reg_bit[2]</A>, <A HREF="#BB1L4">BB1L4</A>);


<P> --BB1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita3
<P><A NAME="BB1_counter_comb_bita3">BB1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[3]">BB1_counter_reg_bit[3]</A>, GND, <A HREF="#BB1L6">BB1L6</A>);

<P> --BB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita3~COUT
<P><A NAME="BB1L8">BB1L8</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[3]">BB1_counter_reg_bit[3]</A>, <A HREF="#BB1L6">BB1L6</A>);


<P> --BB1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita4
<P><A NAME="BB1_counter_comb_bita4">BB1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[4]">BB1_counter_reg_bit[4]</A>, GND, <A HREF="#BB1L8">BB1L8</A>);

<P> --BB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita4~COUT
<P><A NAME="BB1L12">BB1L12</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[4]">BB1_counter_reg_bit[4]</A>, <A HREF="#BB1L8">BB1L8</A>);


<P> --BB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_comb_bita4~0
<P><A NAME="BB1L10">BB1L10</A> = AMPP_FUNCTION(<A HREF="#BB1L12">BB1L12</A>);


<P> --W1_modified_post_count[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[1]">W1_modified_post_count[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L150">W1L150</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[2]">W1_modified_post_count[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L153">W1L153</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[3]">W1_modified_post_count[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L156">W1L156</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[4]">W1_modified_post_count[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L159">W1L159</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[5]">W1_modified_post_count[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L162">W1L162</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[6]">W1_modified_post_count[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L165">W1L165</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[7]">W1_modified_post_count[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L168">W1L168</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[8]">W1_modified_post_count[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L171">W1L171</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[9]">W1_modified_post_count[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L174">W1L174</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[12]">W1_modified_post_count[12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L183">W1L183</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[10]">W1_modified_post_count[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L177">W1L177</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_modified_post_count[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[11]">W1_modified_post_count[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L180">W1L180</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --T1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~1
<P><A NAME="T1L19">T1L19</A> = AMPP_FUNCTION(<A HREF="#T1L34">T1L34</A>, <A HREF="#T1L36">T1L36</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>);


<P> --T1_WORD_SR[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]
<P> --register power-up is low

<P><A NAME="T1_WORD_SR[2]">T1_WORD_SR[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L22">T1L22</A>, <A HREF="#T1_WORD_SR[3]">T1_WORD_SR[3]</A>, <A HREF="#T1L24">T1L24</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#T1L25">T1L25</A>);


<P> --W1L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0
<P><A NAME="W1L30">W1L30</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[0]">W1_\buffer_manager:next_address[0]</A>, GND);

<P> --W1L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1
<P><A NAME="W1L31">W1L31</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[0]">W1_\buffer_manager:next_address[0]</A>);


<P> --W1L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2
<P><A NAME="W1L32">W1L32</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[1]">W1_\buffer_manager:next_address[1]</A>, GND, <A HREF="#W1L31">W1L31</A>);

<P> --W1L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~3
<P><A NAME="W1L33">W1L33</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[1]">W1_\buffer_manager:next_address[1]</A>, <A HREF="#W1L31">W1L31</A>);


<P> --W1L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4
<P><A NAME="W1L34">W1L34</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[2]">W1_\buffer_manager:next_address[2]</A>, GND, <A HREF="#W1L33">W1L33</A>);

<P> --W1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~5
<P><A NAME="W1L35">W1L35</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[2]">W1_\buffer_manager:next_address[2]</A>, <A HREF="#W1L33">W1L33</A>);


<P> --W1L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6
<P><A NAME="W1L36">W1L36</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[3]">W1_\buffer_manager:next_address[3]</A>, GND, <A HREF="#W1L35">W1L35</A>);

<P> --W1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~7
<P><A NAME="W1L37">W1L37</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[3]">W1_\buffer_manager:next_address[3]</A>, <A HREF="#W1L35">W1L35</A>);


<P> --W1L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8
<P><A NAME="W1L38">W1L38</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[4]">W1_\buffer_manager:next_address[4]</A>, GND, <A HREF="#W1L37">W1L37</A>);

<P> --W1L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~9
<P><A NAME="W1L39">W1L39</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[4]">W1_\buffer_manager:next_address[4]</A>, <A HREF="#W1L37">W1L37</A>);


<P> --W1L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10
<P><A NAME="W1L40">W1L40</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[5]">W1_\buffer_manager:next_address[5]</A>, GND, <A HREF="#W1L39">W1L39</A>);

<P> --W1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~11
<P><A NAME="W1L41">W1L41</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[5]">W1_\buffer_manager:next_address[5]</A>, <A HREF="#W1L39">W1L39</A>);


<P> --W1L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12
<P><A NAME="W1L42">W1L42</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[6]">W1_\buffer_manager:next_address[6]</A>, GND, <A HREF="#W1L41">W1L41</A>);

<P> --W1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13
<P><A NAME="W1L43">W1L43</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[6]">W1_\buffer_manager:next_address[6]</A>, <A HREF="#W1L41">W1L41</A>);


<P> --W1L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14
<P><A NAME="W1L44">W1L44</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[7]">W1_\buffer_manager:next_address[7]</A>, GND, <A HREF="#W1L43">W1L43</A>);

<P> --W1L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~15
<P><A NAME="W1L45">W1L45</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[7]">W1_\buffer_manager:next_address[7]</A>, <A HREF="#W1L43">W1L43</A>);


<P> --W1L46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16
<P><A NAME="W1L46">W1L46</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[8]">W1_\buffer_manager:next_address[8]</A>, GND, <A HREF="#W1L45">W1L45</A>);

<P> --W1L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~17
<P><A NAME="W1L47">W1L47</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[8]">W1_\buffer_manager:next_address[8]</A>, <A HREF="#W1L45">W1L45</A>);


<P> --W1L48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18
<P><A NAME="W1L48">W1L48</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[9]">W1_\buffer_manager:next_address[9]</A>, GND, <A HREF="#W1L47">W1L47</A>);

<P> --W1L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~19
<P><A NAME="W1L49">W1L49</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[9]">W1_\buffer_manager:next_address[9]</A>, <A HREF="#W1L47">W1L47</A>);


<P> --W1L50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~20
<P><A NAME="W1L50">W1L50</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[10]">W1_\buffer_manager:next_address[10]</A>, GND, <A HREF="#W1L49">W1L49</A>);

<P> --W1L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21
<P><A NAME="W1L51">W1L51</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[10]">W1_\buffer_manager:next_address[10]</A>, <A HREF="#W1L49">W1L49</A>);


<P> --W1L52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~22
<P><A NAME="W1L52">W1L52</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:next_address[11]">W1_\buffer_manager:next_address[11]</A>, <A HREF="#W1L51">W1L51</A>);


<P> --DB1_counter_reg_bit[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="DB1_counter_reg_bit[0]">DB1_counter_reg_bit[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#DB1_counter_comb_bita0">DB1_counter_comb_bita0</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#DB1L7">DB1L7</A>, <A HREF="#P1L6">P1L6</A>);


<P> --W1L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~0
<P><A NAME="W1L54">W1L54</A> = AMPP_FUNCTION(<A HREF="#W1_counter[0]">W1_counter[0]</A>, GND);

<P> --W1L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~1
<P><A NAME="W1L55">W1L55</A> = AMPP_FUNCTION(<A HREF="#W1_counter[0]">W1_counter[0]</A>);


<P> --W1L56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2
<P><A NAME="W1L56">W1L56</A> = AMPP_FUNCTION(<A HREF="#W1_counter[1]">W1_counter[1]</A>, GND, <A HREF="#W1L55">W1L55</A>);

<P> --W1L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~3
<P><A NAME="W1L57">W1L57</A> = AMPP_FUNCTION(<A HREF="#W1_counter[1]">W1_counter[1]</A>, <A HREF="#W1L55">W1L55</A>);


<P> --W1L150 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~12
<P><A NAME="W1L150">W1L150</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[0]">V141_dffs[0]</A>, <A HREF="#V141_dffs[1]">V141_dffs[1]</A>, GND);

<P> --W1L151 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]~13
<P><A NAME="W1L151">W1L151</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[0]">V141_dffs[0]</A>, <A HREF="#V141_dffs[1]">V141_dffs[1]</A>);


<P> --W1L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~5
<P><A NAME="W1L59">W1L59</A> = AMPP_FUNCTION(<A HREF="#W1_counter[2]">W1_counter[2]</A>, GND, <A HREF="#W1L57">W1L57</A>);

<P> --W1L60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~6
<P><A NAME="W1L60">W1L60</A> = AMPP_FUNCTION(<A HREF="#W1_counter[2]">W1_counter[2]</A>, <A HREF="#W1L57">W1L57</A>);


<P> --W1L153 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~14
<P><A NAME="W1L153">W1L153</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[2]">V141_dffs[2]</A>, GND, <A HREF="#W1L151">W1L151</A>);

<P> --W1L154 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]~15
<P><A NAME="W1L154">W1L154</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[2]">V141_dffs[2]</A>, <A HREF="#W1L151">W1L151</A>);


<P> --W1L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~8
<P><A NAME="W1L62">W1L62</A> = AMPP_FUNCTION(<A HREF="#W1_counter[3]">W1_counter[3]</A>, GND, <A HREF="#W1L60">W1L60</A>);

<P> --W1L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9
<P><A NAME="W1L63">W1L63</A> = AMPP_FUNCTION(<A HREF="#W1_counter[3]">W1_counter[3]</A>, <A HREF="#W1L60">W1L60</A>);


<P> --W1L156 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~16
<P><A NAME="W1L156">W1L156</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[3]">V141_dffs[3]</A>, GND, <A HREF="#W1L154">W1L154</A>);

<P> --W1L157 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]~17
<P><A NAME="W1L157">W1L157</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[3]">V141_dffs[3]</A>, <A HREF="#W1L154">W1L154</A>);


<P> --W1L65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~11
<P><A NAME="W1L65">W1L65</A> = AMPP_FUNCTION(<A HREF="#W1_counter[4]">W1_counter[4]</A>, GND, <A HREF="#W1L63">W1L63</A>);

<P> --W1L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~12
<P><A NAME="W1L66">W1L66</A> = AMPP_FUNCTION(<A HREF="#W1_counter[4]">W1_counter[4]</A>, <A HREF="#W1L63">W1L63</A>);


<P> --W1L159 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~18
<P><A NAME="W1L159">W1L159</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[4]">V141_dffs[4]</A>, GND, <A HREF="#W1L157">W1L157</A>);

<P> --W1L160 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~19
<P><A NAME="W1L160">W1L160</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[4]">V141_dffs[4]</A>, <A HREF="#W1L157">W1L157</A>);


<P> --W1L68 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~14
<P><A NAME="W1L68">W1L68</A> = AMPP_FUNCTION(<A HREF="#W1_counter[5]">W1_counter[5]</A>, GND, <A HREF="#W1L66">W1L66</A>);

<P> --W1L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~15
<P><A NAME="W1L69">W1L69</A> = AMPP_FUNCTION(<A HREF="#W1_counter[5]">W1_counter[5]</A>, <A HREF="#W1L66">W1L66</A>);


<P> --W1L162 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~20
<P><A NAME="W1L162">W1L162</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[5]">V141_dffs[5]</A>, GND, <A HREF="#W1L160">W1L160</A>);

<P> --W1L163 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~21
<P><A NAME="W1L163">W1L163</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[5]">V141_dffs[5]</A>, <A HREF="#W1L160">W1L160</A>);


<P> --W1L71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17
<P><A NAME="W1L71">W1L71</A> = AMPP_FUNCTION(<A HREF="#W1_counter[6]">W1_counter[6]</A>, GND, <A HREF="#W1L69">W1L69</A>);

<P> --W1L72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~18
<P><A NAME="W1L72">W1L72</A> = AMPP_FUNCTION(<A HREF="#W1_counter[6]">W1_counter[6]</A>, <A HREF="#W1L69">W1L69</A>);


<P> --W1L165 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~22
<P><A NAME="W1L165">W1L165</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[6]">V141_dffs[6]</A>, GND, <A HREF="#W1L163">W1L163</A>);

<P> --W1L166 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]~23
<P><A NAME="W1L166">W1L166</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[6]">V141_dffs[6]</A>, <A HREF="#W1L163">W1L163</A>);


<P> --W1L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~20
<P><A NAME="W1L74">W1L74</A> = AMPP_FUNCTION(<A HREF="#W1_counter[7]">W1_counter[7]</A>, GND, <A HREF="#W1L72">W1L72</A>);

<P> --W1L75 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~21
<P><A NAME="W1L75">W1L75</A> = AMPP_FUNCTION(<A HREF="#W1_counter[7]">W1_counter[7]</A>, <A HREF="#W1L72">W1L72</A>);


<P> --W1L168 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~24
<P><A NAME="W1L168">W1L168</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[7]">V141_dffs[7]</A>, GND, <A HREF="#W1L166">W1L166</A>);

<P> --W1L169 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]~25
<P><A NAME="W1L169">W1L169</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[7]">V141_dffs[7]</A>, <A HREF="#W1L166">W1L166</A>);


<P> --W1L77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~23
<P><A NAME="W1L77">W1L77</A> = AMPP_FUNCTION(<A HREF="#W1_counter[8]">W1_counter[8]</A>, GND, <A HREF="#W1L75">W1L75</A>);

<P> --W1L78 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~24
<P><A NAME="W1L78">W1L78</A> = AMPP_FUNCTION(<A HREF="#W1_counter[8]">W1_counter[8]</A>, <A HREF="#W1L75">W1L75</A>);


<P> --W1L171 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~26
<P><A NAME="W1L171">W1L171</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[8]">V141_dffs[8]</A>, GND, <A HREF="#W1L169">W1L169</A>);

<P> --W1L172 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]~27
<P><A NAME="W1L172">W1L172</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[8]">V141_dffs[8]</A>, <A HREF="#W1L169">W1L169</A>);


<P> --W1L80 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~26
<P><A NAME="W1L80">W1L80</A> = AMPP_FUNCTION(<A HREF="#W1_counter[9]">W1_counter[9]</A>, GND, <A HREF="#W1L78">W1L78</A>);

<P> --W1L81 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~27
<P><A NAME="W1L81">W1L81</A> = AMPP_FUNCTION(<A HREF="#W1_counter[9]">W1_counter[9]</A>, <A HREF="#W1L78">W1L78</A>);


<P> --W1L174 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~28
<P><A NAME="W1L174">W1L174</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[9]">V141_dffs[9]</A>, GND, <A HREF="#W1L172">W1L172</A>);

<P> --W1L175 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]~29
<P><A NAME="W1L175">W1L175</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[9]">V141_dffs[9]</A>, <A HREF="#W1L172">W1L172</A>);


<P> --W1L83 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~29
<P><A NAME="W1L83">W1L83</A> = AMPP_FUNCTION(<A HREF="#W1_counter[10]">W1_counter[10]</A>, GND, <A HREF="#W1L81">W1L81</A>);

<P> --W1L84 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~30
<P><A NAME="W1L84">W1L84</A> = AMPP_FUNCTION(<A HREF="#W1_counter[10]">W1_counter[10]</A>, <A HREF="#W1L81">W1L81</A>);


<P> --W1L85 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~31
<P><A NAME="W1L85">W1L85</A> = AMPP_FUNCTION(<A HREF="#W1_counter[11]">W1_counter[11]</A>, GND, <A HREF="#W1L84">W1L84</A>);

<P> --W1L86 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~32
<P><A NAME="W1L86">W1L86</A> = AMPP_FUNCTION(<A HREF="#W1_counter[11]">W1_counter[11]</A>, <A HREF="#W1L84">W1L84</A>);


<P> --W1L87 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33
<P><A NAME="W1L87">W1L87</A> = AMPP_FUNCTION(<A HREF="#W1_counter[12]">W1_counter[12]</A>, <A HREF="#W1L86">W1L86</A>);


<P> --W1L177 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~30
<P><A NAME="W1L177">W1L177</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[10]">V141_dffs[10]</A>, GND, <A HREF="#W1L175">W1L175</A>);

<P> --W1L178 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~31
<P><A NAME="W1L178">W1L178</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[10]">V141_dffs[10]</A>, <A HREF="#W1L175">W1L175</A>);


<P> --W1L180 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]~32
<P><A NAME="W1L180">W1L180</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[11]">V141_dffs[11]</A>, GND, <A HREF="#W1L178">W1L178</A>);

<P> --W1L181 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]~33
<P><A NAME="W1L181">W1L181</A> = AMPP_FUNCTION(<A HREF="#V141_dffs[11]">V141_dffs[11]</A>, <A HREF="#W1L178">W1L178</A>);


<P> --W1L183 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]~34
<P><A NAME="W1L183">W1L183</A> = AMPP_FUNCTION(<A HREF="#W1L181">W1L181</A>);


<P> --T1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~2
<P><A NAME="T1L22">T1L22</A> = AMPP_FUNCTION(<A HREF="#T1L38">T1L38</A>, <A HREF="#T1L40">T1L40</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>);


<P> --T1_WORD_SR[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]
<P> --register power-up is low

<P><A NAME="T1_WORD_SR[3]">T1_WORD_SR[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L27">T1L27</A>, <A HREF="#B1_tdi">B1_tdi</A>, <A HREF="#T1L24">T1L24</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#T1L25">T1L25</A>);


<P> --DB1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_comb_bita0
<P><A NAME="DB1_counter_comb_bita0">DB1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#DB1_counter_reg_bit[0]">DB1_counter_reg_bit[0]</A>, GND);

<P> --DB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_comb_bita0~COUT
<P><A NAME="DB1L4">DB1L4</A> = AMPP_FUNCTION(<A HREF="#DB1_counter_reg_bit[0]">DB1_counter_reg_bit[0]</A>);


<P> --DB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_comb_bita0~0
<P><A NAME="DB1L2">DB1L2</A> = AMPP_FUNCTION(<A HREF="#DB1L4">DB1L4</A>);


<P> --T1L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~3
<P><A NAME="T1L27">T1L27</A> = AMPP_FUNCTION(<A HREF="#T1L42">T1L42</A>, <A HREF="#T1L44">T1L44</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>);


<P> --KB1_ram_block1a0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a0
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a0">KB1_ram_block1a0</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][0]">N1_acq_data_in_pipe_reg[3][0]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --Y1_counter_reg_bit[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[0]">Y1_counter_reg_bit[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita0">Y1_counter_comb_bita0</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[6]">Y1_counter_reg_bit[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita6">Y1_counter_comb_bita6</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[5]">Y1_counter_reg_bit[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita5">Y1_counter_comb_bita5</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[4]">Y1_counter_reg_bit[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita4">Y1_counter_comb_bita4</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[3]">Y1_counter_reg_bit[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita3">Y1_counter_comb_bita3</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[2]">Y1_counter_reg_bit[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita2">Y1_counter_comb_bita2</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --Y1_counter_reg_bit[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="Y1_counter_reg_bit[1]">Y1_counter_reg_bit[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#Y1_counter_comb_bita1">Y1_counter_comb_bita1</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#Y1L25">Y1L25</A>);


<P> --KB1_ram_block1a1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a1
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a1">KB1_ram_block1a1</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][1]">N1_acq_data_in_pipe_reg[3][1]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --AB1_counter_reg_bit[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[0]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita0">AB1_counter_comb_bita0</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[1]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita1">AB1_counter_comb_bita1</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[2]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita2">AB1_counter_comb_bita2</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[3]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita3">AB1_counter_comb_bita3</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[4]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita4">AB1_counter_comb_bita4</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[5]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita5">AB1_counter_comb_bita5</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[6]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita6">AB1_counter_comb_bita6</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[7]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita7">AB1_counter_comb_bita7</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[8]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita8">AB1_counter_comb_bita8</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[9]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita9">AB1_counter_comb_bita9</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[10]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita10">AB1_counter_comb_bita10</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --AB1_counter_reg_bit[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_reg_bit[11]
<P> --register power-up is low

<P><A NAME="AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#AB1_counter_comb_bita11">AB1_counter_comb_bita11</A>, <A HREF="#B1L557">B1L557</A>, <A HREF="#P1_acq_buf_read_reset">P1_acq_buf_read_reset</A>, <A HREF="#P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A>);


<P> --Y1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita0
<P><A NAME="Y1_counter_comb_bita0">Y1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[0]">Y1_counter_reg_bit[0]</A>, GND);

<P> --Y1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita0~COUT
<P><A NAME="Y1L2">Y1L2</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[0]">Y1_counter_reg_bit[0]</A>);


<P> --Y1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita1
<P><A NAME="Y1_counter_comb_bita1">Y1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[1]">Y1_counter_reg_bit[1]</A>, GND, <A HREF="#Y1L2">Y1L2</A>);

<P> --Y1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita1~COUT
<P><A NAME="Y1L4">Y1L4</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[1]">Y1_counter_reg_bit[1]</A>, <A HREF="#Y1L2">Y1L2</A>);


<P> --Y1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita2
<P><A NAME="Y1_counter_comb_bita2">Y1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[2]">Y1_counter_reg_bit[2]</A>, GND, <A HREF="#Y1L4">Y1L4</A>);

<P> --Y1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita2~COUT
<P><A NAME="Y1L6">Y1L6</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[2]">Y1_counter_reg_bit[2]</A>, <A HREF="#Y1L4">Y1L4</A>);


<P> --Y1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita3
<P><A NAME="Y1_counter_comb_bita3">Y1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[3]">Y1_counter_reg_bit[3]</A>, GND, <A HREF="#Y1L6">Y1L6</A>);

<P> --Y1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita3~COUT
<P><A NAME="Y1L8">Y1L8</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[3]">Y1_counter_reg_bit[3]</A>, <A HREF="#Y1L6">Y1L6</A>);


<P> --Y1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita4
<P><A NAME="Y1_counter_comb_bita4">Y1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[4]">Y1_counter_reg_bit[4]</A>, GND, <A HREF="#Y1L8">Y1L8</A>);

<P> --Y1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita4~COUT
<P><A NAME="Y1L10">Y1L10</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[4]">Y1_counter_reg_bit[4]</A>, <A HREF="#Y1L8">Y1L8</A>);


<P> --Y1_counter_comb_bita5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita5
<P><A NAME="Y1_counter_comb_bita5">Y1_counter_comb_bita5</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[5]">Y1_counter_reg_bit[5]</A>, GND, <A HREF="#Y1L10">Y1L10</A>);

<P> --Y1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita5~COUT
<P><A NAME="Y1L12">Y1L12</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[5]">Y1_counter_reg_bit[5]</A>, <A HREF="#Y1L10">Y1L10</A>);


<P> --Y1_counter_comb_bita6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita6
<P><A NAME="Y1_counter_comb_bita6">Y1_counter_comb_bita6</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[6]">Y1_counter_reg_bit[6]</A>, GND, <A HREF="#Y1L12">Y1L12</A>);

<P> --Y1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita6~COUT
<P><A NAME="Y1L16">Y1L16</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[6]">Y1_counter_reg_bit[6]</A>, <A HREF="#Y1L12">Y1L12</A>);


<P> --Y1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_comb_bita6~0
<P><A NAME="Y1L14">Y1L14</A> = AMPP_FUNCTION(<A HREF="#Y1L16">Y1L16</A>);


<P> --KB1_ram_block1a2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a2
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a2">KB1_ram_block1a2</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][2]">N1_acq_data_in_pipe_reg[3][2]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --AB1_counter_comb_bita0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita0
<P><A NAME="AB1_counter_comb_bita0">AB1_counter_comb_bita0</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, GND);

<P> --AB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita0~COUT
<P><A NAME="AB1L2">AB1L2</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>);


<P> --AB1_counter_comb_bita1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita1
<P><A NAME="AB1_counter_comb_bita1">AB1_counter_comb_bita1</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, GND, <A HREF="#AB1L2">AB1L2</A>);

<P> --AB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita1~COUT
<P><A NAME="AB1L4">AB1L4</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1L2">AB1L2</A>);


<P> --AB1_counter_comb_bita2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita2
<P><A NAME="AB1_counter_comb_bita2">AB1_counter_comb_bita2</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, GND, <A HREF="#AB1L4">AB1L4</A>);

<P> --AB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita2~COUT
<P><A NAME="AB1L6">AB1L6</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1L4">AB1L4</A>);


<P> --AB1_counter_comb_bita3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita3
<P><A NAME="AB1_counter_comb_bita3">AB1_counter_comb_bita3</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, GND, <A HREF="#AB1L6">AB1L6</A>);

<P> --AB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita3~COUT
<P><A NAME="AB1L8">AB1L8</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1L6">AB1L6</A>);


<P> --AB1_counter_comb_bita4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita4
<P><A NAME="AB1_counter_comb_bita4">AB1_counter_comb_bita4</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, GND, <A HREF="#AB1L8">AB1L8</A>);

<P> --AB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita4~COUT
<P><A NAME="AB1L10">AB1L10</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1L8">AB1L8</A>);


<P> --AB1_counter_comb_bita5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita5
<P><A NAME="AB1_counter_comb_bita5">AB1_counter_comb_bita5</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, GND, <A HREF="#AB1L10">AB1L10</A>);

<P> --AB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita5~COUT
<P><A NAME="AB1L12">AB1L12</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1L10">AB1L10</A>);


<P> --AB1_counter_comb_bita6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita6
<P><A NAME="AB1_counter_comb_bita6">AB1_counter_comb_bita6</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, GND, <A HREF="#AB1L12">AB1L12</A>);

<P> --AB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita6~COUT
<P><A NAME="AB1L14">AB1L14</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1L12">AB1L12</A>);


<P> --AB1_counter_comb_bita7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita7
<P><A NAME="AB1_counter_comb_bita7">AB1_counter_comb_bita7</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, GND, <A HREF="#AB1L14">AB1L14</A>);

<P> --AB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita7~COUT
<P><A NAME="AB1L16">AB1L16</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1L14">AB1L14</A>);


<P> --AB1_counter_comb_bita8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita8
<P><A NAME="AB1_counter_comb_bita8">AB1_counter_comb_bita8</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, GND, <A HREF="#AB1L16">AB1L16</A>);

<P> --AB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita8~COUT
<P><A NAME="AB1L18">AB1L18</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1L16">AB1L16</A>);


<P> --AB1_counter_comb_bita9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita9
<P><A NAME="AB1_counter_comb_bita9">AB1_counter_comb_bita9</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, GND, <A HREF="#AB1L18">AB1L18</A>);

<P> --AB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita9~COUT
<P><A NAME="AB1L20">AB1L20</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1L18">AB1L18</A>);


<P> --AB1_counter_comb_bita10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita10
<P><A NAME="AB1_counter_comb_bita10">AB1_counter_comb_bita10</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, GND, <A HREF="#AB1L20">AB1L20</A>);

<P> --AB1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita10~COUT
<P><A NAME="AB1L22">AB1L22</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1L20">AB1L20</A>);


<P> --AB1_counter_comb_bita11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_cki:auto_generated|counter_comb_bita11
<P><A NAME="AB1_counter_comb_bita11">AB1_counter_comb_bita11</A> = AMPP_FUNCTION(<A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>, <A HREF="#AB1L22">AB1L22</A>);


<P> --KB1_ram_block1a3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a3
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a3">KB1_ram_block1a3</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][3]">N1_acq_data_in_pipe_reg[3][3]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a4
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a4">KB1_ram_block1a4</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][4]">N1_acq_data_in_pipe_reg[3][4]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a5
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a5">KB1_ram_block1a5</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][5]">N1_acq_data_in_pipe_reg[3][5]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a6
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a6">KB1_ram_block1a6</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][6]">N1_acq_data_in_pipe_reg[3][6]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a7
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a7">KB1_ram_block1a7</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][7]">N1_acq_data_in_pipe_reg[3][7]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a8
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a8">KB1_ram_block1a8</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][8]">N1_acq_data_in_pipe_reg[3][8]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a9
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a9">KB1_ram_block1a9</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][9]">N1_acq_data_in_pipe_reg[3][9]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a10
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a10">KB1_ram_block1a10</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][10]">N1_acq_data_in_pipe_reg[3][10]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a11
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a11">KB1_ram_block1a11</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][11]">N1_acq_data_in_pipe_reg[3][11]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a12
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a12">KB1_ram_block1a12</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][12]">N1_acq_data_in_pipe_reg[3][12]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a13
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a13">KB1_ram_block1a13</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][13]">N1_acq_data_in_pipe_reg[3][13]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a14
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a14">KB1_ram_block1a14</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][14]">N1_acq_data_in_pipe_reg[3][14]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a15
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a15">KB1_ram_block1a15</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][15]">N1_acq_data_in_pipe_reg[3][15]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a16
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a16">KB1_ram_block1a16</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][16]">N1_acq_data_in_pipe_reg[3][16]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a17
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a17">KB1_ram_block1a17</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][17]">N1_acq_data_in_pipe_reg[3][17]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a18
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a18">KB1_ram_block1a18</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][18]">N1_acq_data_in_pipe_reg[3][18]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a19
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a19">KB1_ram_block1a19</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][19]">N1_acq_data_in_pipe_reg[3][19]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a20
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a20">KB1_ram_block1a20</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][20]">N1_acq_data_in_pipe_reg[3][20]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a21
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a21">KB1_ram_block1a21</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][21]">N1_acq_data_in_pipe_reg[3][21]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a22
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a22">KB1_ram_block1a22</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][22]">N1_acq_data_in_pipe_reg[3][22]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a23
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a23">KB1_ram_block1a23</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][23]">N1_acq_data_in_pipe_reg[3][23]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a24
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a24">KB1_ram_block1a24</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][24]">N1_acq_data_in_pipe_reg[3][24]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a25
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a25">KB1_ram_block1a25</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][25]">N1_acq_data_in_pipe_reg[3][25]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a26
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a26">KB1_ram_block1a26</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][26]">N1_acq_data_in_pipe_reg[3][26]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a27
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a27">KB1_ram_block1a27</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][27]">N1_acq_data_in_pipe_reg[3][27]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a28
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a28">KB1_ram_block1a28</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][28]">N1_acq_data_in_pipe_reg[3][28]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a29
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a29">KB1_ram_block1a29</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][29]">N1_acq_data_in_pipe_reg[3][29]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a30
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a30">KB1_ram_block1a30</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][30]">N1_acq_data_in_pipe_reg[3][30]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a31
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a31">KB1_ram_block1a31</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][31]">N1_acq_data_in_pipe_reg[3][31]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a32
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a32">KB1_ram_block1a32</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][32]">N1_acq_data_in_pipe_reg[3][32]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a33
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a33">KB1_ram_block1a33</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][33]">N1_acq_data_in_pipe_reg[3][33]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a34
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a34">KB1_ram_block1a34</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][34]">N1_acq_data_in_pipe_reg[3][34]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a35
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a35">KB1_ram_block1a35</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][35]">N1_acq_data_in_pipe_reg[3][35]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a36
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a36">KB1_ram_block1a36</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][36]">N1_acq_data_in_pipe_reg[3][36]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a37
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a37">KB1_ram_block1a37</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][37]">N1_acq_data_in_pipe_reg[3][37]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a38
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a38">KB1_ram_block1a38</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][38]">N1_acq_data_in_pipe_reg[3][38]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a39
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a39">KB1_ram_block1a39</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][39]">N1_acq_data_in_pipe_reg[3][39]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a40
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a40">KB1_ram_block1a40</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][40]">N1_acq_data_in_pipe_reg[3][40]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a41
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a41">KB1_ram_block1a41</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][41]">N1_acq_data_in_pipe_reg[3][41]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a42
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a42">KB1_ram_block1a42</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][42]">N1_acq_data_in_pipe_reg[3][42]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a43
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a43">KB1_ram_block1a43</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][43]">N1_acq_data_in_pipe_reg[3][43]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a44
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a44">KB1_ram_block1a44</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][44]">N1_acq_data_in_pipe_reg[3][44]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a45
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a45">KB1_ram_block1a45</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][45]">N1_acq_data_in_pipe_reg[3][45]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a46
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a46">KB1_ram_block1a46</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][46]">N1_acq_data_in_pipe_reg[3][46]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a47
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a47">KB1_ram_block1a47</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][47]">N1_acq_data_in_pipe_reg[3][47]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a48
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a48">KB1_ram_block1a48</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][48]">N1_acq_data_in_pipe_reg[3][48]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a49
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a49">KB1_ram_block1a49</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][49]">N1_acq_data_in_pipe_reg[3][49]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a50
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a50">KB1_ram_block1a50</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][50]">N1_acq_data_in_pipe_reg[3][50]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a51
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a51">KB1_ram_block1a51</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][51]">N1_acq_data_in_pipe_reg[3][51]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a52
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a52">KB1_ram_block1a52</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][52]">N1_acq_data_in_pipe_reg[3][52]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a53
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a53">KB1_ram_block1a53</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][53]">N1_acq_data_in_pipe_reg[3][53]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a54
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a54">KB1_ram_block1a54</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][54]">N1_acq_data_in_pipe_reg[3][54]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a55
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a55">KB1_ram_block1a55</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][55]">N1_acq_data_in_pipe_reg[3][55]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a56
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a56">KB1_ram_block1a56</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][56]">N1_acq_data_in_pipe_reg[3][56]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a57
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a57">KB1_ram_block1a57</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][57]">N1_acq_data_in_pipe_reg[3][57]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a58
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a58">KB1_ram_block1a58</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][58]">N1_acq_data_in_pipe_reg[3][58]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a59
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a59">KB1_ram_block1a59</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][59]">N1_acq_data_in_pipe_reg[3][59]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a60
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a60">KB1_ram_block1a60</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][60]">N1_acq_data_in_pipe_reg[3][60]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a61
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a61">KB1_ram_block1a61</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][61]">N1_acq_data_in_pipe_reg[3][61]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a62
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a62">KB1_ram_block1a62</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][62]">N1_acq_data_in_pipe_reg[3][62]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a63
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a63">KB1_ram_block1a63</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][63]">N1_acq_data_in_pipe_reg[3][63]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a64
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a64">KB1_ram_block1a64</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][64]">N1_acq_data_in_pipe_reg[3][64]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --KB1_ram_block1a65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_dm14:auto_generated|ram_block1a65
<P> --RAM Block Operation Mode: Simple Dual-Port
<P> --Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
<P> --Port A Logical Depth: 4096, Port A Logical Width: 66, Port B Logical Depth: 4096, Port B Logical Width: 66
<P> --Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
<P><A NAME="KB1_ram_block1a65">KB1_ram_block1a65</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, GND, <A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1_acq_data_in_pipe_reg[3][65]">N1_acq_data_in_pipe_reg[3][65]</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#AB1_counter_reg_bit[0]">AB1_counter_reg_bit[0]</A>, <A HREF="#AB1_counter_reg_bit[1]">AB1_counter_reg_bit[1]</A>, <A HREF="#AB1_counter_reg_bit[2]">AB1_counter_reg_bit[2]</A>, <A HREF="#AB1_counter_reg_bit[3]">AB1_counter_reg_bit[3]</A>, <A HREF="#AB1_counter_reg_bit[4]">AB1_counter_reg_bit[4]</A>, <A HREF="#AB1_counter_reg_bit[5]">AB1_counter_reg_bit[5]</A>, <A HREF="#AB1_counter_reg_bit[6]">AB1_counter_reg_bit[6]</A>, <A HREF="#AB1_counter_reg_bit[7]">AB1_counter_reg_bit[7]</A>, <A HREF="#AB1_counter_reg_bit[8]">AB1_counter_reg_bit[8]</A>, <A HREF="#AB1_counter_reg_bit[9]">AB1_counter_reg_bit[9]</A>, <A HREF="#AB1_counter_reg_bit[10]">AB1_counter_reg_bit[10]</A>, <A HREF="#AB1_counter_reg_bit[11]">AB1_counter_reg_bit[11]</A>);


<P> --B1_acq_storage_qualifier_in[0] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[0]
<P><A NAME="B1_acq_storage_qualifier_in[0]">B1_acq_storage_qualifier_in[0]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[1] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[1]
<P><A NAME="B1_acq_storage_qualifier_in[1]">B1_acq_storage_qualifier_in[1]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[2] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[2]
<P><A NAME="B1_acq_storage_qualifier_in[2]">B1_acq_storage_qualifier_in[2]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[3] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[3]
<P><A NAME="B1_acq_storage_qualifier_in[3]">B1_acq_storage_qualifier_in[3]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[4] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[4]
<P><A NAME="B1_acq_storage_qualifier_in[4]">B1_acq_storage_qualifier_in[4]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[5] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[5]
<P><A NAME="B1_acq_storage_qualifier_in[5]">B1_acq_storage_qualifier_in[5]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[6] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[6]
<P><A NAME="B1_acq_storage_qualifier_in[6]">B1_acq_storage_qualifier_in[6]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[7] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[7]
<P><A NAME="B1_acq_storage_qualifier_in[7]">B1_acq_storage_qualifier_in[7]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[8] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[8]
<P><A NAME="B1_acq_storage_qualifier_in[8]">B1_acq_storage_qualifier_in[8]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[9] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[9]
<P><A NAME="B1_acq_storage_qualifier_in[9]">B1_acq_storage_qualifier_in[9]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[10] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[10]
<P><A NAME="B1_acq_storage_qualifier_in[10]">B1_acq_storage_qualifier_in[10]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[11] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[11]
<P><A NAME="B1_acq_storage_qualifier_in[11]">B1_acq_storage_qualifier_in[11]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[12] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[12]
<P><A NAME="B1_acq_storage_qualifier_in[12]">B1_acq_storage_qualifier_in[12]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[13] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[13]
<P><A NAME="B1_acq_storage_qualifier_in[13]">B1_acq_storage_qualifier_in[13]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[14] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[14]
<P><A NAME="B1_acq_storage_qualifier_in[14]">B1_acq_storage_qualifier_in[14]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[15] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[15]
<P><A NAME="B1_acq_storage_qualifier_in[15]">B1_acq_storage_qualifier_in[15]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[16] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[16]
<P><A NAME="B1_acq_storage_qualifier_in[16]">B1_acq_storage_qualifier_in[16]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[17] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[17]
<P><A NAME="B1_acq_storage_qualifier_in[17]">B1_acq_storage_qualifier_in[17]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[18] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[18]
<P><A NAME="B1_acq_storage_qualifier_in[18]">B1_acq_storage_qualifier_in[18]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[19] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[19]
<P><A NAME="B1_acq_storage_qualifier_in[19]">B1_acq_storage_qualifier_in[19]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[20] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[20]
<P><A NAME="B1_acq_storage_qualifier_in[20]">B1_acq_storage_qualifier_in[20]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[21] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[21]
<P><A NAME="B1_acq_storage_qualifier_in[21]">B1_acq_storage_qualifier_in[21]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[22] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[22]
<P><A NAME="B1_acq_storage_qualifier_in[22]">B1_acq_storage_qualifier_in[22]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[23] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[23]
<P><A NAME="B1_acq_storage_qualifier_in[23]">B1_acq_storage_qualifier_in[23]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[24] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[24]
<P><A NAME="B1_acq_storage_qualifier_in[24]">B1_acq_storage_qualifier_in[24]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[25] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[25]
<P><A NAME="B1_acq_storage_qualifier_in[25]">B1_acq_storage_qualifier_in[25]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[26] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[26]
<P><A NAME="B1_acq_storage_qualifier_in[26]">B1_acq_storage_qualifier_in[26]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[27] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[27]
<P><A NAME="B1_acq_storage_qualifier_in[27]">B1_acq_storage_qualifier_in[27]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[28] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[28]
<P><A NAME="B1_acq_storage_qualifier_in[28]">B1_acq_storage_qualifier_in[28]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[29] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[29]
<P><A NAME="B1_acq_storage_qualifier_in[29]">B1_acq_storage_qualifier_in[29]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[30] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[30]
<P><A NAME="B1_acq_storage_qualifier_in[30]">B1_acq_storage_qualifier_in[30]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[31] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[31]
<P><A NAME="B1_acq_storage_qualifier_in[31]">B1_acq_storage_qualifier_in[31]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[32] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[32]
<P><A NAME="B1_acq_storage_qualifier_in[32]">B1_acq_storage_qualifier_in[32]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[33] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[33]
<P><A NAME="B1_acq_storage_qualifier_in[33]">B1_acq_storage_qualifier_in[33]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[34] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[34]
<P><A NAME="B1_acq_storage_qualifier_in[34]">B1_acq_storage_qualifier_in[34]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[35] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[35]
<P><A NAME="B1_acq_storage_qualifier_in[35]">B1_acq_storage_qualifier_in[35]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[36] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[36]
<P><A NAME="B1_acq_storage_qualifier_in[36]">B1_acq_storage_qualifier_in[36]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[37] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[37]
<P><A NAME="B1_acq_storage_qualifier_in[37]">B1_acq_storage_qualifier_in[37]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[38] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[38]
<P><A NAME="B1_acq_storage_qualifier_in[38]">B1_acq_storage_qualifier_in[38]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[39] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[39]
<P><A NAME="B1_acq_storage_qualifier_in[39]">B1_acq_storage_qualifier_in[39]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[40] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[40]
<P><A NAME="B1_acq_storage_qualifier_in[40]">B1_acq_storage_qualifier_in[40]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[41] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[41]
<P><A NAME="B1_acq_storage_qualifier_in[41]">B1_acq_storage_qualifier_in[41]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[42] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[42]
<P><A NAME="B1_acq_storage_qualifier_in[42]">B1_acq_storage_qualifier_in[42]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[43] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[43]
<P><A NAME="B1_acq_storage_qualifier_in[43]">B1_acq_storage_qualifier_in[43]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[44] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[44]
<P><A NAME="B1_acq_storage_qualifier_in[44]">B1_acq_storage_qualifier_in[44]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[45] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[45]
<P><A NAME="B1_acq_storage_qualifier_in[45]">B1_acq_storage_qualifier_in[45]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[46] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[46]
<P><A NAME="B1_acq_storage_qualifier_in[46]">B1_acq_storage_qualifier_in[46]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[47] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[47]
<P><A NAME="B1_acq_storage_qualifier_in[47]">B1_acq_storage_qualifier_in[47]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[48] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[48]
<P><A NAME="B1_acq_storage_qualifier_in[48]">B1_acq_storage_qualifier_in[48]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[49] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[49]
<P><A NAME="B1_acq_storage_qualifier_in[49]">B1_acq_storage_qualifier_in[49]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[50] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[50]
<P><A NAME="B1_acq_storage_qualifier_in[50]">B1_acq_storage_qualifier_in[50]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[51] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[51]
<P><A NAME="B1_acq_storage_qualifier_in[51]">B1_acq_storage_qualifier_in[51]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[52] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[52]
<P><A NAME="B1_acq_storage_qualifier_in[52]">B1_acq_storage_qualifier_in[52]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[53] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[53]
<P><A NAME="B1_acq_storage_qualifier_in[53]">B1_acq_storage_qualifier_in[53]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[54] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[54]
<P><A NAME="B1_acq_storage_qualifier_in[54]">B1_acq_storage_qualifier_in[54]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[55] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[55]
<P><A NAME="B1_acq_storage_qualifier_in[55]">B1_acq_storage_qualifier_in[55]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[56] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[56]
<P><A NAME="B1_acq_storage_qualifier_in[56]">B1_acq_storage_qualifier_in[56]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[57] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[57]
<P><A NAME="B1_acq_storage_qualifier_in[57]">B1_acq_storage_qualifier_in[57]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[58] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[58]
<P><A NAME="B1_acq_storage_qualifier_in[58]">B1_acq_storage_qualifier_in[58]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[59] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[59]
<P><A NAME="B1_acq_storage_qualifier_in[59]">B1_acq_storage_qualifier_in[59]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[60] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[60]
<P><A NAME="B1_acq_storage_qualifier_in[60]">B1_acq_storage_qualifier_in[60]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[61] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[61]
<P><A NAME="B1_acq_storage_qualifier_in[61]">B1_acq_storage_qualifier_in[61]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[62] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[62]
<P><A NAME="B1_acq_storage_qualifier_in[62]">B1_acq_storage_qualifier_in[62]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[63] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[63]
<P><A NAME="B1_acq_storage_qualifier_in[63]">B1_acq_storage_qualifier_in[63]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[64] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[64]
<P><A NAME="B1_acq_storage_qualifier_in[64]">B1_acq_storage_qualifier_in[64]</A> = INPUT();


<P> --B1_acq_storage_qualifier_in[65] is sld_signaltap:ReSDMAC|acq_storage_qualifier_in[65]
<P><A NAME="B1_acq_storage_qualifier_in[65]">B1_acq_storage_qualifier_in[65]</A> = INPUT();


<P> --B1_trigger_in is sld_signaltap:ReSDMAC|trigger_in
<P><A NAME="B1_trigger_in">B1_trigger_in</A> = INPUT();


<P> --B1_storage_enable is sld_signaltap:ReSDMAC|storage_enable
<P><A NAME="B1_storage_enable">B1_storage_enable</A> = INPUT();


<P> --B1_jtag_state_e1dr is sld_signaltap:ReSDMAC|jtag_state_e1dr
<P><A NAME="B1_jtag_state_e1dr">B1_jtag_state_e1dr</A> = INPUT();


<P> --B1_jtag_state_uir is sld_signaltap:ReSDMAC|jtag_state_uir
<P><A NAME="B1_jtag_state_uir">B1_jtag_state_uir</A> = INPUT();


<P> --B1_jtag_state_tlr is sld_signaltap:ReSDMAC|jtag_state_tlr
<P><A NAME="B1_jtag_state_tlr">B1_jtag_state_tlr</A> = INPUT();


<P> --B1_jtag_state_rti is sld_signaltap:ReSDMAC|jtag_state_rti
<P><A NAME="B1_jtag_state_rti">B1_jtag_state_rti</A> = INPUT();


<P> --B1_jtag_state_sdrs is sld_signaltap:ReSDMAC|jtag_state_sdrs
<P><A NAME="B1_jtag_state_sdrs">B1_jtag_state_sdrs</A> = INPUT();


<P> --B1_jtag_state_pdr is sld_signaltap:ReSDMAC|jtag_state_pdr
<P><A NAME="B1_jtag_state_pdr">B1_jtag_state_pdr</A> = INPUT();


<P> --B1_jtag_state_e2dr is sld_signaltap:ReSDMAC|jtag_state_e2dr
<P><A NAME="B1_jtag_state_e2dr">B1_jtag_state_e2dr</A> = INPUT();


<P> --B1_jtag_state_sirs is sld_signaltap:ReSDMAC|jtag_state_sirs
<P><A NAME="B1_jtag_state_sirs">B1_jtag_state_sirs</A> = INPUT();


<P> --B1_jtag_state_cir is sld_signaltap:ReSDMAC|jtag_state_cir
<P><A NAME="B1_jtag_state_cir">B1_jtag_state_cir</A> = INPUT();


<P> --B1_jtag_state_sir is sld_signaltap:ReSDMAC|jtag_state_sir
<P><A NAME="B1_jtag_state_sir">B1_jtag_state_sir</A> = INPUT();


<P> --B1_jtag_state_e1ir is sld_signaltap:ReSDMAC|jtag_state_e1ir
<P><A NAME="B1_jtag_state_e1ir">B1_jtag_state_e1ir</A> = INPUT();


<P> --B1_jtag_state_pir is sld_signaltap:ReSDMAC|jtag_state_pir
<P><A NAME="B1_jtag_state_pir">B1_jtag_state_pir</A> = INPUT();


<P> --B1_jtag_state_e2ir is sld_signaltap:ReSDMAC|jtag_state_e2ir
<P><A NAME="B1_jtag_state_e2ir">B1_jtag_state_e2ir</A> = INPUT();


<P> --B1_tms is sld_signaltap:ReSDMAC|tms
<P><A NAME="B1_tms">B1_tms</A> = INPUT();


<P> --B1_clrn is sld_signaltap:ReSDMAC|clrn
<P><A NAME="B1_clrn">B1_clrn</A> = INPUT();


<P> --B1_irq is sld_signaltap:ReSDMAC|irq
<P><A NAME="B1_irq">B1_irq</A> = OUTPUT(<A HREF="#B1L557">B1L557</A>);


<P> --B1_vir_tdi is sld_signaltap:ReSDMAC|vir_tdi
<P><A NAME="B1_vir_tdi">B1_vir_tdi</A> = INPUT();


<P> --B1_vcc is sld_signaltap:ReSDMAC|vcc
<P><A NAME="B1_vcc">B1_vcc</A> = OUTPUT(<A HREF="#B1L558">B1L558</A>);


<P> --B1_gnd is sld_signaltap:ReSDMAC|gnd
<P><A NAME="B1_gnd">B1_gnd</A> = OUTPUT(<A HREF="#B1L557">B1L557</A>);


<P> --B1_ir_out[0] is sld_signaltap:ReSDMAC|ir_out[0]
<P><A NAME="B1_ir_out[0]">B1_ir_out[0]</A> = OUTPUT(<A HREF="#B1_ir_in[0]">B1_ir_in[0]</A>);


<P> --B1_ir_out[1] is sld_signaltap:ReSDMAC|ir_out[1]
<P><A NAME="B1_ir_out[1]">B1_ir_out[1]</A> = OUTPUT(<A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>);


<P> --B1_ir_out[2] is sld_signaltap:ReSDMAC|ir_out[2]
<P><A NAME="B1_ir_out[2]">B1_ir_out[2]</A> = OUTPUT(<A HREF="#B1_ir_in[2]">B1_ir_in[2]</A>);


<P> --B1_ir_out[3] is sld_signaltap:ReSDMAC|ir_out[3]
<P><A NAME="B1_ir_out[3]">B1_ir_out[3]</A> = OUTPUT(<A HREF="#B1_ir_in[3]">B1_ir_in[3]</A>);


<P> --B1_ir_out[4] is sld_signaltap:ReSDMAC|ir_out[4]
<P><A NAME="B1_ir_out[4]">B1_ir_out[4]</A> = OUTPUT(<A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>);


<P> --B1_ir_out[5] is sld_signaltap:ReSDMAC|ir_out[5]
<P><A NAME="B1_ir_out[5]">B1_ir_out[5]</A> = OUTPUT(<A HREF="#B1_ir_in[5]">B1_ir_in[5]</A>);


<P> --B1_ir_out[6] is sld_signaltap:ReSDMAC|ir_out[6]
<P><A NAME="B1_ir_out[6]">B1_ir_out[6]</A> = OUTPUT(<A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>);


<P> --B1_ir_out[7] is sld_signaltap:ReSDMAC|ir_out[7]
<P><A NAME="B1_ir_out[7]">B1_ir_out[7]</A> = OUTPUT(<A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --B1_ir_out[8] is sld_signaltap:ReSDMAC|ir_out[8]
<P><A NAME="B1_ir_out[8]">B1_ir_out[8]</A> = OUTPUT(<A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>);


<P> --B1_ir_out[9] is sld_signaltap:ReSDMAC|ir_out[9]
<P><A NAME="B1_ir_out[9]">B1_ir_out[9]</A> = OUTPUT(<A HREF="#B1_ir_in[9]">B1_ir_in[9]</A>);


<P> --B1_tdo is sld_signaltap:ReSDMAC|tdo
<P><A NAME="B1_tdo">B1_tdo</A> = OUTPUT(<A HREF="#N1L471">N1L471</A>);


<P> --B1_acq_data_out[0] is sld_signaltap:ReSDMAC|acq_data_out[0]
<P><A NAME="B1_acq_data_out[0]">B1_acq_data_out[0]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[0]">B1_acq_data_in_reg[0]</A>);


<P> --B1_acq_data_out[1] is sld_signaltap:ReSDMAC|acq_data_out[1]
<P><A NAME="B1_acq_data_out[1]">B1_acq_data_out[1]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[1]">B1_acq_data_in_reg[1]</A>);


<P> --B1_acq_data_out[2] is sld_signaltap:ReSDMAC|acq_data_out[2]
<P><A NAME="B1_acq_data_out[2]">B1_acq_data_out[2]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[2]">B1_acq_data_in_reg[2]</A>);


<P> --B1_acq_data_out[3] is sld_signaltap:ReSDMAC|acq_data_out[3]
<P><A NAME="B1_acq_data_out[3]">B1_acq_data_out[3]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[3]">B1_acq_data_in_reg[3]</A>);


<P> --B1_acq_data_out[4] is sld_signaltap:ReSDMAC|acq_data_out[4]
<P><A NAME="B1_acq_data_out[4]">B1_acq_data_out[4]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[4]">B1_acq_data_in_reg[4]</A>);


<P> --B1_acq_data_out[5] is sld_signaltap:ReSDMAC|acq_data_out[5]
<P><A NAME="B1_acq_data_out[5]">B1_acq_data_out[5]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[5]">B1_acq_data_in_reg[5]</A>);


<P> --B1_acq_data_out[6] is sld_signaltap:ReSDMAC|acq_data_out[6]
<P><A NAME="B1_acq_data_out[6]">B1_acq_data_out[6]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[6]">B1_acq_data_in_reg[6]</A>);


<P> --B1_acq_data_out[7] is sld_signaltap:ReSDMAC|acq_data_out[7]
<P><A NAME="B1_acq_data_out[7]">B1_acq_data_out[7]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[7]">B1_acq_data_in_reg[7]</A>);


<P> --B1_acq_data_out[8] is sld_signaltap:ReSDMAC|acq_data_out[8]
<P><A NAME="B1_acq_data_out[8]">B1_acq_data_out[8]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[8]">B1_acq_data_in_reg[8]</A>);


<P> --B1_acq_data_out[9] is sld_signaltap:ReSDMAC|acq_data_out[9]
<P><A NAME="B1_acq_data_out[9]">B1_acq_data_out[9]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[9]">B1_acq_data_in_reg[9]</A>);


<P> --B1_acq_data_out[10] is sld_signaltap:ReSDMAC|acq_data_out[10]
<P><A NAME="B1_acq_data_out[10]">B1_acq_data_out[10]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[10]">B1_acq_data_in_reg[10]</A>);


<P> --B1_acq_data_out[11] is sld_signaltap:ReSDMAC|acq_data_out[11]
<P><A NAME="B1_acq_data_out[11]">B1_acq_data_out[11]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[11]">B1_acq_data_in_reg[11]</A>);


<P> --B1_acq_data_out[12] is sld_signaltap:ReSDMAC|acq_data_out[12]
<P><A NAME="B1_acq_data_out[12]">B1_acq_data_out[12]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[12]">B1_acq_data_in_reg[12]</A>);


<P> --B1_acq_data_out[13] is sld_signaltap:ReSDMAC|acq_data_out[13]
<P><A NAME="B1_acq_data_out[13]">B1_acq_data_out[13]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[13]">B1_acq_data_in_reg[13]</A>);


<P> --B1_acq_data_out[14] is sld_signaltap:ReSDMAC|acq_data_out[14]
<P><A NAME="B1_acq_data_out[14]">B1_acq_data_out[14]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[14]">B1_acq_data_in_reg[14]</A>);


<P> --B1_acq_data_out[15] is sld_signaltap:ReSDMAC|acq_data_out[15]
<P><A NAME="B1_acq_data_out[15]">B1_acq_data_out[15]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[15]">B1_acq_data_in_reg[15]</A>);


<P> --B1_acq_data_out[16] is sld_signaltap:ReSDMAC|acq_data_out[16]
<P><A NAME="B1_acq_data_out[16]">B1_acq_data_out[16]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[16]">B1_acq_data_in_reg[16]</A>);


<P> --B1_acq_data_out[17] is sld_signaltap:ReSDMAC|acq_data_out[17]
<P><A NAME="B1_acq_data_out[17]">B1_acq_data_out[17]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[17]">B1_acq_data_in_reg[17]</A>);


<P> --B1_acq_data_out[18] is sld_signaltap:ReSDMAC|acq_data_out[18]
<P><A NAME="B1_acq_data_out[18]">B1_acq_data_out[18]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[18]">B1_acq_data_in_reg[18]</A>);


<P> --B1_acq_data_out[19] is sld_signaltap:ReSDMAC|acq_data_out[19]
<P><A NAME="B1_acq_data_out[19]">B1_acq_data_out[19]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[19]">B1_acq_data_in_reg[19]</A>);


<P> --B1_acq_data_out[20] is sld_signaltap:ReSDMAC|acq_data_out[20]
<P><A NAME="B1_acq_data_out[20]">B1_acq_data_out[20]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[20]">B1_acq_data_in_reg[20]</A>);


<P> --B1_acq_data_out[21] is sld_signaltap:ReSDMAC|acq_data_out[21]
<P><A NAME="B1_acq_data_out[21]">B1_acq_data_out[21]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[21]">B1_acq_data_in_reg[21]</A>);


<P> --B1_acq_data_out[22] is sld_signaltap:ReSDMAC|acq_data_out[22]
<P><A NAME="B1_acq_data_out[22]">B1_acq_data_out[22]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[22]">B1_acq_data_in_reg[22]</A>);


<P> --B1_acq_data_out[23] is sld_signaltap:ReSDMAC|acq_data_out[23]
<P><A NAME="B1_acq_data_out[23]">B1_acq_data_out[23]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[23]">B1_acq_data_in_reg[23]</A>);


<P> --B1_acq_data_out[24] is sld_signaltap:ReSDMAC|acq_data_out[24]
<P><A NAME="B1_acq_data_out[24]">B1_acq_data_out[24]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[24]">B1_acq_data_in_reg[24]</A>);


<P> --B1_acq_data_out[25] is sld_signaltap:ReSDMAC|acq_data_out[25]
<P><A NAME="B1_acq_data_out[25]">B1_acq_data_out[25]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[25]">B1_acq_data_in_reg[25]</A>);


<P> --B1_acq_data_out[26] is sld_signaltap:ReSDMAC|acq_data_out[26]
<P><A NAME="B1_acq_data_out[26]">B1_acq_data_out[26]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[26]">B1_acq_data_in_reg[26]</A>);


<P> --B1_acq_data_out[27] is sld_signaltap:ReSDMAC|acq_data_out[27]
<P><A NAME="B1_acq_data_out[27]">B1_acq_data_out[27]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[27]">B1_acq_data_in_reg[27]</A>);


<P> --B1_acq_data_out[28] is sld_signaltap:ReSDMAC|acq_data_out[28]
<P><A NAME="B1_acq_data_out[28]">B1_acq_data_out[28]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[28]">B1_acq_data_in_reg[28]</A>);


<P> --B1_acq_data_out[29] is sld_signaltap:ReSDMAC|acq_data_out[29]
<P><A NAME="B1_acq_data_out[29]">B1_acq_data_out[29]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[29]">B1_acq_data_in_reg[29]</A>);


<P> --B1_acq_data_out[30] is sld_signaltap:ReSDMAC|acq_data_out[30]
<P><A NAME="B1_acq_data_out[30]">B1_acq_data_out[30]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[30]">B1_acq_data_in_reg[30]</A>);


<P> --B1_acq_data_out[31] is sld_signaltap:ReSDMAC|acq_data_out[31]
<P><A NAME="B1_acq_data_out[31]">B1_acq_data_out[31]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[31]">B1_acq_data_in_reg[31]</A>);


<P> --B1_acq_data_out[32] is sld_signaltap:ReSDMAC|acq_data_out[32]
<P><A NAME="B1_acq_data_out[32]">B1_acq_data_out[32]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[32]">B1_acq_data_in_reg[32]</A>);


<P> --B1_acq_data_out[33] is sld_signaltap:ReSDMAC|acq_data_out[33]
<P><A NAME="B1_acq_data_out[33]">B1_acq_data_out[33]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[33]">B1_acq_data_in_reg[33]</A>);


<P> --B1_acq_data_out[34] is sld_signaltap:ReSDMAC|acq_data_out[34]
<P><A NAME="B1_acq_data_out[34]">B1_acq_data_out[34]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[34]">B1_acq_data_in_reg[34]</A>);


<P> --B1_acq_data_out[35] is sld_signaltap:ReSDMAC|acq_data_out[35]
<P><A NAME="B1_acq_data_out[35]">B1_acq_data_out[35]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[35]">B1_acq_data_in_reg[35]</A>);


<P> --B1_acq_data_out[36] is sld_signaltap:ReSDMAC|acq_data_out[36]
<P><A NAME="B1_acq_data_out[36]">B1_acq_data_out[36]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[36]">B1_acq_data_in_reg[36]</A>);


<P> --B1_acq_data_out[37] is sld_signaltap:ReSDMAC|acq_data_out[37]
<P><A NAME="B1_acq_data_out[37]">B1_acq_data_out[37]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[37]">B1_acq_data_in_reg[37]</A>);


<P> --B1_acq_data_out[38] is sld_signaltap:ReSDMAC|acq_data_out[38]
<P><A NAME="B1_acq_data_out[38]">B1_acq_data_out[38]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[38]">B1_acq_data_in_reg[38]</A>);


<P> --B1_acq_data_out[39] is sld_signaltap:ReSDMAC|acq_data_out[39]
<P><A NAME="B1_acq_data_out[39]">B1_acq_data_out[39]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[39]">B1_acq_data_in_reg[39]</A>);


<P> --B1_acq_data_out[40] is sld_signaltap:ReSDMAC|acq_data_out[40]
<P><A NAME="B1_acq_data_out[40]">B1_acq_data_out[40]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[40]">B1_acq_data_in_reg[40]</A>);


<P> --B1_acq_data_out[41] is sld_signaltap:ReSDMAC|acq_data_out[41]
<P><A NAME="B1_acq_data_out[41]">B1_acq_data_out[41]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[41]">B1_acq_data_in_reg[41]</A>);


<P> --B1_acq_data_out[42] is sld_signaltap:ReSDMAC|acq_data_out[42]
<P><A NAME="B1_acq_data_out[42]">B1_acq_data_out[42]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[42]">B1_acq_data_in_reg[42]</A>);


<P> --B1_acq_data_out[43] is sld_signaltap:ReSDMAC|acq_data_out[43]
<P><A NAME="B1_acq_data_out[43]">B1_acq_data_out[43]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[43]">B1_acq_data_in_reg[43]</A>);


<P> --B1_acq_data_out[44] is sld_signaltap:ReSDMAC|acq_data_out[44]
<P><A NAME="B1_acq_data_out[44]">B1_acq_data_out[44]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[44]">B1_acq_data_in_reg[44]</A>);


<P> --B1_acq_data_out[45] is sld_signaltap:ReSDMAC|acq_data_out[45]
<P><A NAME="B1_acq_data_out[45]">B1_acq_data_out[45]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[45]">B1_acq_data_in_reg[45]</A>);


<P> --B1_acq_data_out[46] is sld_signaltap:ReSDMAC|acq_data_out[46]
<P><A NAME="B1_acq_data_out[46]">B1_acq_data_out[46]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[46]">B1_acq_data_in_reg[46]</A>);


<P> --B1_acq_data_out[47] is sld_signaltap:ReSDMAC|acq_data_out[47]
<P><A NAME="B1_acq_data_out[47]">B1_acq_data_out[47]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[47]">B1_acq_data_in_reg[47]</A>);


<P> --B1_acq_data_out[48] is sld_signaltap:ReSDMAC|acq_data_out[48]
<P><A NAME="B1_acq_data_out[48]">B1_acq_data_out[48]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[48]">B1_acq_data_in_reg[48]</A>);


<P> --B1_acq_data_out[49] is sld_signaltap:ReSDMAC|acq_data_out[49]
<P><A NAME="B1_acq_data_out[49]">B1_acq_data_out[49]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[49]">B1_acq_data_in_reg[49]</A>);


<P> --B1_acq_data_out[50] is sld_signaltap:ReSDMAC|acq_data_out[50]
<P><A NAME="B1_acq_data_out[50]">B1_acq_data_out[50]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[50]">B1_acq_data_in_reg[50]</A>);


<P> --B1_acq_data_out[51] is sld_signaltap:ReSDMAC|acq_data_out[51]
<P><A NAME="B1_acq_data_out[51]">B1_acq_data_out[51]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[51]">B1_acq_data_in_reg[51]</A>);


<P> --B1_acq_data_out[52] is sld_signaltap:ReSDMAC|acq_data_out[52]
<P><A NAME="B1_acq_data_out[52]">B1_acq_data_out[52]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[52]">B1_acq_data_in_reg[52]</A>);


<P> --B1_acq_data_out[53] is sld_signaltap:ReSDMAC|acq_data_out[53]
<P><A NAME="B1_acq_data_out[53]">B1_acq_data_out[53]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[53]">B1_acq_data_in_reg[53]</A>);


<P> --B1_acq_data_out[54] is sld_signaltap:ReSDMAC|acq_data_out[54]
<P><A NAME="B1_acq_data_out[54]">B1_acq_data_out[54]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[54]">B1_acq_data_in_reg[54]</A>);


<P> --B1_acq_data_out[55] is sld_signaltap:ReSDMAC|acq_data_out[55]
<P><A NAME="B1_acq_data_out[55]">B1_acq_data_out[55]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[55]">B1_acq_data_in_reg[55]</A>);


<P> --B1_acq_data_out[56] is sld_signaltap:ReSDMAC|acq_data_out[56]
<P><A NAME="B1_acq_data_out[56]">B1_acq_data_out[56]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[56]">B1_acq_data_in_reg[56]</A>);


<P> --B1_acq_data_out[57] is sld_signaltap:ReSDMAC|acq_data_out[57]
<P><A NAME="B1_acq_data_out[57]">B1_acq_data_out[57]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[57]">B1_acq_data_in_reg[57]</A>);


<P> --B1_acq_data_out[58] is sld_signaltap:ReSDMAC|acq_data_out[58]
<P><A NAME="B1_acq_data_out[58]">B1_acq_data_out[58]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[58]">B1_acq_data_in_reg[58]</A>);


<P> --B1_acq_data_out[59] is sld_signaltap:ReSDMAC|acq_data_out[59]
<P><A NAME="B1_acq_data_out[59]">B1_acq_data_out[59]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[59]">B1_acq_data_in_reg[59]</A>);


<P> --B1_acq_data_out[60] is sld_signaltap:ReSDMAC|acq_data_out[60]
<P><A NAME="B1_acq_data_out[60]">B1_acq_data_out[60]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[60]">B1_acq_data_in_reg[60]</A>);


<P> --B1_acq_data_out[61] is sld_signaltap:ReSDMAC|acq_data_out[61]
<P><A NAME="B1_acq_data_out[61]">B1_acq_data_out[61]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[61]">B1_acq_data_in_reg[61]</A>);


<P> --B1_acq_data_out[62] is sld_signaltap:ReSDMAC|acq_data_out[62]
<P><A NAME="B1_acq_data_out[62]">B1_acq_data_out[62]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[62]">B1_acq_data_in_reg[62]</A>);


<P> --B1_acq_data_out[63] is sld_signaltap:ReSDMAC|acq_data_out[63]
<P><A NAME="B1_acq_data_out[63]">B1_acq_data_out[63]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[63]">B1_acq_data_in_reg[63]</A>);


<P> --B1_acq_data_out[64] is sld_signaltap:ReSDMAC|acq_data_out[64]
<P><A NAME="B1_acq_data_out[64]">B1_acq_data_out[64]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[64]">B1_acq_data_in_reg[64]</A>);


<P> --B1_acq_data_out[65] is sld_signaltap:ReSDMAC|acq_data_out[65]
<P><A NAME="B1_acq_data_out[65]">B1_acq_data_out[65]</A> = OUTPUT(<A HREF="#B1_acq_data_in_reg[65]">B1_acq_data_in_reg[65]</A>);


<P> --B1_acq_trigger_out[0] is sld_signaltap:ReSDMAC|acq_trigger_out[0]
<P><A NAME="B1_acq_trigger_out[0]">B1_acq_trigger_out[0]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>);


<P> --B1_acq_trigger_out[1] is sld_signaltap:ReSDMAC|acq_trigger_out[1]
<P><A NAME="B1_acq_trigger_out[1]">B1_acq_trigger_out[1]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>);


<P> --B1_acq_trigger_out[2] is sld_signaltap:ReSDMAC|acq_trigger_out[2]
<P><A NAME="B1_acq_trigger_out[2]">B1_acq_trigger_out[2]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>);


<P> --B1_acq_trigger_out[3] is sld_signaltap:ReSDMAC|acq_trigger_out[3]
<P><A NAME="B1_acq_trigger_out[3]">B1_acq_trigger_out[3]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>);


<P> --B1_acq_trigger_out[4] is sld_signaltap:ReSDMAC|acq_trigger_out[4]
<P><A NAME="B1_acq_trigger_out[4]">B1_acq_trigger_out[4]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>);


<P> --B1_acq_trigger_out[5] is sld_signaltap:ReSDMAC|acq_trigger_out[5]
<P><A NAME="B1_acq_trigger_out[5]">B1_acq_trigger_out[5]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>);


<P> --B1_acq_trigger_out[6] is sld_signaltap:ReSDMAC|acq_trigger_out[6]
<P><A NAME="B1_acq_trigger_out[6]">B1_acq_trigger_out[6]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>);


<P> --B1_acq_trigger_out[7] is sld_signaltap:ReSDMAC|acq_trigger_out[7]
<P><A NAME="B1_acq_trigger_out[7]">B1_acq_trigger_out[7]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>);


<P> --B1_acq_trigger_out[8] is sld_signaltap:ReSDMAC|acq_trigger_out[8]
<P><A NAME="B1_acq_trigger_out[8]">B1_acq_trigger_out[8]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>);


<P> --B1_acq_trigger_out[9] is sld_signaltap:ReSDMAC|acq_trigger_out[9]
<P><A NAME="B1_acq_trigger_out[9]">B1_acq_trigger_out[9]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>);


<P> --B1_acq_trigger_out[10] is sld_signaltap:ReSDMAC|acq_trigger_out[10]
<P><A NAME="B1_acq_trigger_out[10]">B1_acq_trigger_out[10]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>);


<P> --B1_acq_trigger_out[11] is sld_signaltap:ReSDMAC|acq_trigger_out[11]
<P><A NAME="B1_acq_trigger_out[11]">B1_acq_trigger_out[11]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>);


<P> --B1_acq_trigger_out[12] is sld_signaltap:ReSDMAC|acq_trigger_out[12]
<P><A NAME="B1_acq_trigger_out[12]">B1_acq_trigger_out[12]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>);


<P> --B1_acq_trigger_out[13] is sld_signaltap:ReSDMAC|acq_trigger_out[13]
<P><A NAME="B1_acq_trigger_out[13]">B1_acq_trigger_out[13]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>);


<P> --B1_acq_trigger_out[14] is sld_signaltap:ReSDMAC|acq_trigger_out[14]
<P><A NAME="B1_acq_trigger_out[14]">B1_acq_trigger_out[14]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>);


<P> --B1_acq_trigger_out[15] is sld_signaltap:ReSDMAC|acq_trigger_out[15]
<P><A NAME="B1_acq_trigger_out[15]">B1_acq_trigger_out[15]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>);


<P> --B1_acq_trigger_out[16] is sld_signaltap:ReSDMAC|acq_trigger_out[16]
<P><A NAME="B1_acq_trigger_out[16]">B1_acq_trigger_out[16]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>);


<P> --B1_acq_trigger_out[17] is sld_signaltap:ReSDMAC|acq_trigger_out[17]
<P><A NAME="B1_acq_trigger_out[17]">B1_acq_trigger_out[17]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>);


<P> --B1_acq_trigger_out[18] is sld_signaltap:ReSDMAC|acq_trigger_out[18]
<P><A NAME="B1_acq_trigger_out[18]">B1_acq_trigger_out[18]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>);


<P> --B1_acq_trigger_out[19] is sld_signaltap:ReSDMAC|acq_trigger_out[19]
<P><A NAME="B1_acq_trigger_out[19]">B1_acq_trigger_out[19]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>);


<P> --B1_acq_trigger_out[20] is sld_signaltap:ReSDMAC|acq_trigger_out[20]
<P><A NAME="B1_acq_trigger_out[20]">B1_acq_trigger_out[20]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>);


<P> --B1_acq_trigger_out[21] is sld_signaltap:ReSDMAC|acq_trigger_out[21]
<P><A NAME="B1_acq_trigger_out[21]">B1_acq_trigger_out[21]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>);


<P> --B1_acq_trigger_out[22] is sld_signaltap:ReSDMAC|acq_trigger_out[22]
<P><A NAME="B1_acq_trigger_out[22]">B1_acq_trigger_out[22]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>);


<P> --B1_acq_trigger_out[23] is sld_signaltap:ReSDMAC|acq_trigger_out[23]
<P><A NAME="B1_acq_trigger_out[23]">B1_acq_trigger_out[23]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>);


<P> --B1_acq_trigger_out[24] is sld_signaltap:ReSDMAC|acq_trigger_out[24]
<P><A NAME="B1_acq_trigger_out[24]">B1_acq_trigger_out[24]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>);


<P> --B1_acq_trigger_out[25] is sld_signaltap:ReSDMAC|acq_trigger_out[25]
<P><A NAME="B1_acq_trigger_out[25]">B1_acq_trigger_out[25]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>);


<P> --B1_acq_trigger_out[26] is sld_signaltap:ReSDMAC|acq_trigger_out[26]
<P><A NAME="B1_acq_trigger_out[26]">B1_acq_trigger_out[26]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>);


<P> --B1_acq_trigger_out[27] is sld_signaltap:ReSDMAC|acq_trigger_out[27]
<P><A NAME="B1_acq_trigger_out[27]">B1_acq_trigger_out[27]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>);


<P> --B1_acq_trigger_out[28] is sld_signaltap:ReSDMAC|acq_trigger_out[28]
<P><A NAME="B1_acq_trigger_out[28]">B1_acq_trigger_out[28]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>);


<P> --B1_acq_trigger_out[29] is sld_signaltap:ReSDMAC|acq_trigger_out[29]
<P><A NAME="B1_acq_trigger_out[29]">B1_acq_trigger_out[29]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>);


<P> --B1_acq_trigger_out[30] is sld_signaltap:ReSDMAC|acq_trigger_out[30]
<P><A NAME="B1_acq_trigger_out[30]">B1_acq_trigger_out[30]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>);


<P> --B1_acq_trigger_out[31] is sld_signaltap:ReSDMAC|acq_trigger_out[31]
<P><A NAME="B1_acq_trigger_out[31]">B1_acq_trigger_out[31]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>);


<P> --B1_acq_trigger_out[32] is sld_signaltap:ReSDMAC|acq_trigger_out[32]
<P><A NAME="B1_acq_trigger_out[32]">B1_acq_trigger_out[32]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>);


<P> --B1_acq_trigger_out[33] is sld_signaltap:ReSDMAC|acq_trigger_out[33]
<P><A NAME="B1_acq_trigger_out[33]">B1_acq_trigger_out[33]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>);


<P> --B1_acq_trigger_out[34] is sld_signaltap:ReSDMAC|acq_trigger_out[34]
<P><A NAME="B1_acq_trigger_out[34]">B1_acq_trigger_out[34]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>);


<P> --B1_acq_trigger_out[35] is sld_signaltap:ReSDMAC|acq_trigger_out[35]
<P><A NAME="B1_acq_trigger_out[35]">B1_acq_trigger_out[35]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>);


<P> --B1_acq_trigger_out[36] is sld_signaltap:ReSDMAC|acq_trigger_out[36]
<P><A NAME="B1_acq_trigger_out[36]">B1_acq_trigger_out[36]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>);


<P> --B1_acq_trigger_out[37] is sld_signaltap:ReSDMAC|acq_trigger_out[37]
<P><A NAME="B1_acq_trigger_out[37]">B1_acq_trigger_out[37]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>);


<P> --B1_acq_trigger_out[38] is sld_signaltap:ReSDMAC|acq_trigger_out[38]
<P><A NAME="B1_acq_trigger_out[38]">B1_acq_trigger_out[38]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>);


<P> --B1_acq_trigger_out[39] is sld_signaltap:ReSDMAC|acq_trigger_out[39]
<P><A NAME="B1_acq_trigger_out[39]">B1_acq_trigger_out[39]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>);


<P> --B1_acq_trigger_out[40] is sld_signaltap:ReSDMAC|acq_trigger_out[40]
<P><A NAME="B1_acq_trigger_out[40]">B1_acq_trigger_out[40]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>);


<P> --B1_acq_trigger_out[41] is sld_signaltap:ReSDMAC|acq_trigger_out[41]
<P><A NAME="B1_acq_trigger_out[41]">B1_acq_trigger_out[41]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>);


<P> --B1_acq_trigger_out[42] is sld_signaltap:ReSDMAC|acq_trigger_out[42]
<P><A NAME="B1_acq_trigger_out[42]">B1_acq_trigger_out[42]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>);


<P> --B1_acq_trigger_out[43] is sld_signaltap:ReSDMAC|acq_trigger_out[43]
<P><A NAME="B1_acq_trigger_out[43]">B1_acq_trigger_out[43]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>);


<P> --B1_acq_trigger_out[44] is sld_signaltap:ReSDMAC|acq_trigger_out[44]
<P><A NAME="B1_acq_trigger_out[44]">B1_acq_trigger_out[44]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>);


<P> --B1_acq_trigger_out[45] is sld_signaltap:ReSDMAC|acq_trigger_out[45]
<P><A NAME="B1_acq_trigger_out[45]">B1_acq_trigger_out[45]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>);


<P> --B1_acq_trigger_out[46] is sld_signaltap:ReSDMAC|acq_trigger_out[46]
<P><A NAME="B1_acq_trigger_out[46]">B1_acq_trigger_out[46]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>);


<P> --B1_acq_trigger_out[47] is sld_signaltap:ReSDMAC|acq_trigger_out[47]
<P><A NAME="B1_acq_trigger_out[47]">B1_acq_trigger_out[47]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>);


<P> --B1_acq_trigger_out[48] is sld_signaltap:ReSDMAC|acq_trigger_out[48]
<P><A NAME="B1_acq_trigger_out[48]">B1_acq_trigger_out[48]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>);


<P> --B1_acq_trigger_out[49] is sld_signaltap:ReSDMAC|acq_trigger_out[49]
<P><A NAME="B1_acq_trigger_out[49]">B1_acq_trigger_out[49]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>);


<P> --B1_acq_trigger_out[50] is sld_signaltap:ReSDMAC|acq_trigger_out[50]
<P><A NAME="B1_acq_trigger_out[50]">B1_acq_trigger_out[50]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>);


<P> --B1_acq_trigger_out[51] is sld_signaltap:ReSDMAC|acq_trigger_out[51]
<P><A NAME="B1_acq_trigger_out[51]">B1_acq_trigger_out[51]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>);


<P> --B1_acq_trigger_out[52] is sld_signaltap:ReSDMAC|acq_trigger_out[52]
<P><A NAME="B1_acq_trigger_out[52]">B1_acq_trigger_out[52]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>);


<P> --B1_acq_trigger_out[53] is sld_signaltap:ReSDMAC|acq_trigger_out[53]
<P><A NAME="B1_acq_trigger_out[53]">B1_acq_trigger_out[53]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>);


<P> --B1_acq_trigger_out[54] is sld_signaltap:ReSDMAC|acq_trigger_out[54]
<P><A NAME="B1_acq_trigger_out[54]">B1_acq_trigger_out[54]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>);


<P> --B1_acq_trigger_out[55] is sld_signaltap:ReSDMAC|acq_trigger_out[55]
<P><A NAME="B1_acq_trigger_out[55]">B1_acq_trigger_out[55]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>);


<P> --B1_acq_trigger_out[56] is sld_signaltap:ReSDMAC|acq_trigger_out[56]
<P><A NAME="B1_acq_trigger_out[56]">B1_acq_trigger_out[56]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>);


<P> --B1_acq_trigger_out[57] is sld_signaltap:ReSDMAC|acq_trigger_out[57]
<P><A NAME="B1_acq_trigger_out[57]">B1_acq_trigger_out[57]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>);


<P> --B1_acq_trigger_out[58] is sld_signaltap:ReSDMAC|acq_trigger_out[58]
<P><A NAME="B1_acq_trigger_out[58]">B1_acq_trigger_out[58]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>);


<P> --B1_acq_trigger_out[59] is sld_signaltap:ReSDMAC|acq_trigger_out[59]
<P><A NAME="B1_acq_trigger_out[59]">B1_acq_trigger_out[59]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>);


<P> --B1_acq_trigger_out[60] is sld_signaltap:ReSDMAC|acq_trigger_out[60]
<P><A NAME="B1_acq_trigger_out[60]">B1_acq_trigger_out[60]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>);


<P> --B1_acq_trigger_out[61] is sld_signaltap:ReSDMAC|acq_trigger_out[61]
<P><A NAME="B1_acq_trigger_out[61]">B1_acq_trigger_out[61]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>);


<P> --B1_acq_trigger_out[62] is sld_signaltap:ReSDMAC|acq_trigger_out[62]
<P><A NAME="B1_acq_trigger_out[62]">B1_acq_trigger_out[62]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>);


<P> --B1_acq_trigger_out[63] is sld_signaltap:ReSDMAC|acq_trigger_out[63]
<P><A NAME="B1_acq_trigger_out[63]">B1_acq_trigger_out[63]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>);


<P> --B1_acq_trigger_out[64] is sld_signaltap:ReSDMAC|acq_trigger_out[64]
<P><A NAME="B1_acq_trigger_out[64]">B1_acq_trigger_out[64]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>);


<P> --B1_acq_trigger_out[65] is sld_signaltap:ReSDMAC|acq_trigger_out[65]
<P><A NAME="B1_acq_trigger_out[65]">B1_acq_trigger_out[65]</A> = OUTPUT(<A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>);


<P> --B1_trigger_out is sld_signaltap:ReSDMAC|trigger_out
<P><A NAME="B1_trigger_out">B1_trigger_out</A> = OUTPUT(<A HREF="#N1_trigger_out_ff">N1_trigger_out_ff</A>);


<P> --B1_ir_in[0] is sld_signaltap:ReSDMAC|ir_in[0]
<P><A NAME="B1_ir_in[0]">B1_ir_in[0]</A> = INPUT();


<P> --B1_ir_in[1] is sld_signaltap:ReSDMAC|ir_in[1]
<P><A NAME="B1_ir_in[1]">B1_ir_in[1]</A> = INPUT();


<P> --B1_ir_in[2] is sld_signaltap:ReSDMAC|ir_in[2]
<P><A NAME="B1_ir_in[2]">B1_ir_in[2]</A> = INPUT();


<P> --B1_ir_in[3] is sld_signaltap:ReSDMAC|ir_in[3]
<P><A NAME="B1_ir_in[3]">B1_ir_in[3]</A> = INPUT();


<P> --B1_ir_in[4] is sld_signaltap:ReSDMAC|ir_in[4]
<P><A NAME="B1_ir_in[4]">B1_ir_in[4]</A> = INPUT();


<P> --B1_ir_in[5] is sld_signaltap:ReSDMAC|ir_in[5]
<P><A NAME="B1_ir_in[5]">B1_ir_in[5]</A> = INPUT();


<P> --B1_ir_in[6] is sld_signaltap:ReSDMAC|ir_in[6]
<P><A NAME="B1_ir_in[6]">B1_ir_in[6]</A> = INPUT();


<P> --B1_ir_in[7] is sld_signaltap:ReSDMAC|ir_in[7]
<P><A NAME="B1_ir_in[7]">B1_ir_in[7]</A> = INPUT();


<P> --B1_ir_in[8] is sld_signaltap:ReSDMAC|ir_in[8]
<P><A NAME="B1_ir_in[8]">B1_ir_in[8]</A> = INPUT();


<P> --B1_ir_in[9] is sld_signaltap:ReSDMAC|ir_in[9]
<P><A NAME="B1_ir_in[9]">B1_ir_in[9]</A> = INPUT();


<P> --N1_tdo_crc_val_shift_reg[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[0]">N1_tdo_crc_val_shift_reg[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L449">N1L449</A>, <A HREF="#N1L433">N1L433</A>);


<P> --V141_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]
<P> --register power-up is low

<P><A NAME="V141_dffs[0]">V141_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[1]">V141_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --N1L465 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~0
<P><A NAME="N1L465">N1L465</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[0]">N1_tdo_crc_len_reg[0]</A>, <A HREF="#B1_ir_in[3]">B1_ir_in[3]</A>, <A HREF="#V141_dffs[0]">V141_dffs[0]</A>, <A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>);


<P> --V144_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]
<P> --register power-up is low

<P><A NAME="V144_dffs[0]">V144_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L1">V144L1</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]
<P> --register power-up is low

<P><A NAME="V143_dffs[0]">V143_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L1">V143L1</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --N1L466 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1
<P><A NAME="N1L466">N1L466</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[0]">V144_dffs[0]</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#V143_dffs[0]">V143_dffs[0]</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V145_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]
<P> --register power-up is low

<P><A NAME="V145_dffs[0]">V145_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L1">V145L1</A>, <A HREF="#N1L331">N1L331</A>);


<P> --N1_bypass_reg_out is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out
<P> --register power-up is low

<P><A NAME="N1_bypass_reg_out">N1_bypass_reg_out</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L285">N1L285</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --B1_ena is sld_signaltap:ReSDMAC|ena
<P><A NAME="B1_ena">B1_ena</A> = INPUT();


<P> --B1_jtag_state_cdr is sld_signaltap:ReSDMAC|jtag_state_cdr
<P><A NAME="B1_jtag_state_cdr">B1_jtag_state_cdr</A> = INPUT();


<P> --B1_jtag_state_sdr is sld_signaltap:ReSDMAC|jtag_state_sdr
<P><A NAME="B1_jtag_state_sdr">B1_jtag_state_sdr</A> = INPUT();


<P> --B1_usr1 is sld_signaltap:ReSDMAC|usr1
<P><A NAME="B1_usr1">B1_usr1</A> = INPUT();


<P> --N1L293 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0
<P><A NAME="N1L293">N1L293</A> = AMPP_FUNCTION(<A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --N1L331 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0
<P><A NAME="N1L331">N1L331</A> = AMPP_FUNCTION(<A HREF="#N1L293">N1L293</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>);


<P> --N1L467 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2
<P><A NAME="N1L467">N1L467</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[0]">V145_dffs[0]</A>, <A HREF="#N1_bypass_reg_out">N1_bypass_reg_out</A>, <A HREF="#N1L331">N1L331</A>, <A HREF="#B1_ir_in[5]">B1_ir_in[5]</A>);


<P> --N1L468 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~3
<P><A NAME="N1L468">N1L468</A> = AMPP_FUNCTION(<A HREF="#N1L467">N1L467</A>, <A HREF="#B1_ir_in[5]">B1_ir_in[5]</A>, <A HREF="#T1_WORD_SR[0]">T1_WORD_SR[0]</A>);


<P> --N1L469 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~4
<P><A NAME="N1L469">N1L469</A> = AMPP_FUNCTION(<A HREF="#N1L466">N1L466</A>, <A HREF="#N1L468">N1L468</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --N1L470 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~5
<P><A NAME="N1L470">N1L470</A> = AMPP_FUNCTION(<A HREF="#N1L465">N1L465</A>, <A HREF="#N1L469">N1L469</A>, <A HREF="#B1_ir_in[3]">B1_ir_in[3]</A>, <A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>);


<P> --N1L471 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~6
<P><A NAME="N1L471">N1L471</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_val_shift_reg[0]">N1_tdo_crc_val_shift_reg[0]</A>, <A HREF="#N1L470">N1L470</A>, <A HREF="#B1_ir_in[9]">B1_ir_in[9]</A>);


<P> --B1_acq_data_in_reg[0] is sld_signaltap:ReSDMAC|acq_data_in_reg[0]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[0]">B1_acq_data_in_reg[0]</A> = DFFEAS(<A HREF="#B1_acq_data_in[0]">B1_acq_data_in[0]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[1] is sld_signaltap:ReSDMAC|acq_data_in_reg[1]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[1]">B1_acq_data_in_reg[1]</A> = DFFEAS(<A HREF="#B1_acq_data_in[1]">B1_acq_data_in[1]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[2] is sld_signaltap:ReSDMAC|acq_data_in_reg[2]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[2]">B1_acq_data_in_reg[2]</A> = DFFEAS(<A HREF="#B1_acq_data_in[2]">B1_acq_data_in[2]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[3] is sld_signaltap:ReSDMAC|acq_data_in_reg[3]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[3]">B1_acq_data_in_reg[3]</A> = DFFEAS(<A HREF="#B1_acq_data_in[3]">B1_acq_data_in[3]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[4] is sld_signaltap:ReSDMAC|acq_data_in_reg[4]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[4]">B1_acq_data_in_reg[4]</A> = DFFEAS(<A HREF="#B1_acq_data_in[4]">B1_acq_data_in[4]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[5] is sld_signaltap:ReSDMAC|acq_data_in_reg[5]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[5]">B1_acq_data_in_reg[5]</A> = DFFEAS(<A HREF="#B1_acq_data_in[5]">B1_acq_data_in[5]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[6] is sld_signaltap:ReSDMAC|acq_data_in_reg[6]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[6]">B1_acq_data_in_reg[6]</A> = DFFEAS(<A HREF="#B1_acq_data_in[6]">B1_acq_data_in[6]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[7] is sld_signaltap:ReSDMAC|acq_data_in_reg[7]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[7]">B1_acq_data_in_reg[7]</A> = DFFEAS(<A HREF="#B1_acq_data_in[7]">B1_acq_data_in[7]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[8] is sld_signaltap:ReSDMAC|acq_data_in_reg[8]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[8]">B1_acq_data_in_reg[8]</A> = DFFEAS(<A HREF="#B1_acq_data_in[8]">B1_acq_data_in[8]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[9] is sld_signaltap:ReSDMAC|acq_data_in_reg[9]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[9]">B1_acq_data_in_reg[9]</A> = DFFEAS(<A HREF="#B1_acq_data_in[9]">B1_acq_data_in[9]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[10] is sld_signaltap:ReSDMAC|acq_data_in_reg[10]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[10]">B1_acq_data_in_reg[10]</A> = DFFEAS(<A HREF="#B1_acq_data_in[10]">B1_acq_data_in[10]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[11] is sld_signaltap:ReSDMAC|acq_data_in_reg[11]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[11]">B1_acq_data_in_reg[11]</A> = DFFEAS(<A HREF="#B1_acq_data_in[11]">B1_acq_data_in[11]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[12] is sld_signaltap:ReSDMAC|acq_data_in_reg[12]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[12]">B1_acq_data_in_reg[12]</A> = DFFEAS(<A HREF="#B1_acq_data_in[12]">B1_acq_data_in[12]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[13] is sld_signaltap:ReSDMAC|acq_data_in_reg[13]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[13]">B1_acq_data_in_reg[13]</A> = DFFEAS(<A HREF="#B1_acq_data_in[13]">B1_acq_data_in[13]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[14] is sld_signaltap:ReSDMAC|acq_data_in_reg[14]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[14]">B1_acq_data_in_reg[14]</A> = DFFEAS(<A HREF="#B1_acq_data_in[14]">B1_acq_data_in[14]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[15] is sld_signaltap:ReSDMAC|acq_data_in_reg[15]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[15]">B1_acq_data_in_reg[15]</A> = DFFEAS(<A HREF="#B1_acq_data_in[15]">B1_acq_data_in[15]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[16] is sld_signaltap:ReSDMAC|acq_data_in_reg[16]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[16]">B1_acq_data_in_reg[16]</A> = DFFEAS(<A HREF="#B1_acq_data_in[16]">B1_acq_data_in[16]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[17] is sld_signaltap:ReSDMAC|acq_data_in_reg[17]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[17]">B1_acq_data_in_reg[17]</A> = DFFEAS(<A HREF="#B1_acq_data_in[17]">B1_acq_data_in[17]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[18] is sld_signaltap:ReSDMAC|acq_data_in_reg[18]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[18]">B1_acq_data_in_reg[18]</A> = DFFEAS(<A HREF="#B1_acq_data_in[18]">B1_acq_data_in[18]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[19] is sld_signaltap:ReSDMAC|acq_data_in_reg[19]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[19]">B1_acq_data_in_reg[19]</A> = DFFEAS(<A HREF="#B1_acq_data_in[19]">B1_acq_data_in[19]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[20] is sld_signaltap:ReSDMAC|acq_data_in_reg[20]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[20]">B1_acq_data_in_reg[20]</A> = DFFEAS(<A HREF="#B1_acq_data_in[20]">B1_acq_data_in[20]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[21] is sld_signaltap:ReSDMAC|acq_data_in_reg[21]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[21]">B1_acq_data_in_reg[21]</A> = DFFEAS(<A HREF="#B1_acq_data_in[21]">B1_acq_data_in[21]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[22] is sld_signaltap:ReSDMAC|acq_data_in_reg[22]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[22]">B1_acq_data_in_reg[22]</A> = DFFEAS(<A HREF="#B1_acq_data_in[22]">B1_acq_data_in[22]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[23] is sld_signaltap:ReSDMAC|acq_data_in_reg[23]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[23]">B1_acq_data_in_reg[23]</A> = DFFEAS(<A HREF="#B1_acq_data_in[23]">B1_acq_data_in[23]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[24] is sld_signaltap:ReSDMAC|acq_data_in_reg[24]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[24]">B1_acq_data_in_reg[24]</A> = DFFEAS(<A HREF="#B1_acq_data_in[24]">B1_acq_data_in[24]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[25] is sld_signaltap:ReSDMAC|acq_data_in_reg[25]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[25]">B1_acq_data_in_reg[25]</A> = DFFEAS(<A HREF="#B1_acq_data_in[25]">B1_acq_data_in[25]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[26] is sld_signaltap:ReSDMAC|acq_data_in_reg[26]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[26]">B1_acq_data_in_reg[26]</A> = DFFEAS(<A HREF="#B1_acq_data_in[26]">B1_acq_data_in[26]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[27] is sld_signaltap:ReSDMAC|acq_data_in_reg[27]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[27]">B1_acq_data_in_reg[27]</A> = DFFEAS(<A HREF="#B1_acq_data_in[27]">B1_acq_data_in[27]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[28] is sld_signaltap:ReSDMAC|acq_data_in_reg[28]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[28]">B1_acq_data_in_reg[28]</A> = DFFEAS(<A HREF="#B1_acq_data_in[28]">B1_acq_data_in[28]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[29] is sld_signaltap:ReSDMAC|acq_data_in_reg[29]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[29]">B1_acq_data_in_reg[29]</A> = DFFEAS(<A HREF="#B1_acq_data_in[29]">B1_acq_data_in[29]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[30] is sld_signaltap:ReSDMAC|acq_data_in_reg[30]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[30]">B1_acq_data_in_reg[30]</A> = DFFEAS(<A HREF="#B1_acq_data_in[30]">B1_acq_data_in[30]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[31] is sld_signaltap:ReSDMAC|acq_data_in_reg[31]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[31]">B1_acq_data_in_reg[31]</A> = DFFEAS(<A HREF="#B1_acq_data_in[31]">B1_acq_data_in[31]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[32] is sld_signaltap:ReSDMAC|acq_data_in_reg[32]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[32]">B1_acq_data_in_reg[32]</A> = DFFEAS(<A HREF="#B1_acq_data_in[32]">B1_acq_data_in[32]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[33] is sld_signaltap:ReSDMAC|acq_data_in_reg[33]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[33]">B1_acq_data_in_reg[33]</A> = DFFEAS(<A HREF="#B1_acq_data_in[33]">B1_acq_data_in[33]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[34] is sld_signaltap:ReSDMAC|acq_data_in_reg[34]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[34]">B1_acq_data_in_reg[34]</A> = DFFEAS(<A HREF="#B1_acq_data_in[34]">B1_acq_data_in[34]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[35] is sld_signaltap:ReSDMAC|acq_data_in_reg[35]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[35]">B1_acq_data_in_reg[35]</A> = DFFEAS(<A HREF="#B1_acq_data_in[35]">B1_acq_data_in[35]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[36] is sld_signaltap:ReSDMAC|acq_data_in_reg[36]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[36]">B1_acq_data_in_reg[36]</A> = DFFEAS(<A HREF="#B1_acq_data_in[36]">B1_acq_data_in[36]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[37] is sld_signaltap:ReSDMAC|acq_data_in_reg[37]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[37]">B1_acq_data_in_reg[37]</A> = DFFEAS(<A HREF="#B1_acq_data_in[37]">B1_acq_data_in[37]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[38] is sld_signaltap:ReSDMAC|acq_data_in_reg[38]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[38]">B1_acq_data_in_reg[38]</A> = DFFEAS(<A HREF="#B1_acq_data_in[38]">B1_acq_data_in[38]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[39] is sld_signaltap:ReSDMAC|acq_data_in_reg[39]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[39]">B1_acq_data_in_reg[39]</A> = DFFEAS(<A HREF="#B1_acq_data_in[39]">B1_acq_data_in[39]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[40] is sld_signaltap:ReSDMAC|acq_data_in_reg[40]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[40]">B1_acq_data_in_reg[40]</A> = DFFEAS(<A HREF="#B1_acq_data_in[40]">B1_acq_data_in[40]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[41] is sld_signaltap:ReSDMAC|acq_data_in_reg[41]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[41]">B1_acq_data_in_reg[41]</A> = DFFEAS(<A HREF="#B1_acq_data_in[41]">B1_acq_data_in[41]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[42] is sld_signaltap:ReSDMAC|acq_data_in_reg[42]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[42]">B1_acq_data_in_reg[42]</A> = DFFEAS(<A HREF="#B1_acq_data_in[42]">B1_acq_data_in[42]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[43] is sld_signaltap:ReSDMAC|acq_data_in_reg[43]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[43]">B1_acq_data_in_reg[43]</A> = DFFEAS(<A HREF="#B1_acq_data_in[43]">B1_acq_data_in[43]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[44] is sld_signaltap:ReSDMAC|acq_data_in_reg[44]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[44]">B1_acq_data_in_reg[44]</A> = DFFEAS(<A HREF="#B1_acq_data_in[44]">B1_acq_data_in[44]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[45] is sld_signaltap:ReSDMAC|acq_data_in_reg[45]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[45]">B1_acq_data_in_reg[45]</A> = DFFEAS(<A HREF="#B1_acq_data_in[45]">B1_acq_data_in[45]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[46] is sld_signaltap:ReSDMAC|acq_data_in_reg[46]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[46]">B1_acq_data_in_reg[46]</A> = DFFEAS(<A HREF="#B1_acq_data_in[46]">B1_acq_data_in[46]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[47] is sld_signaltap:ReSDMAC|acq_data_in_reg[47]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[47]">B1_acq_data_in_reg[47]</A> = DFFEAS(<A HREF="#B1_acq_data_in[47]">B1_acq_data_in[47]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[48] is sld_signaltap:ReSDMAC|acq_data_in_reg[48]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[48]">B1_acq_data_in_reg[48]</A> = DFFEAS(<A HREF="#B1_acq_data_in[48]">B1_acq_data_in[48]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[49] is sld_signaltap:ReSDMAC|acq_data_in_reg[49]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[49]">B1_acq_data_in_reg[49]</A> = DFFEAS(<A HREF="#B1_acq_data_in[49]">B1_acq_data_in[49]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[50] is sld_signaltap:ReSDMAC|acq_data_in_reg[50]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[50]">B1_acq_data_in_reg[50]</A> = DFFEAS(<A HREF="#B1_acq_data_in[50]">B1_acq_data_in[50]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[51] is sld_signaltap:ReSDMAC|acq_data_in_reg[51]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[51]">B1_acq_data_in_reg[51]</A> = DFFEAS(<A HREF="#B1_acq_data_in[51]">B1_acq_data_in[51]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[52] is sld_signaltap:ReSDMAC|acq_data_in_reg[52]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[52]">B1_acq_data_in_reg[52]</A> = DFFEAS(<A HREF="#B1_acq_data_in[52]">B1_acq_data_in[52]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[53] is sld_signaltap:ReSDMAC|acq_data_in_reg[53]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[53]">B1_acq_data_in_reg[53]</A> = DFFEAS(<A HREF="#B1_acq_data_in[53]">B1_acq_data_in[53]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[54] is sld_signaltap:ReSDMAC|acq_data_in_reg[54]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[54]">B1_acq_data_in_reg[54]</A> = DFFEAS(<A HREF="#B1_acq_data_in[54]">B1_acq_data_in[54]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[55] is sld_signaltap:ReSDMAC|acq_data_in_reg[55]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[55]">B1_acq_data_in_reg[55]</A> = DFFEAS(<A HREF="#B1_acq_data_in[55]">B1_acq_data_in[55]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[56] is sld_signaltap:ReSDMAC|acq_data_in_reg[56]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[56]">B1_acq_data_in_reg[56]</A> = DFFEAS(<A HREF="#B1_acq_data_in[56]">B1_acq_data_in[56]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[57] is sld_signaltap:ReSDMAC|acq_data_in_reg[57]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[57]">B1_acq_data_in_reg[57]</A> = DFFEAS(<A HREF="#B1_acq_data_in[57]">B1_acq_data_in[57]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[58] is sld_signaltap:ReSDMAC|acq_data_in_reg[58]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[58]">B1_acq_data_in_reg[58]</A> = DFFEAS(<A HREF="#B1_acq_data_in[58]">B1_acq_data_in[58]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[59] is sld_signaltap:ReSDMAC|acq_data_in_reg[59]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[59]">B1_acq_data_in_reg[59]</A> = DFFEAS(<A HREF="#B1_acq_data_in[59]">B1_acq_data_in[59]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[60] is sld_signaltap:ReSDMAC|acq_data_in_reg[60]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[60]">B1_acq_data_in_reg[60]</A> = DFFEAS(<A HREF="#B1_acq_data_in[60]">B1_acq_data_in[60]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[61] is sld_signaltap:ReSDMAC|acq_data_in_reg[61]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[61]">B1_acq_data_in_reg[61]</A> = DFFEAS(<A HREF="#B1_acq_data_in[61]">B1_acq_data_in[61]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[62] is sld_signaltap:ReSDMAC|acq_data_in_reg[62]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[62]">B1_acq_data_in_reg[62]</A> = DFFEAS(<A HREF="#B1_acq_data_in[62]">B1_acq_data_in[62]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[63] is sld_signaltap:ReSDMAC|acq_data_in_reg[63]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[63]">B1_acq_data_in_reg[63]</A> = DFFEAS(<A HREF="#B1_acq_data_in[63]">B1_acq_data_in[63]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[64] is sld_signaltap:ReSDMAC|acq_data_in_reg[64]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[64]">B1_acq_data_in_reg[64]</A> = DFFEAS(<A HREF="#B1_acq_data_in[64]">B1_acq_data_in[64]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_data_in_reg[65] is sld_signaltap:ReSDMAC|acq_data_in_reg[65]
<P> --register power-up is low

<P><A NAME="B1_acq_data_in_reg[65]">B1_acq_data_in_reg[65]</A> = DFFEAS(<A HREF="#B1_acq_data_in[65]">B1_acq_data_in[65]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[0] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[0]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[0]">B1_acq_trigger_in[0]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[1] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[1]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[1]">B1_acq_trigger_in[1]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[2] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[2]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[2]">B1_acq_trigger_in[2]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[3] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[3]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[3]">B1_acq_trigger_in[3]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[4] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[4]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[4]">B1_acq_trigger_in[4]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[5] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[5]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[5]">B1_acq_trigger_in[5]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[6] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[6]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[6]">B1_acq_trigger_in[6]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[7] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[7]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[7]">B1_acq_trigger_in[7]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[8] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[8]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[8]">B1_acq_trigger_in[8]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[9] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[9]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[9]">B1_acq_trigger_in[9]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[10] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[10]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[10]">B1_acq_trigger_in[10]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[11] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[11]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[11]">B1_acq_trigger_in[11]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[12] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[12]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[12]">B1_acq_trigger_in[12]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[13] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[13]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[13]">B1_acq_trigger_in[13]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[14] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[14]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[14]">B1_acq_trigger_in[14]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[15] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[15]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[15]">B1_acq_trigger_in[15]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[16] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[16]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[16]">B1_acq_trigger_in[16]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[17] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[17]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[17]">B1_acq_trigger_in[17]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[18] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[18]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[18]">B1_acq_trigger_in[18]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[19] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[19]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[19]">B1_acq_trigger_in[19]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[20] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[20]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[20]">B1_acq_trigger_in[20]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[21] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[21]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[21]">B1_acq_trigger_in[21]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[22] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[22]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[22]">B1_acq_trigger_in[22]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[23] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[23]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[23]">B1_acq_trigger_in[23]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[24] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[24]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[24]">B1_acq_trigger_in[24]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[25] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[25]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[25]">B1_acq_trigger_in[25]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[26] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[26]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[26]">B1_acq_trigger_in[26]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[27] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[27]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[27]">B1_acq_trigger_in[27]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[28] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[28]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[28]">B1_acq_trigger_in[28]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[29] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[29]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[29]">B1_acq_trigger_in[29]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[30] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[30]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[30]">B1_acq_trigger_in[30]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[31] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[31]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[31]">B1_acq_trigger_in[31]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[32] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[32]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[32]">B1_acq_trigger_in[32]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[33] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[33]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[33]">B1_acq_trigger_in[33]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[34] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[34]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[34]">B1_acq_trigger_in[34]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[35] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[35]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[35]">B1_acq_trigger_in[35]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[36] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[36]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[36]">B1_acq_trigger_in[36]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[37] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[37]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[37]">B1_acq_trigger_in[37]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[38] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[38]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[38]">B1_acq_trigger_in[38]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[39] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[39]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[39]">B1_acq_trigger_in[39]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[40] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[40]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[40]">B1_acq_trigger_in[40]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[41] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[41]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[41]">B1_acq_trigger_in[41]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[42] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[42]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[42]">B1_acq_trigger_in[42]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[43] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[43]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[43]">B1_acq_trigger_in[43]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[44] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[44]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[44]">B1_acq_trigger_in[44]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[45] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[45]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[45]">B1_acq_trigger_in[45]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[46] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[46]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[46]">B1_acq_trigger_in[46]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[47] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[47]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[47]">B1_acq_trigger_in[47]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[48] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[48]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[48]">B1_acq_trigger_in[48]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[49] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[49]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[49]">B1_acq_trigger_in[49]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[50] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[50]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[50]">B1_acq_trigger_in[50]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[51] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[51]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[51]">B1_acq_trigger_in[51]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[52] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[52]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[52]">B1_acq_trigger_in[52]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[53] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[53]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[53]">B1_acq_trigger_in[53]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[54] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[54]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[54]">B1_acq_trigger_in[54]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[55] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[55]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[55]">B1_acq_trigger_in[55]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[56] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[56]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[56]">B1_acq_trigger_in[56]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[57] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[57]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[57]">B1_acq_trigger_in[57]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[58] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[58]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[58]">B1_acq_trigger_in[58]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[59] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[59]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[59]">B1_acq_trigger_in[59]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[60] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[60]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[60]">B1_acq_trigger_in[60]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[61] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[61]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[61]">B1_acq_trigger_in[61]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[62] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[62]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[62]">B1_acq_trigger_in[62]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[63] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[63]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[63]">B1_acq_trigger_in[63]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[64] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[64]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[64]">B1_acq_trigger_in[64]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --B1_acq_trigger_in_reg[65] is sld_signaltap:ReSDMAC|acq_trigger_in_reg[65]
<P> --register power-up is low

<P><A NAME="B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A> = DFFEAS(<A HREF="#B1_acq_trigger_in[65]">B1_acq_trigger_in[65]</A>, <A HREF="#B1_acq_clk">B1_acq_clk</A>,  ,  ,  ,  ,  ,  ,  );


<P> --N1_trigger_out_ff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff
<P> --register power-up is low

<P><A NAME="N1_trigger_out_ff">N1_trigger_out_ff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1L473">N1L473</A>);


<P> --S1_lfsr[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]
<P> --register power-up is low

<P><A NAME="S1_lfsr[0]">S1_lfsr[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L16">S1L16</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --N1_tdo_crc_val_shift_reg[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[1]">N1_tdo_crc_val_shift_reg[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L450">N1L450</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L286 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0
<P><A NAME="N1L286">N1L286</A> = AMPP_FUNCTION(<A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --N1L449 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~0
<P><A NAME="N1L449">N1L449</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[0]">S1_lfsr[0]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[1]">N1_tdo_crc_val_shift_reg[1]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --B1_raw_tck is sld_signaltap:ReSDMAC|raw_tck
<P><A NAME="B1_raw_tck">B1_raw_tck</A> = INPUT();


<P> --N1L433 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1
<P><A NAME="N1L433">N1L433</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[9]">B1_ir_in[9]</A>, <A HREF="#N1L293">N1L293</A>);


<P> --N1L319 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0
<P><A NAME="N1L319">N1L319</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>, <A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --N1L320 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1
<P><A NAME="N1L320">N1L320</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --N1_sdr is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr
<P><A NAME="N1_sdr">N1_sdr</A> = AMPP_FUNCTION(<A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#B1_ena">B1_ena</A>);


<P> --N1L309 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~0
<P><A NAME="N1L309">N1L309</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[0]">N1_tdo_crc_len_reg[0]</A>, <A HREF="#N1_tdo_crc_len_reg[1]">N1_tdo_crc_len_reg[1]</A>, <A HREF="#N1_tdo_crc_len_reg[2]">N1_tdo_crc_len_reg[2]</A>, <A HREF="#N1_tdo_crc_len_reg[3]">N1_tdo_crc_len_reg[3]</A>);


<P> --N1L310 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~1
<P><A NAME="N1L310">N1L310</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[4]">N1_tdo_crc_len_reg[4]</A>, <A HREF="#N1_tdo_crc_len_reg[5]">N1_tdo_crc_len_reg[5]</A>, <A HREF="#N1_tdo_crc_len_reg[6]">N1_tdo_crc_len_reg[6]</A>, <A HREF="#N1_tdo_crc_len_reg[7]">N1_tdo_crc_len_reg[7]</A>);


<P> --N1L311 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~2
<P><A NAME="N1L311">N1L311</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[8]">N1_tdo_crc_len_reg[8]</A>, <A HREF="#N1_tdo_crc_len_reg[9]">N1_tdo_crc_len_reg[9]</A>, <A HREF="#N1_tdo_crc_len_reg[10]">N1_tdo_crc_len_reg[10]</A>, <A HREF="#N1_tdo_crc_len_reg[11]">N1_tdo_crc_len_reg[11]</A>);


<P> --N1L312 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~3
<P><A NAME="N1L312">N1L312</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[12]">N1_tdo_crc_len_reg[12]</A>, <A HREF="#N1_tdo_crc_len_reg[13]">N1_tdo_crc_len_reg[13]</A>, <A HREF="#N1_tdo_crc_len_reg[14]">N1_tdo_crc_len_reg[14]</A>, <A HREF="#N1_tdo_crc_len_reg[15]">N1_tdo_crc_len_reg[15]</A>);


<P> --N1L313 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4
<P><A NAME="N1L313">N1L313</A> = AMPP_FUNCTION(<A HREF="#N1L309">N1L309</A>, <A HREF="#N1L310">N1L310</A>, <A HREF="#N1L311">N1L311</A>, <A HREF="#N1L312">N1L312</A>);


<P> --N1L314 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5
<P><A NAME="N1L314">N1L314</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[16]">N1_tdo_crc_len_reg[16]</A>, <A HREF="#N1_tdo_crc_len_reg[17]">N1_tdo_crc_len_reg[17]</A>, <A HREF="#N1_tdo_crc_len_reg[18]">N1_tdo_crc_len_reg[18]</A>, <A HREF="#N1_tdo_crc_len_reg[19]">N1_tdo_crc_len_reg[19]</A>);


<P> --N1L315 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6
<P><A NAME="N1L315">N1L315</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[20]">N1_tdo_crc_len_reg[20]</A>, <A HREF="#N1_tdo_crc_len_reg[21]">N1_tdo_crc_len_reg[21]</A>, <A HREF="#N1_tdo_crc_len_reg[22]">N1_tdo_crc_len_reg[22]</A>, <A HREF="#N1_tdo_crc_len_reg[23]">N1_tdo_crc_len_reg[23]</A>);


<P> --N1L316 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~7
<P><A NAME="N1L316">N1L316</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[24]">N1_tdo_crc_len_reg[24]</A>, <A HREF="#N1_tdo_crc_len_reg[25]">N1_tdo_crc_len_reg[25]</A>, <A HREF="#N1_tdo_crc_len_reg[26]">N1_tdo_crc_len_reg[26]</A>, <A HREF="#N1_tdo_crc_len_reg[27]">N1_tdo_crc_len_reg[27]</A>);


<P> --N1L317 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~8
<P><A NAME="N1L317">N1L317</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_len_reg[28]">N1_tdo_crc_len_reg[28]</A>, <A HREF="#N1_tdo_crc_len_reg[29]">N1_tdo_crc_len_reg[29]</A>, <A HREF="#N1_tdo_crc_len_reg[30]">N1_tdo_crc_len_reg[30]</A>, <A HREF="#N1_tdo_crc_len_reg[31]">N1_tdo_crc_len_reg[31]</A>);


<P> --N1L318 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~9
<P><A NAME="N1L318">N1L318</A> = AMPP_FUNCTION(<A HREF="#N1L314">N1L314</A>, <A HREF="#N1L315">N1L315</A>, <A HREF="#N1L316">N1L316</A>, <A HREF="#N1L317">N1L317</A>);


<P> --N1L321 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~2
<P><A NAME="N1L321">N1L321</A> = AMPP_FUNCTION(<A HREF="#N1_sdr">N1_sdr</A>, <A HREF="#N1L313">N1L313</A>, <A HREF="#N1L318">N1L318</A>);


<P> --N1L394 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~34
<P><A NAME="N1L394">N1L394</A> = AMPP_FUNCTION(<A HREF="#N1L321">N1L321</A>, <A HREF="#B1_ir_in[8]">B1_ir_in[8]</A>, <A HREF="#N1L293">N1L293</A>);


<P> --V141_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]
<P> --register power-up is low

<P><A NAME="V141_dffs[1]">V141_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[2]">V141_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --N1_reset_all is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all
<P> --register power-up is low

<P><A NAME="N1_reset_all">N1_reset_all</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L324">N1L324</A>);


<P> --N1_trigger_setup_ena is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena
<P><A NAME="N1_trigger_setup_ena">N1_trigger_setup_ena</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[3]">B1_ir_in[3]</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --V144_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]
<P> --register power-up is low

<P><A NAME="V144_dffs[1]">V144_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L2">V144L2</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]
<P> --register power-up is low

<P><A NAME="Q1_xq[0]">Q1_xq[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L1">HB1L1</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --P1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0
<P><A NAME="P1L7">P1L7</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[4]">BB1_counter_reg_bit[4]</A>, <A HREF="#BB1_counter_reg_bit[3]">BB1_counter_reg_bit[3]</A>, <A HREF="#BB1_counter_reg_bit[1]">BB1_counter_reg_bit[1]</A>, <A HREF="#BB1_counter_reg_bit[2]">BB1_counter_reg_bit[2]</A>);


<P> --P1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0
<P><A NAME="P1L10">P1L10</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>, <A HREF="#BB1_counter_reg_bit[0]">BB1_counter_reg_bit[0]</A>, <A HREF="#P1L7">P1L7</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~0
<P><A NAME="V144L1">V144L1</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[1]">V144_dffs[1]</A>, <A HREF="#Q1_xq[0]">Q1_xq[0]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --W1_is_buffer_wrapped_once_sig is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig
<P> --register power-up is low

<P><A NAME="W1_is_buffer_wrapped_once_sig">W1_is_buffer_wrapped_once_sig</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L126">W1L126</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]
<P> --register power-up is low

<P><A NAME="V143_dffs[1]">V143_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L2">V143L2</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~0
<P><A NAME="V143L1">V143L1</A> = AMPP_FUNCTION(<A HREF="#W1_is_buffer_wrapped_once_sig">W1_is_buffer_wrapped_once_sig</A>, <A HREF="#V143_dffs[1]">V143_dffs[1]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --W1_\buffer_manager:collecting_post_data_var is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:collecting_post_data_var">W1_\buffer_manager:collecting_post_data_var</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L93">W1L93</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --N1_run is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run
<P> --register power-up is low

<P><A NAME="N1_run">N1_run</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>);


<P> --V145_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]
<P> --register power-up is low

<P><A NAME="V145_dffs[1]">V145_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L2">V145L2</A>, <A HREF="#N1L331">N1L331</A>);


<P> --N1L330 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0
<P><A NAME="N1L330">N1L330</A> = AMPP_FUNCTION(<A HREF="#N1L286">N1L286</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>);


<P> --V145L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~0
<P><A NAME="V145L1">V145L1</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:collecting_post_data_var">W1_\buffer_manager:collecting_post_data_var</A>, <A HREF="#N1_run">N1_run</A>, <A HREF="#V145_dffs[1]">V145_dffs[1]</A>, <A HREF="#N1L330">N1L330</A>);


<P> --B1_tdi is sld_signaltap:ReSDMAC|tdi
<P><A NAME="B1_tdi">B1_tdi</A> = INPUT();


<P> --N1L285 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out~0
<P><A NAME="N1L285">N1L285</A> = AMPP_FUNCTION(<A HREF="#B1_tdi">B1_tdi</A>, <A HREF="#N1_bypass_reg_out">N1_bypass_reg_out</A>, <A HREF="#B1_ena">B1_ena</A>);


<P> --B1_crc[8] is sld_signaltap:ReSDMAC|crc[8]
<P><A NAME="B1_crc[8]">B1_crc[8]</A> = INPUT();


<P> --T1_word_counter[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]
<P> --register power-up is low

<P><A NAME="T1_word_counter[1]">T1_word_counter[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L10">T1L10</A>, !<A HREF="#T1L6">T1L6</A>);


<P> --B1_crc[4] is sld_signaltap:ReSDMAC|crc[4]
<P><A NAME="B1_crc[4]">B1_crc[4]</A> = INPUT();


<P> --T1_word_counter[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]
<P> --register power-up is low

<P><A NAME="T1_word_counter[0]">T1_word_counter[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L11">T1L11</A>, !<A HREF="#T1L6">T1L6</A>);


<P> --B1_crc[0] is sld_signaltap:ReSDMAC|crc[0]
<P><A NAME="B1_crc[0]">B1_crc[0]</A> = INPUT();


<P> --T1L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4
<P><A NAME="T1L29">T1L29</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[4]">B1_crc[4]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[0]">B1_crc[0]</A>);


<P> --B1_crc[12] is sld_signaltap:ReSDMAC|crc[12]
<P><A NAME="B1_crc[12]">B1_crc[12]</A> = INPUT();


<P> --T1L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~5
<P><A NAME="T1L30">T1L30</A> = AMPP_FUNCTION(<A HREF="#B1_crc[8]">B1_crc[8]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1L29">T1L29</A>, <A HREF="#B1_crc[12]">B1_crc[12]</A>);


<P> --B1_crc[24] is sld_signaltap:ReSDMAC|crc[24]
<P><A NAME="B1_crc[24]">B1_crc[24]</A> = INPUT();


<P> --B1_crc[20] is sld_signaltap:ReSDMAC|crc[20]
<P><A NAME="B1_crc[20]">B1_crc[20]</A> = INPUT();


<P> --B1_crc[16] is sld_signaltap:ReSDMAC|crc[16]
<P><A NAME="B1_crc[16]">B1_crc[16]</A> = INPUT();


<P> --T1L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~6
<P><A NAME="T1L31">T1L31</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[20]">B1_crc[20]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[16]">B1_crc[16]</A>);


<P> --B1_crc[28] is sld_signaltap:ReSDMAC|crc[28]
<P><A NAME="B1_crc[28]">B1_crc[28]</A> = INPUT();


<P> --T1L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7
<P><A NAME="T1L32">T1L32</A> = AMPP_FUNCTION(<A HREF="#B1_crc[24]">B1_crc[24]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1L31">T1L31</A>, <A HREF="#B1_crc[28]">B1_crc[28]</A>);


<P> --T1_word_counter[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]
<P> --register power-up is low

<P><A NAME="T1_word_counter[2]">T1_word_counter[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L13">T1L13</A>, !<A HREF="#T1L6">T1L6</A>);


<P> --B1_jtag_state_udr is sld_signaltap:ReSDMAC|jtag_state_udr
<P><A NAME="B1_jtag_state_udr">B1_jtag_state_udr</A> = INPUT();


<P> --T1_word_counter[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]
<P> --register power-up is low

<P><A NAME="T1_word_counter[3]">T1_word_counter[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#T1L12">T1L12</A>, !<A HREF="#T1L6">T1L6</A>);


<P> --T1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8
<P><A NAME="T1L24">T1L24</A> = AMPP_FUNCTION(<A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_udr">B1_jtag_state_udr</A>, <A HREF="#T1_word_counter[3]">T1_word_counter[3]</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>);


<P> --T1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9
<P><A NAME="T1L25">T1L25</A> = AMPP_FUNCTION(<A HREF="#N1L293">N1L293</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_udr">B1_jtag_state_udr</A>);


<P> --B1_acq_data_in[0] is sld_signaltap:ReSDMAC|acq_data_in[0]
<P><A NAME="B1_acq_data_in[0]">B1_acq_data_in[0]</A> = INPUT();


<P> --B1_acq_clk is sld_signaltap:ReSDMAC|acq_clk
<P><A NAME="B1_acq_clk">B1_acq_clk</A> = INPUT();


<P> --B1_acq_data_in[1] is sld_signaltap:ReSDMAC|acq_data_in[1]
<P><A NAME="B1_acq_data_in[1]">B1_acq_data_in[1]</A> = INPUT();


<P> --B1_acq_data_in[2] is sld_signaltap:ReSDMAC|acq_data_in[2]
<P><A NAME="B1_acq_data_in[2]">B1_acq_data_in[2]</A> = INPUT();


<P> --B1_acq_data_in[3] is sld_signaltap:ReSDMAC|acq_data_in[3]
<P><A NAME="B1_acq_data_in[3]">B1_acq_data_in[3]</A> = INPUT();


<P> --B1_acq_data_in[4] is sld_signaltap:ReSDMAC|acq_data_in[4]
<P><A NAME="B1_acq_data_in[4]">B1_acq_data_in[4]</A> = INPUT();


<P> --B1_acq_data_in[5] is sld_signaltap:ReSDMAC|acq_data_in[5]
<P><A NAME="B1_acq_data_in[5]">B1_acq_data_in[5]</A> = INPUT();


<P> --B1_acq_data_in[6] is sld_signaltap:ReSDMAC|acq_data_in[6]
<P><A NAME="B1_acq_data_in[6]">B1_acq_data_in[6]</A> = INPUT();


<P> --B1_acq_data_in[7] is sld_signaltap:ReSDMAC|acq_data_in[7]
<P><A NAME="B1_acq_data_in[7]">B1_acq_data_in[7]</A> = INPUT();


<P> --B1_acq_data_in[8] is sld_signaltap:ReSDMAC|acq_data_in[8]
<P><A NAME="B1_acq_data_in[8]">B1_acq_data_in[8]</A> = INPUT();


<P> --B1_acq_data_in[9] is sld_signaltap:ReSDMAC|acq_data_in[9]
<P><A NAME="B1_acq_data_in[9]">B1_acq_data_in[9]</A> = INPUT();


<P> --B1_acq_data_in[10] is sld_signaltap:ReSDMAC|acq_data_in[10]
<P><A NAME="B1_acq_data_in[10]">B1_acq_data_in[10]</A> = INPUT();


<P> --B1_acq_data_in[11] is sld_signaltap:ReSDMAC|acq_data_in[11]
<P><A NAME="B1_acq_data_in[11]">B1_acq_data_in[11]</A> = INPUT();


<P> --B1_acq_data_in[12] is sld_signaltap:ReSDMAC|acq_data_in[12]
<P><A NAME="B1_acq_data_in[12]">B1_acq_data_in[12]</A> = INPUT();


<P> --B1_acq_data_in[13] is sld_signaltap:ReSDMAC|acq_data_in[13]
<P><A NAME="B1_acq_data_in[13]">B1_acq_data_in[13]</A> = INPUT();


<P> --B1_acq_data_in[14] is sld_signaltap:ReSDMAC|acq_data_in[14]
<P><A NAME="B1_acq_data_in[14]">B1_acq_data_in[14]</A> = INPUT();


<P> --B1_acq_data_in[15] is sld_signaltap:ReSDMAC|acq_data_in[15]
<P><A NAME="B1_acq_data_in[15]">B1_acq_data_in[15]</A> = INPUT();


<P> --B1_acq_data_in[16] is sld_signaltap:ReSDMAC|acq_data_in[16]
<P><A NAME="B1_acq_data_in[16]">B1_acq_data_in[16]</A> = INPUT();


<P> --B1_acq_data_in[17] is sld_signaltap:ReSDMAC|acq_data_in[17]
<P><A NAME="B1_acq_data_in[17]">B1_acq_data_in[17]</A> = INPUT();


<P> --B1_acq_data_in[18] is sld_signaltap:ReSDMAC|acq_data_in[18]
<P><A NAME="B1_acq_data_in[18]">B1_acq_data_in[18]</A> = INPUT();


<P> --B1_acq_data_in[19] is sld_signaltap:ReSDMAC|acq_data_in[19]
<P><A NAME="B1_acq_data_in[19]">B1_acq_data_in[19]</A> = INPUT();


<P> --B1_acq_data_in[20] is sld_signaltap:ReSDMAC|acq_data_in[20]
<P><A NAME="B1_acq_data_in[20]">B1_acq_data_in[20]</A> = INPUT();


<P> --B1_acq_data_in[21] is sld_signaltap:ReSDMAC|acq_data_in[21]
<P><A NAME="B1_acq_data_in[21]">B1_acq_data_in[21]</A> = INPUT();


<P> --B1_acq_data_in[22] is sld_signaltap:ReSDMAC|acq_data_in[22]
<P><A NAME="B1_acq_data_in[22]">B1_acq_data_in[22]</A> = INPUT();


<P> --B1_acq_data_in[23] is sld_signaltap:ReSDMAC|acq_data_in[23]
<P><A NAME="B1_acq_data_in[23]">B1_acq_data_in[23]</A> = INPUT();


<P> --B1_acq_data_in[24] is sld_signaltap:ReSDMAC|acq_data_in[24]
<P><A NAME="B1_acq_data_in[24]">B1_acq_data_in[24]</A> = INPUT();


<P> --B1_acq_data_in[25] is sld_signaltap:ReSDMAC|acq_data_in[25]
<P><A NAME="B1_acq_data_in[25]">B1_acq_data_in[25]</A> = INPUT();


<P> --B1_acq_data_in[26] is sld_signaltap:ReSDMAC|acq_data_in[26]
<P><A NAME="B1_acq_data_in[26]">B1_acq_data_in[26]</A> = INPUT();


<P> --B1_acq_data_in[27] is sld_signaltap:ReSDMAC|acq_data_in[27]
<P><A NAME="B1_acq_data_in[27]">B1_acq_data_in[27]</A> = INPUT();


<P> --B1_acq_data_in[28] is sld_signaltap:ReSDMAC|acq_data_in[28]
<P><A NAME="B1_acq_data_in[28]">B1_acq_data_in[28]</A> = INPUT();


<P> --B1_acq_data_in[29] is sld_signaltap:ReSDMAC|acq_data_in[29]
<P><A NAME="B1_acq_data_in[29]">B1_acq_data_in[29]</A> = INPUT();


<P> --B1_acq_data_in[30] is sld_signaltap:ReSDMAC|acq_data_in[30]
<P><A NAME="B1_acq_data_in[30]">B1_acq_data_in[30]</A> = INPUT();


<P> --B1_acq_data_in[31] is sld_signaltap:ReSDMAC|acq_data_in[31]
<P><A NAME="B1_acq_data_in[31]">B1_acq_data_in[31]</A> = INPUT();


<P> --B1_acq_data_in[32] is sld_signaltap:ReSDMAC|acq_data_in[32]
<P><A NAME="B1_acq_data_in[32]">B1_acq_data_in[32]</A> = INPUT();


<P> --B1_acq_data_in[33] is sld_signaltap:ReSDMAC|acq_data_in[33]
<P><A NAME="B1_acq_data_in[33]">B1_acq_data_in[33]</A> = INPUT();


<P> --B1_acq_data_in[34] is sld_signaltap:ReSDMAC|acq_data_in[34]
<P><A NAME="B1_acq_data_in[34]">B1_acq_data_in[34]</A> = INPUT();


<P> --B1_acq_data_in[35] is sld_signaltap:ReSDMAC|acq_data_in[35]
<P><A NAME="B1_acq_data_in[35]">B1_acq_data_in[35]</A> = INPUT();


<P> --B1_acq_data_in[36] is sld_signaltap:ReSDMAC|acq_data_in[36]
<P><A NAME="B1_acq_data_in[36]">B1_acq_data_in[36]</A> = INPUT();


<P> --B1_acq_data_in[37] is sld_signaltap:ReSDMAC|acq_data_in[37]
<P><A NAME="B1_acq_data_in[37]">B1_acq_data_in[37]</A> = INPUT();


<P> --B1_acq_data_in[38] is sld_signaltap:ReSDMAC|acq_data_in[38]
<P><A NAME="B1_acq_data_in[38]">B1_acq_data_in[38]</A> = INPUT();


<P> --B1_acq_data_in[39] is sld_signaltap:ReSDMAC|acq_data_in[39]
<P><A NAME="B1_acq_data_in[39]">B1_acq_data_in[39]</A> = INPUT();


<P> --B1_acq_data_in[40] is sld_signaltap:ReSDMAC|acq_data_in[40]
<P><A NAME="B1_acq_data_in[40]">B1_acq_data_in[40]</A> = INPUT();


<P> --B1_acq_data_in[41] is sld_signaltap:ReSDMAC|acq_data_in[41]
<P><A NAME="B1_acq_data_in[41]">B1_acq_data_in[41]</A> = INPUT();


<P> --B1_acq_data_in[42] is sld_signaltap:ReSDMAC|acq_data_in[42]
<P><A NAME="B1_acq_data_in[42]">B1_acq_data_in[42]</A> = INPUT();


<P> --B1_acq_data_in[43] is sld_signaltap:ReSDMAC|acq_data_in[43]
<P><A NAME="B1_acq_data_in[43]">B1_acq_data_in[43]</A> = INPUT();


<P> --B1_acq_data_in[44] is sld_signaltap:ReSDMAC|acq_data_in[44]
<P><A NAME="B1_acq_data_in[44]">B1_acq_data_in[44]</A> = INPUT();


<P> --B1_acq_data_in[45] is sld_signaltap:ReSDMAC|acq_data_in[45]
<P><A NAME="B1_acq_data_in[45]">B1_acq_data_in[45]</A> = INPUT();


<P> --B1_acq_data_in[46] is sld_signaltap:ReSDMAC|acq_data_in[46]
<P><A NAME="B1_acq_data_in[46]">B1_acq_data_in[46]</A> = INPUT();


<P> --B1_acq_data_in[47] is sld_signaltap:ReSDMAC|acq_data_in[47]
<P><A NAME="B1_acq_data_in[47]">B1_acq_data_in[47]</A> = INPUT();


<P> --B1_acq_data_in[48] is sld_signaltap:ReSDMAC|acq_data_in[48]
<P><A NAME="B1_acq_data_in[48]">B1_acq_data_in[48]</A> = INPUT();


<P> --B1_acq_data_in[49] is sld_signaltap:ReSDMAC|acq_data_in[49]
<P><A NAME="B1_acq_data_in[49]">B1_acq_data_in[49]</A> = INPUT();


<P> --B1_acq_data_in[50] is sld_signaltap:ReSDMAC|acq_data_in[50]
<P><A NAME="B1_acq_data_in[50]">B1_acq_data_in[50]</A> = INPUT();


<P> --B1_acq_data_in[51] is sld_signaltap:ReSDMAC|acq_data_in[51]
<P><A NAME="B1_acq_data_in[51]">B1_acq_data_in[51]</A> = INPUT();


<P> --B1_acq_data_in[52] is sld_signaltap:ReSDMAC|acq_data_in[52]
<P><A NAME="B1_acq_data_in[52]">B1_acq_data_in[52]</A> = INPUT();


<P> --B1_acq_data_in[53] is sld_signaltap:ReSDMAC|acq_data_in[53]
<P><A NAME="B1_acq_data_in[53]">B1_acq_data_in[53]</A> = INPUT();


<P> --B1_acq_data_in[54] is sld_signaltap:ReSDMAC|acq_data_in[54]
<P><A NAME="B1_acq_data_in[54]">B1_acq_data_in[54]</A> = INPUT();


<P> --B1_acq_data_in[55] is sld_signaltap:ReSDMAC|acq_data_in[55]
<P><A NAME="B1_acq_data_in[55]">B1_acq_data_in[55]</A> = INPUT();


<P> --B1_acq_data_in[56] is sld_signaltap:ReSDMAC|acq_data_in[56]
<P><A NAME="B1_acq_data_in[56]">B1_acq_data_in[56]</A> = INPUT();


<P> --B1_acq_data_in[57] is sld_signaltap:ReSDMAC|acq_data_in[57]
<P><A NAME="B1_acq_data_in[57]">B1_acq_data_in[57]</A> = INPUT();


<P> --B1_acq_data_in[58] is sld_signaltap:ReSDMAC|acq_data_in[58]
<P><A NAME="B1_acq_data_in[58]">B1_acq_data_in[58]</A> = INPUT();


<P> --B1_acq_data_in[59] is sld_signaltap:ReSDMAC|acq_data_in[59]
<P><A NAME="B1_acq_data_in[59]">B1_acq_data_in[59]</A> = INPUT();


<P> --B1_acq_data_in[60] is sld_signaltap:ReSDMAC|acq_data_in[60]
<P><A NAME="B1_acq_data_in[60]">B1_acq_data_in[60]</A> = INPUT();


<P> --B1_acq_data_in[61] is sld_signaltap:ReSDMAC|acq_data_in[61]
<P><A NAME="B1_acq_data_in[61]">B1_acq_data_in[61]</A> = INPUT();


<P> --B1_acq_data_in[62] is sld_signaltap:ReSDMAC|acq_data_in[62]
<P><A NAME="B1_acq_data_in[62]">B1_acq_data_in[62]</A> = INPUT();


<P> --B1_acq_data_in[63] is sld_signaltap:ReSDMAC|acq_data_in[63]
<P><A NAME="B1_acq_data_in[63]">B1_acq_data_in[63]</A> = INPUT();


<P> --B1_acq_data_in[64] is sld_signaltap:ReSDMAC|acq_data_in[64]
<P><A NAME="B1_acq_data_in[64]">B1_acq_data_in[64]</A> = INPUT();


<P> --B1_acq_data_in[65] is sld_signaltap:ReSDMAC|acq_data_in[65]
<P><A NAME="B1_acq_data_in[65]">B1_acq_data_in[65]</A> = INPUT();


<P> --B1_acq_trigger_in[0] is sld_signaltap:ReSDMAC|acq_trigger_in[0]
<P><A NAME="B1_acq_trigger_in[0]">B1_acq_trigger_in[0]</A> = INPUT();


<P> --B1_acq_trigger_in[1] is sld_signaltap:ReSDMAC|acq_trigger_in[1]
<P><A NAME="B1_acq_trigger_in[1]">B1_acq_trigger_in[1]</A> = INPUT();


<P> --B1_acq_trigger_in[2] is sld_signaltap:ReSDMAC|acq_trigger_in[2]
<P><A NAME="B1_acq_trigger_in[2]">B1_acq_trigger_in[2]</A> = INPUT();


<P> --B1_acq_trigger_in[3] is sld_signaltap:ReSDMAC|acq_trigger_in[3]
<P><A NAME="B1_acq_trigger_in[3]">B1_acq_trigger_in[3]</A> = INPUT();


<P> --B1_acq_trigger_in[4] is sld_signaltap:ReSDMAC|acq_trigger_in[4]
<P><A NAME="B1_acq_trigger_in[4]">B1_acq_trigger_in[4]</A> = INPUT();


<P> --B1_acq_trigger_in[5] is sld_signaltap:ReSDMAC|acq_trigger_in[5]
<P><A NAME="B1_acq_trigger_in[5]">B1_acq_trigger_in[5]</A> = INPUT();


<P> --B1_acq_trigger_in[6] is sld_signaltap:ReSDMAC|acq_trigger_in[6]
<P><A NAME="B1_acq_trigger_in[6]">B1_acq_trigger_in[6]</A> = INPUT();


<P> --B1_acq_trigger_in[7] is sld_signaltap:ReSDMAC|acq_trigger_in[7]
<P><A NAME="B1_acq_trigger_in[7]">B1_acq_trigger_in[7]</A> = INPUT();


<P> --B1_acq_trigger_in[8] is sld_signaltap:ReSDMAC|acq_trigger_in[8]
<P><A NAME="B1_acq_trigger_in[8]">B1_acq_trigger_in[8]</A> = INPUT();


<P> --B1_acq_trigger_in[9] is sld_signaltap:ReSDMAC|acq_trigger_in[9]
<P><A NAME="B1_acq_trigger_in[9]">B1_acq_trigger_in[9]</A> = INPUT();


<P> --B1_acq_trigger_in[10] is sld_signaltap:ReSDMAC|acq_trigger_in[10]
<P><A NAME="B1_acq_trigger_in[10]">B1_acq_trigger_in[10]</A> = INPUT();


<P> --B1_acq_trigger_in[11] is sld_signaltap:ReSDMAC|acq_trigger_in[11]
<P><A NAME="B1_acq_trigger_in[11]">B1_acq_trigger_in[11]</A> = INPUT();


<P> --B1_acq_trigger_in[12] is sld_signaltap:ReSDMAC|acq_trigger_in[12]
<P><A NAME="B1_acq_trigger_in[12]">B1_acq_trigger_in[12]</A> = INPUT();


<P> --B1_acq_trigger_in[13] is sld_signaltap:ReSDMAC|acq_trigger_in[13]
<P><A NAME="B1_acq_trigger_in[13]">B1_acq_trigger_in[13]</A> = INPUT();


<P> --B1_acq_trigger_in[14] is sld_signaltap:ReSDMAC|acq_trigger_in[14]
<P><A NAME="B1_acq_trigger_in[14]">B1_acq_trigger_in[14]</A> = INPUT();


<P> --B1_acq_trigger_in[15] is sld_signaltap:ReSDMAC|acq_trigger_in[15]
<P><A NAME="B1_acq_trigger_in[15]">B1_acq_trigger_in[15]</A> = INPUT();


<P> --B1_acq_trigger_in[16] is sld_signaltap:ReSDMAC|acq_trigger_in[16]
<P><A NAME="B1_acq_trigger_in[16]">B1_acq_trigger_in[16]</A> = INPUT();


<P> --B1_acq_trigger_in[17] is sld_signaltap:ReSDMAC|acq_trigger_in[17]
<P><A NAME="B1_acq_trigger_in[17]">B1_acq_trigger_in[17]</A> = INPUT();


<P> --B1_acq_trigger_in[18] is sld_signaltap:ReSDMAC|acq_trigger_in[18]
<P><A NAME="B1_acq_trigger_in[18]">B1_acq_trigger_in[18]</A> = INPUT();


<P> --B1_acq_trigger_in[19] is sld_signaltap:ReSDMAC|acq_trigger_in[19]
<P><A NAME="B1_acq_trigger_in[19]">B1_acq_trigger_in[19]</A> = INPUT();


<P> --B1_acq_trigger_in[20] is sld_signaltap:ReSDMAC|acq_trigger_in[20]
<P><A NAME="B1_acq_trigger_in[20]">B1_acq_trigger_in[20]</A> = INPUT();


<P> --B1_acq_trigger_in[21] is sld_signaltap:ReSDMAC|acq_trigger_in[21]
<P><A NAME="B1_acq_trigger_in[21]">B1_acq_trigger_in[21]</A> = INPUT();


<P> --B1_acq_trigger_in[22] is sld_signaltap:ReSDMAC|acq_trigger_in[22]
<P><A NAME="B1_acq_trigger_in[22]">B1_acq_trigger_in[22]</A> = INPUT();


<P> --B1_acq_trigger_in[23] is sld_signaltap:ReSDMAC|acq_trigger_in[23]
<P><A NAME="B1_acq_trigger_in[23]">B1_acq_trigger_in[23]</A> = INPUT();


<P> --B1_acq_trigger_in[24] is sld_signaltap:ReSDMAC|acq_trigger_in[24]
<P><A NAME="B1_acq_trigger_in[24]">B1_acq_trigger_in[24]</A> = INPUT();


<P> --B1_acq_trigger_in[25] is sld_signaltap:ReSDMAC|acq_trigger_in[25]
<P><A NAME="B1_acq_trigger_in[25]">B1_acq_trigger_in[25]</A> = INPUT();


<P> --B1_acq_trigger_in[26] is sld_signaltap:ReSDMAC|acq_trigger_in[26]
<P><A NAME="B1_acq_trigger_in[26]">B1_acq_trigger_in[26]</A> = INPUT();


<P> --B1_acq_trigger_in[27] is sld_signaltap:ReSDMAC|acq_trigger_in[27]
<P><A NAME="B1_acq_trigger_in[27]">B1_acq_trigger_in[27]</A> = INPUT();


<P> --B1_acq_trigger_in[28] is sld_signaltap:ReSDMAC|acq_trigger_in[28]
<P><A NAME="B1_acq_trigger_in[28]">B1_acq_trigger_in[28]</A> = INPUT();


<P> --B1_acq_trigger_in[29] is sld_signaltap:ReSDMAC|acq_trigger_in[29]
<P><A NAME="B1_acq_trigger_in[29]">B1_acq_trigger_in[29]</A> = INPUT();


<P> --B1_acq_trigger_in[30] is sld_signaltap:ReSDMAC|acq_trigger_in[30]
<P><A NAME="B1_acq_trigger_in[30]">B1_acq_trigger_in[30]</A> = INPUT();


<P> --B1_acq_trigger_in[31] is sld_signaltap:ReSDMAC|acq_trigger_in[31]
<P><A NAME="B1_acq_trigger_in[31]">B1_acq_trigger_in[31]</A> = INPUT();


<P> --B1_acq_trigger_in[32] is sld_signaltap:ReSDMAC|acq_trigger_in[32]
<P><A NAME="B1_acq_trigger_in[32]">B1_acq_trigger_in[32]</A> = INPUT();


<P> --B1_acq_trigger_in[33] is sld_signaltap:ReSDMAC|acq_trigger_in[33]
<P><A NAME="B1_acq_trigger_in[33]">B1_acq_trigger_in[33]</A> = INPUT();


<P> --B1_acq_trigger_in[34] is sld_signaltap:ReSDMAC|acq_trigger_in[34]
<P><A NAME="B1_acq_trigger_in[34]">B1_acq_trigger_in[34]</A> = INPUT();


<P> --B1_acq_trigger_in[35] is sld_signaltap:ReSDMAC|acq_trigger_in[35]
<P><A NAME="B1_acq_trigger_in[35]">B1_acq_trigger_in[35]</A> = INPUT();


<P> --B1_acq_trigger_in[36] is sld_signaltap:ReSDMAC|acq_trigger_in[36]
<P><A NAME="B1_acq_trigger_in[36]">B1_acq_trigger_in[36]</A> = INPUT();


<P> --B1_acq_trigger_in[37] is sld_signaltap:ReSDMAC|acq_trigger_in[37]
<P><A NAME="B1_acq_trigger_in[37]">B1_acq_trigger_in[37]</A> = INPUT();


<P> --B1_acq_trigger_in[38] is sld_signaltap:ReSDMAC|acq_trigger_in[38]
<P><A NAME="B1_acq_trigger_in[38]">B1_acq_trigger_in[38]</A> = INPUT();


<P> --B1_acq_trigger_in[39] is sld_signaltap:ReSDMAC|acq_trigger_in[39]
<P><A NAME="B1_acq_trigger_in[39]">B1_acq_trigger_in[39]</A> = INPUT();


<P> --B1_acq_trigger_in[40] is sld_signaltap:ReSDMAC|acq_trigger_in[40]
<P><A NAME="B1_acq_trigger_in[40]">B1_acq_trigger_in[40]</A> = INPUT();


<P> --B1_acq_trigger_in[41] is sld_signaltap:ReSDMAC|acq_trigger_in[41]
<P><A NAME="B1_acq_trigger_in[41]">B1_acq_trigger_in[41]</A> = INPUT();


<P> --B1_acq_trigger_in[42] is sld_signaltap:ReSDMAC|acq_trigger_in[42]
<P><A NAME="B1_acq_trigger_in[42]">B1_acq_trigger_in[42]</A> = INPUT();


<P> --B1_acq_trigger_in[43] is sld_signaltap:ReSDMAC|acq_trigger_in[43]
<P><A NAME="B1_acq_trigger_in[43]">B1_acq_trigger_in[43]</A> = INPUT();


<P> --B1_acq_trigger_in[44] is sld_signaltap:ReSDMAC|acq_trigger_in[44]
<P><A NAME="B1_acq_trigger_in[44]">B1_acq_trigger_in[44]</A> = INPUT();


<P> --B1_acq_trigger_in[45] is sld_signaltap:ReSDMAC|acq_trigger_in[45]
<P><A NAME="B1_acq_trigger_in[45]">B1_acq_trigger_in[45]</A> = INPUT();


<P> --B1_acq_trigger_in[46] is sld_signaltap:ReSDMAC|acq_trigger_in[46]
<P><A NAME="B1_acq_trigger_in[46]">B1_acq_trigger_in[46]</A> = INPUT();


<P> --B1_acq_trigger_in[47] is sld_signaltap:ReSDMAC|acq_trigger_in[47]
<P><A NAME="B1_acq_trigger_in[47]">B1_acq_trigger_in[47]</A> = INPUT();


<P> --B1_acq_trigger_in[48] is sld_signaltap:ReSDMAC|acq_trigger_in[48]
<P><A NAME="B1_acq_trigger_in[48]">B1_acq_trigger_in[48]</A> = INPUT();


<P> --B1_acq_trigger_in[49] is sld_signaltap:ReSDMAC|acq_trigger_in[49]
<P><A NAME="B1_acq_trigger_in[49]">B1_acq_trigger_in[49]</A> = INPUT();


<P> --B1_acq_trigger_in[50] is sld_signaltap:ReSDMAC|acq_trigger_in[50]
<P><A NAME="B1_acq_trigger_in[50]">B1_acq_trigger_in[50]</A> = INPUT();


<P> --B1_acq_trigger_in[51] is sld_signaltap:ReSDMAC|acq_trigger_in[51]
<P><A NAME="B1_acq_trigger_in[51]">B1_acq_trigger_in[51]</A> = INPUT();


<P> --B1_acq_trigger_in[52] is sld_signaltap:ReSDMAC|acq_trigger_in[52]
<P><A NAME="B1_acq_trigger_in[52]">B1_acq_trigger_in[52]</A> = INPUT();


<P> --B1_acq_trigger_in[53] is sld_signaltap:ReSDMAC|acq_trigger_in[53]
<P><A NAME="B1_acq_trigger_in[53]">B1_acq_trigger_in[53]</A> = INPUT();


<P> --B1_acq_trigger_in[54] is sld_signaltap:ReSDMAC|acq_trigger_in[54]
<P><A NAME="B1_acq_trigger_in[54]">B1_acq_trigger_in[54]</A> = INPUT();


<P> --B1_acq_trigger_in[55] is sld_signaltap:ReSDMAC|acq_trigger_in[55]
<P><A NAME="B1_acq_trigger_in[55]">B1_acq_trigger_in[55]</A> = INPUT();


<P> --B1_acq_trigger_in[56] is sld_signaltap:ReSDMAC|acq_trigger_in[56]
<P><A NAME="B1_acq_trigger_in[56]">B1_acq_trigger_in[56]</A> = INPUT();


<P> --B1_acq_trigger_in[57] is sld_signaltap:ReSDMAC|acq_trigger_in[57]
<P><A NAME="B1_acq_trigger_in[57]">B1_acq_trigger_in[57]</A> = INPUT();


<P> --B1_acq_trigger_in[58] is sld_signaltap:ReSDMAC|acq_trigger_in[58]
<P><A NAME="B1_acq_trigger_in[58]">B1_acq_trigger_in[58]</A> = INPUT();


<P> --B1_acq_trigger_in[59] is sld_signaltap:ReSDMAC|acq_trigger_in[59]
<P><A NAME="B1_acq_trigger_in[59]">B1_acq_trigger_in[59]</A> = INPUT();


<P> --B1_acq_trigger_in[60] is sld_signaltap:ReSDMAC|acq_trigger_in[60]
<P><A NAME="B1_acq_trigger_in[60]">B1_acq_trigger_in[60]</A> = INPUT();


<P> --B1_acq_trigger_in[61] is sld_signaltap:ReSDMAC|acq_trigger_in[61]
<P><A NAME="B1_acq_trigger_in[61]">B1_acq_trigger_in[61]</A> = INPUT();


<P> --B1_acq_trigger_in[62] is sld_signaltap:ReSDMAC|acq_trigger_in[62]
<P><A NAME="B1_acq_trigger_in[62]">B1_acq_trigger_in[62]</A> = INPUT();


<P> --B1_acq_trigger_in[63] is sld_signaltap:ReSDMAC|acq_trigger_in[63]
<P><A NAME="B1_acq_trigger_in[63]">B1_acq_trigger_in[63]</A> = INPUT();


<P> --B1_acq_trigger_in[64] is sld_signaltap:ReSDMAC|acq_trigger_in[64]
<P><A NAME="B1_acq_trigger_in[64]">B1_acq_trigger_in[64]</A> = INPUT();


<P> --B1_acq_trigger_in[65] is sld_signaltap:ReSDMAC|acq_trigger_in[65]
<P><A NAME="B1_acq_trigger_in[65]">B1_acq_trigger_in[65]</A> = INPUT();


<P> --LB1_last_level_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed
<P> --register power-up is low

<P><A NAME="LB1_last_level_delayed">LB1_last_level_delayed</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#LB1L2">LB1L2</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V140_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]
<P> --register power-up is low

<P><A NAME="V140_dffs[0]">V140_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[1]">V140_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --N1L322 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~3
<P><A NAME="N1L322">N1L322</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#V140_dffs[0]">V140_dffs[0]</A>);


<P> --N1_trigger_out_mode_ff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff
<P> --register power-up is low

<P><A NAME="N1_trigger_out_mode_ff">N1_trigger_out_mode_ff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1L475">N1L475</A>);


<P> --W1_\buffer_manager:done is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:done">W1_\buffer_manager:done</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L109">W1L109</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --N1_buffer_write_enable_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed
<P> --register power-up is low

<P><A NAME="N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1L283">N1L283</A>);


<P> --N1L328 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0
<P><A NAME="N1L328">N1L328</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:done">W1_\buffer_manager:done</A>, <A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>);


<P> --W1_\buffer_manager:is_buffer_wrapped is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:is_buffer_wrapped">W1_\buffer_manager:is_buffer_wrapped</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L132">W1L132</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --N1L329 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1
<P><A NAME="N1L329">N1L329</A> = AMPP_FUNCTION(<A HREF="#N1_run">N1_run</A>, <A HREF="#W1_\buffer_manager:collecting_post_data_var">W1_\buffer_manager:collecting_post_data_var</A>, <A HREF="#N1L328">N1L328</A>, <A HREF="#W1_\buffer_manager:is_buffer_wrapped">W1_\buffer_manager:is_buffer_wrapped</A>);


<P> --N1L473 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff~0
<P><A NAME="N1L473">N1L473</A> = AMPP_FUNCTION(<A HREF="#N1_trigger_out_ff">N1_trigger_out_ff</A>, <A HREF="#N1L322">N1L322</A>, <A HREF="#N1_trigger_out_mode_ff">N1_trigger_out_mode_ff</A>, <A HREF="#N1L329">N1L329</A>);


<P> --S1_lfsr[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]
<P> --register power-up is low

<P><A NAME="S1_lfsr[1]">S1_lfsr[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L17">S1L17</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --N1_tdo_crc_val_calc_reset is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset
<P><A NAME="N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A> = AMPP_FUNCTION(<A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>, <A HREF="#B1_ir_in[9]">B1_ir_in[9]</A>, <A HREF="#B1_usr1">B1_usr1</A>);


<P> --S1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0
<P><A NAME="S1L16">S1L16</A> = AMPP_FUNCTION(<A HREF="#N1L471">N1L471</A>, <A HREF="#S1_lfsr[0]">S1_lfsr[0]</A>, <A HREF="#S1_lfsr[1]">S1_lfsr[1]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --S1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]~1
<P><A NAME="S1L5">S1L5</A> = AMPP_FUNCTION(<A HREF="#N1_sdr">N1_sdr</A>, <A HREF="#N1L313">N1L313</A>, <A HREF="#N1L318">N1L318</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[2]">N1_tdo_crc_val_shift_reg[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L451">N1L451</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L450 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2
<P><A NAME="N1L450">N1L450</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[1]">S1_lfsr[1]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[2]">N1_tdo_crc_val_shift_reg[2]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V141_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]
<P> --register power-up is low

<P><A NAME="V141_dffs[2]">V141_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[3]">V141_dffs[3]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --B1_clr is sld_signaltap:ReSDMAC|clr
<P><A NAME="B1_clr">B1_clr</A> = INPUT();


<P> --N1L324 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0
<P><A NAME="N1L324">N1L324</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[0]">B1_ir_in[0]</A>, <A HREF="#B1_clr">B1_clr</A>);


<P> --V144_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]
<P> --register power-up is low

<P><A NAME="V144_dffs[2]">V144_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L3">V144L3</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]
<P> --register power-up is low

<P><A NAME="Q1_xq[1]">Q1_xq[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L2">HB1L2</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~1
<P><A NAME="V144L2">V144L2</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[2]">V144_dffs[2]</A>, <A HREF="#Q1_xq[1]">Q1_xq[1]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][0]">Q1_cells[1][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_segment_wrapped_delayed">N1_segment_wrapped_delayed</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][0]">Q1_cells[0][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_segment_wrapped_delayed">N1_segment_wrapped_delayed</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --Q1_xraddr[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]
<P> --register power-up is low

<P><A NAME="Q1_xraddr[0]">Q1_xraddr[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#DB1_counter_reg_bit[0]">DB1_counter_reg_bit[0]</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --HB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[0]~0
<P><A NAME="HB1L1">HB1L1</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][0]">Q1_cells[1][0]</A>, <A HREF="#Q1_cells[0][0]">Q1_cells[0][0]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --BB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_6rh:auto_generated|counter_reg_bit[4]~0
<P><A NAME="BB1L19">BB1L19</A> = AMPP_FUNCTION(<A HREF="#BB1L10">BB1L10</A>, <A HREF="#P1L10">P1L10</A>);


<P> --N1_condition_delay_reg[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]
<P> --register power-up is low

<P><A NAME="N1_condition_delay_reg[3]">N1_condition_delay_reg[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_condition_delay_reg[2]">N1_condition_delay_reg[2]</A>);


<P> --N1_collect_data is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data
<P><A NAME="N1_collect_data">N1_collect_data</A> = AMPP_FUNCTION(<A HREF="#N1_run">N1_run</A>, <A HREF="#N1_condition_delay_reg[3]">N1_condition_delay_reg[3]</A>);


<P> --W1_\buffer_manager:base_address[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:base_address[0]">W1_\buffer_manager:base_address[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L92">W1L92</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_modified_post_count[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]
<P> --register power-up is low

<P><A NAME="W1_modified_post_count[0]">W1_modified_post_count[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#V141_dffs[0]">V141_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_counter[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]
<P> --register power-up is low

<P><A NAME="W1_counter[0]">W1_counter[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L108">W1L108</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]
<P> --register power-up is low

<P><A NAME="W1_counter[1]">W1_counter[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L58">W1L58</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L114 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~0
<P><A NAME="W1L114">W1L114</A> = AMPP_FUNCTION(<A HREF="#W1_modified_post_count[0]">W1_modified_post_count[0]</A>, <A HREF="#W1_counter[0]">W1_counter[0]</A>, <A HREF="#W1_counter[1]">W1_counter[1]</A>, <A HREF="#W1_modified_post_count[1]">W1_modified_post_count[1]</A>);


<P> --W1_counter[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]
<P> --register power-up is low

<P><A NAME="W1_counter[2]">W1_counter[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L61">W1L61</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]
<P> --register power-up is low

<P><A NAME="W1_counter[3]">W1_counter[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L64">W1L64</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L115 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~1
<P><A NAME="W1L115">W1L115</A> = AMPP_FUNCTION(<A HREF="#W1_counter[2]">W1_counter[2]</A>, <A HREF="#W1_modified_post_count[2]">W1_modified_post_count[2]</A>, <A HREF="#W1_counter[3]">W1_counter[3]</A>, <A HREF="#W1_modified_post_count[3]">W1_modified_post_count[3]</A>);


<P> --W1_counter[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]
<P> --register power-up is low

<P><A NAME="W1_counter[4]">W1_counter[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L67">W1L67</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]
<P> --register power-up is low

<P><A NAME="W1_counter[5]">W1_counter[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L70">W1L70</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L116 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~2
<P><A NAME="W1L116">W1L116</A> = AMPP_FUNCTION(<A HREF="#W1_counter[4]">W1_counter[4]</A>, <A HREF="#W1_modified_post_count[4]">W1_modified_post_count[4]</A>, <A HREF="#W1_counter[5]">W1_counter[5]</A>, <A HREF="#W1_modified_post_count[5]">W1_modified_post_count[5]</A>);


<P> --W1_counter[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]
<P> --register power-up is low

<P><A NAME="W1_counter[6]">W1_counter[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L73">W1L73</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]
<P> --register power-up is low

<P><A NAME="W1_counter[7]">W1_counter[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L76">W1L76</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L117 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~3
<P><A NAME="W1L117">W1L117</A> = AMPP_FUNCTION(<A HREF="#W1_counter[6]">W1_counter[6]</A>, <A HREF="#W1_modified_post_count[6]">W1_modified_post_count[6]</A>, <A HREF="#W1_counter[7]">W1_counter[7]</A>, <A HREF="#W1_modified_post_count[7]">W1_modified_post_count[7]</A>);


<P> --W1L118 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~4
<P><A NAME="W1L118">W1L118</A> = AMPP_FUNCTION(<A HREF="#W1L114">W1L114</A>, <A HREF="#W1L115">W1L115</A>, <A HREF="#W1L116">W1L116</A>, <A HREF="#W1L117">W1L117</A>);


<P> --W1_counter[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]
<P> --register power-up is low

<P><A NAME="W1_counter[8]">W1_counter[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L79">W1L79</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]
<P> --register power-up is low

<P><A NAME="W1_counter[9]">W1_counter[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L82">W1L82</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L119 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~5
<P><A NAME="W1L119">W1L119</A> = AMPP_FUNCTION(<A HREF="#W1_counter[8]">W1_counter[8]</A>, <A HREF="#W1_modified_post_count[8]">W1_modified_post_count[8]</A>, <A HREF="#W1_counter[9]">W1_counter[9]</A>, <A HREF="#W1_modified_post_count[9]">W1_modified_post_count[9]</A>);


<P> --W1_counter[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]
<P> --register power-up is low

<P><A NAME="W1_counter[12]">W1_counter[12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L89">W1L89</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L120 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~6
<P><A NAME="W1L120">W1L120</A> = AMPP_FUNCTION(<A HREF="#W1_counter[12]">W1_counter[12]</A>, <A HREF="#W1_modified_post_count[12]">W1_modified_post_count[12]</A>);


<P> --W1_counter[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]
<P> --register power-up is low

<P><A NAME="W1_counter[10]">W1_counter[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L90">W1L90</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_counter[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]
<P> --register power-up is low

<P><A NAME="W1_counter[11]">W1_counter[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L91">W1L91</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L121 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~7
<P><A NAME="W1L121">W1L121</A> = AMPP_FUNCTION(<A HREF="#W1_counter[10]">W1_counter[10]</A>, <A HREF="#W1_modified_post_count[10]">W1_modified_post_count[10]</A>, <A HREF="#W1_counter[11]">W1_counter[11]</A>, <A HREF="#W1_modified_post_count[11]">W1_modified_post_count[11]</A>);


<P> --W1L122 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal2~8
<P><A NAME="W1L122">W1L122</A> = AMPP_FUNCTION(<A HREF="#W1L118">W1L118</A>, <A HREF="#W1L119">W1L119</A>, <A HREF="#W1L120">W1L120</A>, <A HREF="#W1L121">W1L121</A>);


<P> --W1_final_trigger_set is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set
<P> --register power-up is low

<P><A NAME="W1_final_trigger_set">W1_final_trigger_set</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, GND, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1L197 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0
<P><A NAME="W1L197">W1L197</A> = AMPP_FUNCTION(<A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#V140_dffs[0]">V140_dffs[0]</A>, <A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>);


<P> --W1L110 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0
<P><A NAME="W1L110">W1L110</A> = AMPP_FUNCTION(<A HREF="#W1_counter[0]">W1_counter[0]</A>, <A HREF="#W1_counter[1]">W1_counter[1]</A>, <A HREF="#W1_counter[2]">W1_counter[2]</A>, <A HREF="#W1_counter[3]">W1_counter[3]</A>);


<P> --W1L111 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1
<P><A NAME="W1L111">W1L111</A> = AMPP_FUNCTION(<A HREF="#W1_counter[4]">W1_counter[4]</A>, <A HREF="#W1_counter[5]">W1_counter[5]</A>, <A HREF="#W1_counter[6]">W1_counter[6]</A>, <A HREF="#W1_counter[7]">W1_counter[7]</A>);


<P> --W1L112 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2
<P><A NAME="W1L112">W1L112</A> = AMPP_FUNCTION(<A HREF="#W1_counter[8]">W1_counter[8]</A>, <A HREF="#W1_counter[9]">W1_counter[9]</A>, <A HREF="#W1_counter[10]">W1_counter[10]</A>, <A HREF="#W1_counter[11]">W1_counter[11]</A>);


<P> --W1L113 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3
<P><A NAME="W1L113">W1L113</A> = AMPP_FUNCTION(<A HREF="#W1L110">W1L110</A>, <A HREF="#W1L111">W1L111</A>, <A HREF="#W1L112">W1L112</A>, <A HREF="#W1_counter[12]">W1_counter[12]</A>);


<P> --W1L198 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1
<P><A NAME="W1L198">W1L198</A> = AMPP_FUNCTION(<A HREF="#W1L122">W1L122</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>);


<P> --W1L109 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0
<P><A NAME="W1L109">W1L109</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:done">W1_\buffer_manager:done</A>, <A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L126 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2
<P><A NAME="W1L126">W1L126</A> = AMPP_FUNCTION(<A HREF="#W1_is_buffer_wrapped_once_sig">W1_is_buffer_wrapped_once_sig</A>, <A HREF="#N1_collect_data">N1_collect_data</A>, <A HREF="#W1L127">W1L127</A>, <A HREF="#W1L109">W1L109</A>);


<P> --W1_last_buffer_write_address_sig[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[0]">W1_last_buffer_write_address_sig[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L185">W1L185</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]
<P> --register power-up is low

<P><A NAME="V143_dffs[2]">V143_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L3">V143L3</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~1
<P><A NAME="V143L2">V143L2</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[0]">W1_last_buffer_write_address_sig[0]</A>, <A HREF="#V143_dffs[2]">V143_dffs[2]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --W1L93 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|collecting_post_data_var~0
<P><A NAME="W1L93">W1L93</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:done">W1_\buffer_manager:done</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V145_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]
<P> --register power-up is low

<P><A NAME="V145_dffs[2]">V145_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L3">V145L3</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1
<P><A NAME="V145L2">V145L2</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[2]">V145_dffs[2]</A>, <A HREF="#N1_run">N1_run</A>, <A HREF="#N1L330">N1L330</A>, <A HREF="#N1L328">N1L328</A>);


<P> --T1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~2
<P><A NAME="T1L4">T1L4</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>, <A HREF="#T1_word_counter[3]">T1_word_counter[3]</A>);


<P> --T1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~3
<P><A NAME="T1L5">T1L5</A> = AMPP_FUNCTION(<A HREF="#T1L4">T1L4</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_udr">B1_jtag_state_udr</A>);


<P> --T1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4
<P><A NAME="T1L10">T1L10</A> = AMPP_FUNCTION(<A HREF="#T1L5">T1L5</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>);


<P> --T1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5
<P><A NAME="T1L6">T1L6</A> = AMPP_FUNCTION(<A HREF="#N1L293">N1L293</A>, <A HREF="#B1_jtag_state_sdr">B1_jtag_state_sdr</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_udr">B1_jtag_state_udr</A>);


<P> --T1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~6
<P><A NAME="T1L11">T1L11</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_udr">B1_jtag_state_udr</A>, <A HREF="#T1L4">T1L4</A>);


<P> --T1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~0
<P><A NAME="T1L1">T1L1</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>);


<P> --B1_crc[5] is sld_signaltap:ReSDMAC|crc[5]
<P><A NAME="B1_crc[5]">B1_crc[5]</A> = INPUT();


<P> --B1_crc[9] is sld_signaltap:ReSDMAC|crc[9]
<P><A NAME="B1_crc[9]">B1_crc[9]</A> = INPUT();


<P> --B1_crc[1] is sld_signaltap:ReSDMAC|crc[1]
<P><A NAME="B1_crc[1]">B1_crc[1]</A> = INPUT();


<P> --T1L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10
<P><A NAME="T1L33">T1L33</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[9]">B1_crc[9]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[1]">B1_crc[1]</A>);


<P> --B1_crc[13] is sld_signaltap:ReSDMAC|crc[13]
<P><A NAME="B1_crc[13]">B1_crc[13]</A> = INPUT();


<P> --T1L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~11
<P><A NAME="T1L34">T1L34</A> = AMPP_FUNCTION(<A HREF="#B1_crc[5]">B1_crc[5]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#T1L33">T1L33</A>, <A HREF="#B1_crc[13]">B1_crc[13]</A>);


<P> --B1_crc[25] is sld_signaltap:ReSDMAC|crc[25]
<P><A NAME="B1_crc[25]">B1_crc[25]</A> = INPUT();


<P> --B1_crc[21] is sld_signaltap:ReSDMAC|crc[21]
<P><A NAME="B1_crc[21]">B1_crc[21]</A> = INPUT();


<P> --B1_crc[17] is sld_signaltap:ReSDMAC|crc[17]
<P><A NAME="B1_crc[17]">B1_crc[17]</A> = INPUT();


<P> --T1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12
<P><A NAME="T1L35">T1L35</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[21]">B1_crc[21]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[17]">B1_crc[17]</A>);


<P> --B1_crc[29] is sld_signaltap:ReSDMAC|crc[29]
<P><A NAME="B1_crc[29]">B1_crc[29]</A> = INPUT();


<P> --T1L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~13
<P><A NAME="T1L36">T1L36</A> = AMPP_FUNCTION(<A HREF="#B1_crc[25]">B1_crc[25]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1L35">T1L35</A>, <A HREF="#B1_crc[29]">B1_crc[29]</A>);


<P> --T1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~7
<P><A NAME="T1L12">T1L12</A> = AMPP_FUNCTION(<A HREF="#T1L5">T1L5</A>, <A HREF="#T1_word_counter[3]">T1_word_counter[3]</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>, <A HREF="#T1L1">T1L1</A>);


<P> --PB1_output211a[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|output211a[0]
<P> --register power-up is low

<P><A NAME="PB1_output211a[0]">PB1_output211a[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#RB1L3">RB1L3</A>);


<P> --U1_run is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run
<P> --register power-up is low

<P><A NAME="U1_run">U1_run</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#U1L2">U1L2</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --LB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0
<P><A NAME="LB1L2">LB1L2</A> = AMPP_FUNCTION(<A HREF="#PB1_output211a[0]">PB1_output211a[0]</A>, <A HREF="#LB1_last_level_delayed">LB1_last_level_delayed</A>, <A HREF="#U1_run">U1_run</A>);


<P> --V140_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]
<P> --register power-up is low

<P><A NAME="V140_dffs[1]">V140_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[2]">V140_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V1_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]
<P> --register power-up is low

<P><A NAME="V1_dffs[0]">V1_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V1_dffs[1]">V1_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --N1L475 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff~0
<P><A NAME="N1L475">N1L475</A> = AMPP_FUNCTION(<A HREF="#N1_trigger_out_mode_ff">N1_trigger_out_mode_ff</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#V1_dffs[0]">V1_dffs[0]</A>);


<P> --W1_\buffer_manager:next_address[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[0]">W1_\buffer_manager:next_address[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L185">W1L185</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[1]">W1_\buffer_manager:next_address[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L186">W1L186</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[2]">W1_\buffer_manager:next_address[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L187">W1L187</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[3]">W1_\buffer_manager:next_address[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L188">W1L188</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L128 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~0
<P><A NAME="W1L128">W1L128</A> = AMPP_FUNCTION(<A HREF="#W1L30">W1L30</A>, <A HREF="#W1L32">W1L32</A>, <A HREF="#W1L34">W1L34</A>, <A HREF="#W1L36">W1L36</A>);


<P> --W1_\buffer_manager:next_address[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[4]">W1_\buffer_manager:next_address[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L189">W1L189</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[5]">W1_\buffer_manager:next_address[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L190">W1L190</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[6]">W1_\buffer_manager:next_address[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L191">W1L191</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[7]">W1_\buffer_manager:next_address[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L192">W1L192</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L129 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~1
<P><A NAME="W1L129">W1L129</A> = AMPP_FUNCTION(<A HREF="#W1L38">W1L38</A>, <A HREF="#W1L40">W1L40</A>, <A HREF="#W1L42">W1L42</A>, <A HREF="#W1L44">W1L44</A>);


<P> --W1_\buffer_manager:next_address[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[8]">W1_\buffer_manager:next_address[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L193">W1L193</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[9]">W1_\buffer_manager:next_address[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L194">W1L194</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[10]">W1_\buffer_manager:next_address[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L195">W1L195</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1_\buffer_manager:next_address[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:next_address[11]">W1_\buffer_manager:next_address[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L196">W1L196</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --W1L130 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2
<P><A NAME="W1L130">W1L130</A> = AMPP_FUNCTION(<A HREF="#W1L46">W1L46</A>, <A HREF="#W1L48">W1L48</A>, <A HREF="#W1L50">W1L50</A>, <A HREF="#W1L52">W1L52</A>);


<P> --S1_lfsr[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]
<P> --register power-up is low

<P><A NAME="S1_lfsr[2]">S1_lfsr[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L18">S1L18</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2
<P><A NAME="S1L17">S1L17</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[2]">S1_lfsr[2]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[3]">N1_tdo_crc_val_shift_reg[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L452">N1L452</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L451 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~3
<P><A NAME="N1L451">N1L451</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[2]">S1_lfsr[2]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[3]">N1_tdo_crc_val_shift_reg[3]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V141_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]
<P> --register power-up is low

<P><A NAME="V141_dffs[3]">V141_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[4]">V141_dffs[4]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V144_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]
<P> --register power-up is low

<P><A NAME="V144_dffs[3]">V144_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L4">V144L4</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]
<P> --register power-up is low

<P><A NAME="Q1_xq[2]">Q1_xq[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L3">HB1L3</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~2
<P><A NAME="V144L3">V144L3</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[3]">V144_dffs[3]</A>, <A HREF="#Q1_xq[2]">Q1_xq[2]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][1]">Q1_cells[1][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[0]">N1_last_trigger_address_delayed[0]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][1]">Q1_cells[0][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[0]">N1_last_trigger_address_delayed[0]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[1]~1
<P><A NAME="HB1L2">HB1L2</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][1]">Q1_cells[1][1]</A>, <A HREF="#Q1_cells[0][1]">Q1_cells[0][1]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_segment_wrapped_delayed is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed
<P> --register power-up is low

<P><A NAME="N1_segment_wrapped_delayed">N1_segment_wrapped_delayed</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:is_buffer_wrapped">W1_\buffer_manager:is_buffer_wrapped</A>);


<P> --N1_current_segment_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]
<P> --register power-up is low

<P><A NAME="N1_current_segment_delayed[0]">N1_current_segment_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:base_address[0]">W1_\buffer_manager:base_address[0]</A>);


<P> --W1_\buffer_manager:segment_shift_var is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:segment_shift_var">W1_\buffer_manager:segment_shift_var</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L199">W1L199</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_collect_data">N1_collect_data</A>);


<P> --JB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[1]~0
<P><A NAME="JB1L2">JB1L2</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#N1_current_segment_delayed[0]">N1_current_segment_delayed[0]</A>, <A HREF="#B1_ir_in[2]">B1_ir_in[2]</A>, <A HREF="#W1_\buffer_manager:segment_shift_var">W1_\buffer_manager:segment_shift_var</A>);


<P> --JB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated|eq_node[0]~1
<P><A NAME="JB1L1">JB1L1</A> = AMPP_FUNCTION(<A HREF="#N1_buffer_write_enable_delayed">N1_buffer_write_enable_delayed</A>, <A HREF="#B1_ir_in[2]">B1_ir_in[2]</A>, <A HREF="#W1_\buffer_manager:segment_shift_var">W1_\buffer_manager:segment_shift_var</A>, <A HREF="#N1_current_segment_delayed[0]">N1_current_segment_delayed[0]</A>);


<P> --N1_condition_delay_reg[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]
<P> --register power-up is low

<P><A NAME="N1_condition_delay_reg[2]">N1_condition_delay_reg[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_condition_delay_reg[1]">N1_condition_delay_reg[1]</A>);


<P> --W1L92 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0
<P><A NAME="W1L92">W1L92</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:base_address[0]">W1_\buffer_manager:base_address[0]</A>, <A HREF="#W1L198">W1L198</A>);


<P> --W1L108 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter~0
<P><A NAME="W1L108">W1L108</A> = AMPP_FUNCTION(<A HREF="#W1L197">W1L197</A>, <A HREF="#W1L54">W1L54</A>, <A HREF="#W1L122">W1L122</A>, <A HREF="#W1L113">W1L113</A>);


<P> --W1L58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~4
<P><A NAME="W1L58">W1L58</A> = AMPP_FUNCTION(<A HREF="#W1L56">W1L56</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~7
<P><A NAME="W1L61">W1L61</A> = AMPP_FUNCTION(<A HREF="#W1L59">W1L59</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~10
<P><A NAME="W1L64">W1L64</A> = AMPP_FUNCTION(<A HREF="#W1L62">W1L62</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L67 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13
<P><A NAME="W1L67">W1L67</A> = AMPP_FUNCTION(<A HREF="#W1L65">W1L65</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]
<P> --register power-up is low

<P><A NAME="V141_dffs[4]">V141_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[5]">V141_dffs[5]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~16
<P><A NAME="W1L70">W1L70</A> = AMPP_FUNCTION(<A HREF="#W1L68">W1L68</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]
<P> --register power-up is low

<P><A NAME="V141_dffs[5]">V141_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[6]">V141_dffs[6]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~19
<P><A NAME="W1L73">W1L73</A> = AMPP_FUNCTION(<A HREF="#W1L71">W1L71</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]
<P> --register power-up is low

<P><A NAME="V141_dffs[6]">V141_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[7]">V141_dffs[7]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L76 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~22
<P><A NAME="W1L76">W1L76</A> = AMPP_FUNCTION(<A HREF="#W1L74">W1L74</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]
<P> --register power-up is low

<P><A NAME="V141_dffs[7]">V141_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[8]">V141_dffs[8]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L79 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~25
<P><A NAME="W1L79">W1L79</A> = AMPP_FUNCTION(<A HREF="#W1L77">W1L77</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]
<P> --register power-up is low

<P><A NAME="V141_dffs[8]">V141_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[9]">V141_dffs[9]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L82 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~28
<P><A NAME="W1L82">W1L82</A> = AMPP_FUNCTION(<A HREF="#W1L80">W1L80</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]
<P> --register power-up is low

<P><A NAME="V141_dffs[9]">V141_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[10]">V141_dffs[10]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L89 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~35
<P><A NAME="W1L89">W1L89</A> = AMPP_FUNCTION(<A HREF="#W1L87">W1L87</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --V141_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]
<P> --register power-up is low

<P><A NAME="V141_dffs[11]">V141_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V1_dffs[0]">V1_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V141_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]
<P> --register power-up is low

<P><A NAME="V141_dffs[10]">V141_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V141_dffs[11]">V141_dffs[11]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L90 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~36
<P><A NAME="W1L90">W1L90</A> = AMPP_FUNCTION(<A HREF="#W1L83">W1L83</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L91 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~37
<P><A NAME="W1L91">W1L91</A> = AMPP_FUNCTION(<A HREF="#W1L85">W1L85</A>, <A HREF="#W1L113">W1L113</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1L122">W1L122</A>);


<P> --W1L199 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0
<P><A NAME="W1L199">W1L199</A> = AMPP_FUNCTION(<A HREF="#W1L122">W1L122</A>, <A HREF="#W1L197">W1L197</A>, <A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>, <A HREF="#W1L113">W1L113</A>);


<P> --W1L185 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0
<P><A NAME="W1L185">W1L185</A> = AMPP_FUNCTION(<A HREF="#W1L30">W1L30</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L135 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0
<P><A NAME="W1L135">W1L135</A> = AMPP_FUNCTION(<A HREF="#N1_run">N1_run</A>, <A HREF="#N1_condition_delay_reg[3]">N1_condition_delay_reg[3]</A>, <A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1_\buffer_manager:done">W1_\buffer_manager:done</A>);


<P> --W1_last_buffer_write_address_sig[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[1]">W1_last_buffer_write_address_sig[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L186">W1L186</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]
<P> --register power-up is low

<P><A NAME="V143_dffs[3]">V143_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L4">V143L4</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~2
<P><A NAME="V143L3">V143L3</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[1]">W1_last_buffer_write_address_sig[1]</A>, <A HREF="#V143_dffs[3]">V143_dffs[3]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]
<P> --register power-up is low

<P><A NAME="V145_dffs[3]">V145_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L4">V145L4</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2
<P><A NAME="V145L3">V145L3</A> = AMPP_FUNCTION(<A HREF="#N1L329">N1L329</A>, <A HREF="#V145_dffs[3]">V145_dffs[3]</A>, <A HREF="#N1L330">N1L330</A>);


<P> --B1_crc[6] is sld_signaltap:ReSDMAC|crc[6]
<P><A NAME="B1_crc[6]">B1_crc[6]</A> = INPUT();


<P> --B1_crc[10] is sld_signaltap:ReSDMAC|crc[10]
<P><A NAME="B1_crc[10]">B1_crc[10]</A> = INPUT();


<P> --B1_crc[2] is sld_signaltap:ReSDMAC|crc[2]
<P><A NAME="B1_crc[2]">B1_crc[2]</A> = INPUT();


<P> --T1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~14
<P><A NAME="T1L37">T1L37</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[10]">B1_crc[10]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[2]">B1_crc[2]</A>);


<P> --B1_crc[14] is sld_signaltap:ReSDMAC|crc[14]
<P><A NAME="B1_crc[14]">B1_crc[14]</A> = INPUT();


<P> --T1L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~15
<P><A NAME="T1L38">T1L38</A> = AMPP_FUNCTION(<A HREF="#B1_crc[6]">B1_crc[6]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#T1L37">T1L37</A>, <A HREF="#B1_crc[14]">B1_crc[14]</A>);


<P> --B1_crc[26] is sld_signaltap:ReSDMAC|crc[26]
<P><A NAME="B1_crc[26]">B1_crc[26]</A> = INPUT();


<P> --B1_crc[22] is sld_signaltap:ReSDMAC|crc[22]
<P><A NAME="B1_crc[22]">B1_crc[22]</A> = INPUT();


<P> --B1_crc[18] is sld_signaltap:ReSDMAC|crc[18]
<P><A NAME="B1_crc[18]">B1_crc[18]</A> = INPUT();


<P> --T1L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~16
<P><A NAME="T1L39">T1L39</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[22]">B1_crc[22]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[18]">B1_crc[18]</A>);


<P> --B1_crc[30] is sld_signaltap:ReSDMAC|crc[30]
<P><A NAME="B1_crc[30]">B1_crc[30]</A> = INPUT();


<P> --T1L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~17
<P><A NAME="T1L40">T1L40</A> = AMPP_FUNCTION(<A HREF="#B1_crc[26]">B1_crc[26]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1L39">T1L39</A>, <A HREF="#B1_crc[30]">B1_crc[30]</A>);


<P> --V82_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_210|dffs[2]
<P> --register power-up is low

<P><A NAME="V82_dffs[2]">V82_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V80_dffs[0]">V80_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V82_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_210|dffs[0]
<P> --register power-up is low

<P><A NAME="V82_dffs[0]">V82_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V82_dffs[1]">V82_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V82_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_210|dffs[1]
<P> --register power-up is low

<P><A NAME="V82_dffs[1]">V82_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V82_dffs[2]">V82_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V26_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[2]
<P> --register power-up is low

<P><A NAME="V26_dffs[2]">V26_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V25_dffs[0]">V25_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V26_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0]
<P> --register power-up is low

<P><A NAME="V26_dffs[0]">V26_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V26_dffs[1]">V26_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V26_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1]
<P> --register power-up is low

<P><A NAME="V26_dffs[1]">V26_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V26_dffs[2]">V26_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V25_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_132|dffs[0]
<P> --register power-up is low

<P><A NAME="V25_dffs[0]">V25_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V24_dffs[0]">V24_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V24_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[1]
<P> --register power-up is low

<P><A NAME="V24_dffs[1]">V24_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V24_dffs[2]">V24_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB12_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB12_holdff">SB12_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>);


<P> --V24_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0]
<P> --register power-up is low

<P><A NAME="V24_dffs[0]">V24_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V24_dffs[1]">V24_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V24_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[2]
<P> --register power-up is low

<P><A NAME="V24_dffs[2]">V24_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V22_dffs[0]">V22_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~0
<P><A NAME="PB1L1">PB1L1</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, <A HREF="#SB12_holdff">SB12_holdff</A>, <A HREF="#V24_dffs[0]">V24_dffs[0]</A>, <A HREF="#V24_dffs[2]">V24_dffs[2]</A>);


<P> --PB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~1
<P><A NAME="PB1L2">PB1L2</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[32]">B1_acq_trigger_in_reg[32]</A>, <A HREF="#SB12_holdff">SB12_holdff</A>, <A HREF="#V24_dffs[0]">V24_dffs[0]</A>, <A HREF="#V24_dffs[2]">V24_dffs[2]</A>);


<P> --PB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~2
<P><A NAME="PB1L3">PB1L3</A> = AMPP_FUNCTION(<A HREF="#V25_dffs[0]">V25_dffs[0]</A>, <A HREF="#V24_dffs[1]">V24_dffs[1]</A>, <A HREF="#PB1L1">PB1L1</A>, <A HREF="#PB1L2">PB1L2</A>);


<P> --V22_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_129|dffs[0]
<P> --register power-up is low

<P><A NAME="V22_dffs[0]">V22_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V21_dffs[0]">V21_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V21_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[1]
<P> --register power-up is low

<P><A NAME="V21_dffs[1]">V21_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V21_dffs[2]">V21_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB11_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB11_holdff">SB11_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>);


<P> --V21_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0]
<P> --register power-up is low

<P><A NAME="V21_dffs[0]">V21_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V21_dffs[1]">V21_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V21_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[2]
<P> --register power-up is low

<P><A NAME="V21_dffs[2]">V21_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V20_dffs[0]">V20_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~3
<P><A NAME="PB1L4">PB1L4</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, <A HREF="#SB11_holdff">SB11_holdff</A>, <A HREF="#V21_dffs[0]">V21_dffs[0]</A>, <A HREF="#V21_dffs[2]">V21_dffs[2]</A>);


<P> --PB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~4
<P><A NAME="PB1L5">PB1L5</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[33]">B1_acq_trigger_in_reg[33]</A>, <A HREF="#SB11_holdff">SB11_holdff</A>, <A HREF="#V21_dffs[0]">V21_dffs[0]</A>, <A HREF="#V21_dffs[2]">V21_dffs[2]</A>);


<P> --PB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~5
<P><A NAME="PB1L6">PB1L6</A> = AMPP_FUNCTION(<A HREF="#V22_dffs[0]">V22_dffs[0]</A>, <A HREF="#V21_dffs[1]">V21_dffs[1]</A>, <A HREF="#PB1L4">PB1L4</A>, <A HREF="#PB1L5">PB1L5</A>);


<P> --V20_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_126|dffs[0]
<P> --register power-up is low

<P><A NAME="V20_dffs[0]">V20_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V19_dffs[0]">V19_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V19_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[1]
<P> --register power-up is low

<P><A NAME="V19_dffs[1]">V19_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V19_dffs[2]">V19_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB10_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB10_holdff">SB10_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>);


<P> --V19_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0]
<P> --register power-up is low

<P><A NAME="V19_dffs[0]">V19_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V19_dffs[1]">V19_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V19_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[2]
<P> --register power-up is low

<P><A NAME="V19_dffs[2]">V19_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V18_dffs[0]">V18_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~6
<P><A NAME="PB1L7">PB1L7</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, <A HREF="#SB10_holdff">SB10_holdff</A>, <A HREF="#V19_dffs[0]">V19_dffs[0]</A>, <A HREF="#V19_dffs[2]">V19_dffs[2]</A>);


<P> --PB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~7
<P><A NAME="PB1L8">PB1L8</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[34]">B1_acq_trigger_in_reg[34]</A>, <A HREF="#SB10_holdff">SB10_holdff</A>, <A HREF="#V19_dffs[0]">V19_dffs[0]</A>, <A HREF="#V19_dffs[2]">V19_dffs[2]</A>);


<P> --PB1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~8
<P><A NAME="PB1L9">PB1L9</A> = AMPP_FUNCTION(<A HREF="#V20_dffs[0]">V20_dffs[0]</A>, <A HREF="#V19_dffs[1]">V19_dffs[1]</A>, <A HREF="#PB1L7">PB1L7</A>, <A HREF="#PB1L8">PB1L8</A>);


<P> --V18_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_123|dffs[0]
<P> --register power-up is low

<P><A NAME="V18_dffs[0]">V18_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V17_dffs[0]">V17_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V17_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[1]
<P> --register power-up is low

<P><A NAME="V17_dffs[1]">V17_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V17_dffs[2]">V17_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB9_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB9_holdff">SB9_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>);


<P> --V17_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[0]
<P> --register power-up is low

<P><A NAME="V17_dffs[0]">V17_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V17_dffs[1]">V17_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V17_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_122|dffs[2]
<P> --register power-up is low

<P><A NAME="V17_dffs[2]">V17_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V16_dffs[0]">V16_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~9
<P><A NAME="PB1L10">PB1L10</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, <A HREF="#SB9_holdff">SB9_holdff</A>, <A HREF="#V17_dffs[0]">V17_dffs[0]</A>, <A HREF="#V17_dffs[2]">V17_dffs[2]</A>);


<P> --PB1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~10
<P><A NAME="PB1L11">PB1L11</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[35]">B1_acq_trigger_in_reg[35]</A>, <A HREF="#SB9_holdff">SB9_holdff</A>, <A HREF="#V17_dffs[0]">V17_dffs[0]</A>, <A HREF="#V17_dffs[2]">V17_dffs[2]</A>);


<P> --PB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~11
<P><A NAME="PB1L12">PB1L12</A> = AMPP_FUNCTION(<A HREF="#V18_dffs[0]">V18_dffs[0]</A>, <A HREF="#V17_dffs[1]">V17_dffs[1]</A>, <A HREF="#PB1L10">PB1L10</A>, <A HREF="#PB1L11">PB1L11</A>);


<P> --RB6L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~0
<P><A NAME="RB6L27">RB6L27</A> = AMPP_FUNCTION(<A HREF="#PB1L3">PB1L3</A>, <A HREF="#PB1L6">PB1L6</A>, <A HREF="#PB1L9">PB1L9</A>, <A HREF="#PB1L12">PB1L12</A>);


<P> --V16_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0]
<P> --register power-up is low

<P><A NAME="V16_dffs[0]">V16_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V14_dffs[0]">V14_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V14_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1]
<P> --register power-up is low

<P><A NAME="V14_dffs[1]">V14_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V14_dffs[2]">V14_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB8_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB8_holdff">SB8_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>);


<P> --V14_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0]
<P> --register power-up is low

<P><A NAME="V14_dffs[0]">V14_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V14_dffs[1]">V14_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V14_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2]
<P> --register power-up is low

<P><A NAME="V14_dffs[2]">V14_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V13_dffs[0]">V13_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~12
<P><A NAME="PB1L13">PB1L13</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, <A HREF="#SB8_holdff">SB8_holdff</A>, <A HREF="#V14_dffs[0]">V14_dffs[0]</A>, <A HREF="#V14_dffs[2]">V14_dffs[2]</A>);


<P> --PB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~13
<P><A NAME="PB1L14">PB1L14</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[36]">B1_acq_trigger_in_reg[36]</A>, <A HREF="#SB8_holdff">SB8_holdff</A>, <A HREF="#V14_dffs[0]">V14_dffs[0]</A>, <A HREF="#V14_dffs[2]">V14_dffs[2]</A>);


<P> --PB1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~14
<P><A NAME="PB1L15">PB1L15</A> = AMPP_FUNCTION(<A HREF="#V16_dffs[0]">V16_dffs[0]</A>, <A HREF="#V14_dffs[1]">V14_dffs[1]</A>, <A HREF="#PB1L13">PB1L13</A>, <A HREF="#PB1L14">PB1L14</A>);


<P> --V13_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0]
<P> --register power-up is low

<P><A NAME="V13_dffs[0]">V13_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V12_dffs[0]">V12_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V12_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1]
<P> --register power-up is low

<P><A NAME="V12_dffs[1]">V12_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V12_dffs[2]">V12_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB7_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB7_holdff">SB7_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>);


<P> --V12_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0]
<P> --register power-up is low

<P><A NAME="V12_dffs[0]">V12_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V12_dffs[1]">V12_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V12_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2]
<P> --register power-up is low

<P><A NAME="V12_dffs[2]">V12_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V11_dffs[0]">V11_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~15
<P><A NAME="PB1L16">PB1L16</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, <A HREF="#SB7_holdff">SB7_holdff</A>, <A HREF="#V12_dffs[0]">V12_dffs[0]</A>, <A HREF="#V12_dffs[2]">V12_dffs[2]</A>);


<P> --PB1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~16
<P><A NAME="PB1L17">PB1L17</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[37]">B1_acq_trigger_in_reg[37]</A>, <A HREF="#SB7_holdff">SB7_holdff</A>, <A HREF="#V12_dffs[0]">V12_dffs[0]</A>, <A HREF="#V12_dffs[2]">V12_dffs[2]</A>);


<P> --PB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~17
<P><A NAME="PB1L18">PB1L18</A> = AMPP_FUNCTION(<A HREF="#V13_dffs[0]">V13_dffs[0]</A>, <A HREF="#V12_dffs[1]">V12_dffs[1]</A>, <A HREF="#PB1L16">PB1L16</A>, <A HREF="#PB1L17">PB1L17</A>);


<P> --V11_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0]
<P> --register power-up is low

<P><A NAME="V11_dffs[0]">V11_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V10_dffs[0]">V10_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V10_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1]
<P> --register power-up is low

<P><A NAME="V10_dffs[1]">V10_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V10_dffs[2]">V10_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB6_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_112|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB6_holdff">SB6_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>);


<P> --V10_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0]
<P> --register power-up is low

<P><A NAME="V10_dffs[0]">V10_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V10_dffs[1]">V10_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V10_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2]
<P> --register power-up is low

<P><A NAME="V10_dffs[2]">V10_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V9_dffs[0]">V9_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~18
<P><A NAME="PB1L19">PB1L19</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, <A HREF="#SB6_holdff">SB6_holdff</A>, <A HREF="#V10_dffs[0]">V10_dffs[0]</A>, <A HREF="#V10_dffs[2]">V10_dffs[2]</A>);


<P> --PB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~19
<P><A NAME="PB1L20">PB1L20</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[38]">B1_acq_trigger_in_reg[38]</A>, <A HREF="#SB6_holdff">SB6_holdff</A>, <A HREF="#V10_dffs[0]">V10_dffs[0]</A>, <A HREF="#V10_dffs[2]">V10_dffs[2]</A>);


<P> --PB1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~20
<P><A NAME="PB1L21">PB1L21</A> = AMPP_FUNCTION(<A HREF="#V11_dffs[0]">V11_dffs[0]</A>, <A HREF="#V10_dffs[1]">V10_dffs[1]</A>, <A HREF="#PB1L19">PB1L19</A>, <A HREF="#PB1L20">PB1L20</A>);


<P> --V9_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0]
<P> --register power-up is low

<P><A NAME="V9_dffs[0]">V9_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V8_dffs[0]">V8_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V8_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1]
<P> --register power-up is low

<P><A NAME="V8_dffs[1]">V8_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V8_dffs[2]">V8_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB4_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB4_holdff">SB4_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>);


<P> --V8_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0]
<P> --register power-up is low

<P><A NAME="V8_dffs[0]">V8_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V8_dffs[1]">V8_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V8_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2]
<P> --register power-up is low

<P><A NAME="V8_dffs[2]">V8_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V7_dffs[0]">V7_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~21
<P><A NAME="PB1L22">PB1L22</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>, <A HREF="#SB4_holdff">SB4_holdff</A>, <A HREF="#V8_dffs[0]">V8_dffs[0]</A>, <A HREF="#V8_dffs[2]">V8_dffs[2]</A>);


<P> --PB1L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~22
<P><A NAME="PB1L23">PB1L23</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[39]">B1_acq_trigger_in_reg[39]</A>, <A HREF="#SB4_holdff">SB4_holdff</A>, <A HREF="#V8_dffs[0]">V8_dffs[0]</A>, <A HREF="#V8_dffs[2]">V8_dffs[2]</A>);


<P> --PB1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~23
<P><A NAME="PB1L24">PB1L24</A> = AMPP_FUNCTION(<A HREF="#V9_dffs[0]">V9_dffs[0]</A>, <A HREF="#V8_dffs[1]">V8_dffs[1]</A>, <A HREF="#PB1L22">PB1L22</A>, <A HREF="#PB1L23">PB1L23</A>);


<P> --RB6L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~1
<P><A NAME="RB6L28">RB6L28</A> = AMPP_FUNCTION(<A HREF="#PB1L15">PB1L15</A>, <A HREF="#PB1L18">PB1L18</A>, <A HREF="#PB1L21">PB1L21</A>, <A HREF="#PB1L24">PB1L24</A>);


<P> --V7_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_108|dffs[0]
<P> --register power-up is low

<P><A NAME="V7_dffs[0]">V7_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V6_dffs[0]">V6_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V6_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1]
<P> --register power-up is low

<P><A NAME="V6_dffs[1]">V6_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V6_dffs[2]">V6_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB3_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB3_holdff">SB3_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>);


<P> --V6_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0]
<P> --register power-up is low

<P><A NAME="V6_dffs[0]">V6_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V6_dffs[1]">V6_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V6_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[2]
<P> --register power-up is low

<P><A NAME="V6_dffs[2]">V6_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V5_dffs[0]">V5_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~24
<P><A NAME="PB1L25">PB1L25</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, <A HREF="#SB3_holdff">SB3_holdff</A>, <A HREF="#V6_dffs[0]">V6_dffs[0]</A>, <A HREF="#V6_dffs[2]">V6_dffs[2]</A>);


<P> --PB1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~25
<P><A NAME="PB1L26">PB1L26</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[40]">B1_acq_trigger_in_reg[40]</A>, <A HREF="#SB3_holdff">SB3_holdff</A>, <A HREF="#V6_dffs[0]">V6_dffs[0]</A>, <A HREF="#V6_dffs[2]">V6_dffs[2]</A>);


<P> --PB1L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~26
<P><A NAME="PB1L27">PB1L27</A> = AMPP_FUNCTION(<A HREF="#V7_dffs[0]">V7_dffs[0]</A>, <A HREF="#V6_dffs[1]">V6_dffs[1]</A>, <A HREF="#PB1L25">PB1L25</A>, <A HREF="#PB1L26">PB1L26</A>);


<P> --V5_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_105|dffs[0]
<P> --register power-up is low

<P><A NAME="V5_dffs[0]">V5_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V4_dffs[0]">V4_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V4_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[1]
<P> --register power-up is low

<P><A NAME="V4_dffs[1]">V4_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V4_dffs[2]">V4_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB2_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB2_holdff">SB2_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>);


<P> --V4_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[0]
<P> --register power-up is low

<P><A NAME="V4_dffs[0]">V4_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V4_dffs[1]">V4_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V4_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_104|dffs[2]
<P> --register power-up is low

<P><A NAME="V4_dffs[2]">V4_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V3_dffs[0]">V3_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~27
<P><A NAME="PB1L28">PB1L28</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, <A HREF="#SB2_holdff">SB2_holdff</A>, <A HREF="#V4_dffs[0]">V4_dffs[0]</A>, <A HREF="#V4_dffs[2]">V4_dffs[2]</A>);


<P> --PB1L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~28
<P><A NAME="PB1L29">PB1L29</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[41]">B1_acq_trigger_in_reg[41]</A>, <A HREF="#SB2_holdff">SB2_holdff</A>, <A HREF="#V4_dffs[0]">V4_dffs[0]</A>, <A HREF="#V4_dffs[2]">V4_dffs[2]</A>);


<P> --PB1L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~29
<P><A NAME="PB1L30">PB1L30</A> = AMPP_FUNCTION(<A HREF="#V5_dffs[0]">V5_dffs[0]</A>, <A HREF="#V4_dffs[1]">V4_dffs[1]</A>, <A HREF="#PB1L28">PB1L28</A>, <A HREF="#PB1L29">PB1L29</A>);


<P> --V3_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_102|dffs[0]
<P> --register power-up is low

<P><A NAME="V3_dffs[0]">V3_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V2_dffs[0]">V2_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V2_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[1]
<P> --register power-up is low

<P><A NAME="V2_dffs[1]">V2_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V2_dffs[2]">V2_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB1_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB1_holdff">SB1_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>);


<P> --V2_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[0]
<P> --register power-up is low

<P><A NAME="V2_dffs[0]">V2_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V2_dffs[1]">V2_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V2_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_101|dffs[2]
<P> --register power-up is low

<P><A NAME="V2_dffs[2]">V2_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V139_dffs[0]">V139_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~30
<P><A NAME="PB1L31">PB1L31</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, <A HREF="#SB1_holdff">SB1_holdff</A>, <A HREF="#V2_dffs[0]">V2_dffs[0]</A>, <A HREF="#V2_dffs[2]">V2_dffs[2]</A>);


<P> --PB1L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~31
<P><A NAME="PB1L32">PB1L32</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[42]">B1_acq_trigger_in_reg[42]</A>, <A HREF="#SB1_holdff">SB1_holdff</A>, <A HREF="#V2_dffs[0]">V2_dffs[0]</A>, <A HREF="#V2_dffs[2]">V2_dffs[2]</A>);


<P> --PB1L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~32
<P><A NAME="PB1L33">PB1L33</A> = AMPP_FUNCTION(<A HREF="#V3_dffs[0]">V3_dffs[0]</A>, <A HREF="#V2_dffs[1]">V2_dffs[1]</A>, <A HREF="#PB1L31">PB1L31</A>, <A HREF="#PB1L32">PB1L32</A>);


<P> --V139_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]
<P> --register power-up is low

<P><A NAME="V139_dffs[0]">V139_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V138_dffs[0]">V138_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V138_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]
<P> --register power-up is low

<P><A NAME="V138_dffs[1]">V138_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V138_dffs[2]">V138_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB66_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB66_holdff">SB66_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>);


<P> --V138_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]
<P> --register power-up is low

<P><A NAME="V138_dffs[0]">V138_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V138_dffs[1]">V138_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V138_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]
<P> --register power-up is low

<P><A NAME="V138_dffs[2]">V138_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V137_dffs[0]">V137_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~33
<P><A NAME="PB1L34">PB1L34</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, <A HREF="#SB66_holdff">SB66_holdff</A>, <A HREF="#V138_dffs[0]">V138_dffs[0]</A>, <A HREF="#V138_dffs[2]">V138_dffs[2]</A>);


<P> --PB1L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~34
<P><A NAME="PB1L35">PB1L35</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[43]">B1_acq_trigger_in_reg[43]</A>, <A HREF="#SB66_holdff">SB66_holdff</A>, <A HREF="#V138_dffs[0]">V138_dffs[0]</A>, <A HREF="#V138_dffs[2]">V138_dffs[2]</A>);


<P> --PB1L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~35
<P><A NAME="PB1L36">PB1L36</A> = AMPP_FUNCTION(<A HREF="#V139_dffs[0]">V139_dffs[0]</A>, <A HREF="#V138_dffs[1]">V138_dffs[1]</A>, <A HREF="#PB1L34">PB1L34</A>, <A HREF="#PB1L35">PB1L35</A>);


<P> --RB6L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~2
<P><A NAME="RB6L29">RB6L29</A> = AMPP_FUNCTION(<A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L33">PB1L33</A>, <A HREF="#PB1L36">PB1L36</A>);


<P> --V137_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]
<P> --register power-up is low

<P><A NAME="V137_dffs[0]">V137_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V136_dffs[0]">V136_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V136_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]
<P> --register power-up is low

<P><A NAME="V136_dffs[1]">V136_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V136_dffs[2]">V136_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB65_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB65_holdff">SB65_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>);


<P> --V136_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]
<P> --register power-up is low

<P><A NAME="V136_dffs[0]">V136_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V136_dffs[1]">V136_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V136_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]
<P> --register power-up is low

<P><A NAME="V136_dffs[2]">V136_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V135_dffs[0]">V135_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~36
<P><A NAME="PB1L37">PB1L37</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, <A HREF="#SB65_holdff">SB65_holdff</A>, <A HREF="#V136_dffs[0]">V136_dffs[0]</A>, <A HREF="#V136_dffs[2]">V136_dffs[2]</A>);


<P> --PB1L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~37
<P><A NAME="PB1L38">PB1L38</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[44]">B1_acq_trigger_in_reg[44]</A>, <A HREF="#SB65_holdff">SB65_holdff</A>, <A HREF="#V136_dffs[0]">V136_dffs[0]</A>, <A HREF="#V136_dffs[2]">V136_dffs[2]</A>);


<P> --PB1L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~38
<P><A NAME="PB1L39">PB1L39</A> = AMPP_FUNCTION(<A HREF="#V137_dffs[0]">V137_dffs[0]</A>, <A HREF="#V136_dffs[1]">V136_dffs[1]</A>, <A HREF="#PB1L37">PB1L37</A>, <A HREF="#PB1L38">PB1L38</A>);


<P> --V135_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]
<P> --register power-up is low

<P><A NAME="V135_dffs[0]">V135_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V134_dffs[0]">V134_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V134_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]
<P> --register power-up is low

<P><A NAME="V134_dffs[1]">V134_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V134_dffs[2]">V134_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB64_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB64_holdff">SB64_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>);


<P> --V134_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]
<P> --register power-up is low

<P><A NAME="V134_dffs[0]">V134_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V134_dffs[1]">V134_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V134_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]
<P> --register power-up is low

<P><A NAME="V134_dffs[2]">V134_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V133_dffs[0]">V133_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~39
<P><A NAME="PB1L40">PB1L40</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, <A HREF="#SB64_holdff">SB64_holdff</A>, <A HREF="#V134_dffs[0]">V134_dffs[0]</A>, <A HREF="#V134_dffs[2]">V134_dffs[2]</A>);


<P> --PB1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~40
<P><A NAME="PB1L41">PB1L41</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[45]">B1_acq_trigger_in_reg[45]</A>, <A HREF="#SB64_holdff">SB64_holdff</A>, <A HREF="#V134_dffs[0]">V134_dffs[0]</A>, <A HREF="#V134_dffs[2]">V134_dffs[2]</A>);


<P> --PB1L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~41
<P><A NAME="PB1L42">PB1L42</A> = AMPP_FUNCTION(<A HREF="#V135_dffs[0]">V135_dffs[0]</A>, <A HREF="#V134_dffs[1]">V134_dffs[1]</A>, <A HREF="#PB1L40">PB1L40</A>, <A HREF="#PB1L41">PB1L41</A>);


<P> --V133_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_90|dffs[0]
<P> --register power-up is low

<P><A NAME="V133_dffs[0]">V133_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V131_dffs[0]">V131_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V131_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]
<P> --register power-up is low

<P><A NAME="V131_dffs[1]">V131_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V131_dffs[2]">V131_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB63_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB63_holdff">SB63_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>);


<P> --V131_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]
<P> --register power-up is low

<P><A NAME="V131_dffs[0]">V131_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V131_dffs[1]">V131_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V131_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[2]
<P> --register power-up is low

<P><A NAME="V131_dffs[2]">V131_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V130_dffs[0]">V130_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~42
<P><A NAME="PB1L43">PB1L43</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, <A HREF="#SB63_holdff">SB63_holdff</A>, <A HREF="#V131_dffs[0]">V131_dffs[0]</A>, <A HREF="#V131_dffs[2]">V131_dffs[2]</A>);


<P> --PB1L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~43
<P><A NAME="PB1L44">PB1L44</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[46]">B1_acq_trigger_in_reg[46]</A>, <A HREF="#SB63_holdff">SB63_holdff</A>, <A HREF="#V131_dffs[0]">V131_dffs[0]</A>, <A HREF="#V131_dffs[2]">V131_dffs[2]</A>);


<P> --PB1L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~44
<P><A NAME="PB1L45">PB1L45</A> = AMPP_FUNCTION(<A HREF="#V133_dffs[0]">V133_dffs[0]</A>, <A HREF="#V131_dffs[1]">V131_dffs[1]</A>, <A HREF="#PB1L43">PB1L43</A>, <A HREF="#PB1L44">PB1L44</A>);


<P> --V130_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_87|dffs[0]
<P> --register power-up is low

<P><A NAME="V130_dffs[0]">V130_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V129_dffs[0]">V129_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V129_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]
<P> --register power-up is low

<P><A NAME="V129_dffs[1]">V129_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V129_dffs[2]">V129_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB62_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB62_holdff">SB62_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>);


<P> --V129_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]
<P> --register power-up is low

<P><A NAME="V129_dffs[0]">V129_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V129_dffs[1]">V129_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V129_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[2]
<P> --register power-up is low

<P><A NAME="V129_dffs[2]">V129_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V128_dffs[0]">V128_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~45
<P><A NAME="PB1L46">PB1L46</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, <A HREF="#SB62_holdff">SB62_holdff</A>, <A HREF="#V129_dffs[0]">V129_dffs[0]</A>, <A HREF="#V129_dffs[2]">V129_dffs[2]</A>);


<P> --PB1L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~46
<P><A NAME="PB1L47">PB1L47</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[47]">B1_acq_trigger_in_reg[47]</A>, <A HREF="#SB62_holdff">SB62_holdff</A>, <A HREF="#V129_dffs[0]">V129_dffs[0]</A>, <A HREF="#V129_dffs[2]">V129_dffs[2]</A>);


<P> --PB1L48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~47
<P><A NAME="PB1L48">PB1L48</A> = AMPP_FUNCTION(<A HREF="#V130_dffs[0]">V130_dffs[0]</A>, <A HREF="#V129_dffs[1]">V129_dffs[1]</A>, <A HREF="#PB1L46">PB1L46</A>, <A HREF="#PB1L47">PB1L47</A>);


<P> --RB6L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~3
<P><A NAME="RB6L30">RB6L30</A> = AMPP_FUNCTION(<A HREF="#PB1L39">PB1L39</A>, <A HREF="#PB1L42">PB1L42</A>, <A HREF="#PB1L45">PB1L45</A>, <A HREF="#PB1L48">PB1L48</A>);


<P> --RB6L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~4
<P><A NAME="RB6L31">RB6L31</A> = AMPP_FUNCTION(<A HREF="#RB6L27">RB6L27</A>, <A HREF="#RB6L28">RB6L28</A>, <A HREF="#RB6L29">RB6L29</A>, <A HREF="#RB6L30">RB6L30</A>);


<P> --V128_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_84|dffs[0]
<P> --register power-up is low

<P><A NAME="V128_dffs[0]">V128_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V127_dffs[0]">V127_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V127_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]
<P> --register power-up is low

<P><A NAME="V127_dffs[1]">V127_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V127_dffs[2]">V127_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB61_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB61_holdff">SB61_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>);


<P> --V127_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]
<P> --register power-up is low

<P><A NAME="V127_dffs[0]">V127_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V127_dffs[1]">V127_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V127_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[2]
<P> --register power-up is low

<P><A NAME="V127_dffs[2]">V127_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V126_dffs[0]">V126_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~48
<P><A NAME="PB1L49">PB1L49</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, <A HREF="#SB61_holdff">SB61_holdff</A>, <A HREF="#V127_dffs[0]">V127_dffs[0]</A>, <A HREF="#V127_dffs[2]">V127_dffs[2]</A>);


<P> --PB1L50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~49
<P><A NAME="PB1L50">PB1L50</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[48]">B1_acq_trigger_in_reg[48]</A>, <A HREF="#SB61_holdff">SB61_holdff</A>, <A HREF="#V127_dffs[0]">V127_dffs[0]</A>, <A HREF="#V127_dffs[2]">V127_dffs[2]</A>);


<P> --PB1L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~50
<P><A NAME="PB1L51">PB1L51</A> = AMPP_FUNCTION(<A HREF="#V128_dffs[0]">V128_dffs[0]</A>, <A HREF="#V127_dffs[1]">V127_dffs[1]</A>, <A HREF="#PB1L49">PB1L49</A>, <A HREF="#PB1L50">PB1L50</A>);


<P> --V126_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_81|dffs[0]
<P> --register power-up is low

<P><A NAME="V126_dffs[0]">V126_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V125_dffs[0]">V125_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V125_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]
<P> --register power-up is low

<P><A NAME="V125_dffs[1]">V125_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V125_dffs[2]">V125_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB60_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB60_holdff">SB60_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>);


<P> --V125_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]
<P> --register power-up is low

<P><A NAME="V125_dffs[0]">V125_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V125_dffs[1]">V125_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V125_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[2]
<P> --register power-up is low

<P><A NAME="V125_dffs[2]">V125_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V123_dffs[0]">V123_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~51
<P><A NAME="PB1L52">PB1L52</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, <A HREF="#SB60_holdff">SB60_holdff</A>, <A HREF="#V125_dffs[0]">V125_dffs[0]</A>, <A HREF="#V125_dffs[2]">V125_dffs[2]</A>);


<P> --PB1L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~52
<P><A NAME="PB1L53">PB1L53</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[49]">B1_acq_trigger_in_reg[49]</A>, <A HREF="#SB60_holdff">SB60_holdff</A>, <A HREF="#V125_dffs[0]">V125_dffs[0]</A>, <A HREF="#V125_dffs[2]">V125_dffs[2]</A>);


<P> --PB1L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~53
<P><A NAME="PB1L54">PB1L54</A> = AMPP_FUNCTION(<A HREF="#V126_dffs[0]">V126_dffs[0]</A>, <A HREF="#V125_dffs[1]">V125_dffs[1]</A>, <A HREF="#PB1L52">PB1L52</A>, <A HREF="#PB1L53">PB1L53</A>);


<P> --V123_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_78|dffs[0]
<P> --register power-up is low

<P><A NAME="V123_dffs[0]">V123_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V122_dffs[0]">V122_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V122_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[1]
<P> --register power-up is low

<P><A NAME="V122_dffs[1]">V122_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V122_dffs[2]">V122_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB59_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB59_holdff">SB59_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>);


<P> --V122_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[0]
<P> --register power-up is low

<P><A NAME="V122_dffs[0]">V122_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V122_dffs[1]">V122_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V122_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_77|dffs[2]
<P> --register power-up is low

<P><A NAME="V122_dffs[2]">V122_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V121_dffs[0]">V121_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~54
<P><A NAME="PB1L55">PB1L55</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, <A HREF="#SB59_holdff">SB59_holdff</A>, <A HREF="#V122_dffs[0]">V122_dffs[0]</A>, <A HREF="#V122_dffs[2]">V122_dffs[2]</A>);


<P> --PB1L56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~55
<P><A NAME="PB1L56">PB1L56</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[50]">B1_acq_trigger_in_reg[50]</A>, <A HREF="#SB59_holdff">SB59_holdff</A>, <A HREF="#V122_dffs[0]">V122_dffs[0]</A>, <A HREF="#V122_dffs[2]">V122_dffs[2]</A>);


<P> --PB1L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~56
<P><A NAME="PB1L57">PB1L57</A> = AMPP_FUNCTION(<A HREF="#V123_dffs[0]">V123_dffs[0]</A>, <A HREF="#V122_dffs[1]">V122_dffs[1]</A>, <A HREF="#PB1L55">PB1L55</A>, <A HREF="#PB1L56">PB1L56</A>);


<P> --V121_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_75|dffs[0]
<P> --register power-up is low

<P><A NAME="V121_dffs[0]">V121_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V120_dffs[0]">V120_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V120_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]
<P> --register power-up is low

<P><A NAME="V120_dffs[1]">V120_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V120_dffs[2]">V120_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB58_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB58_holdff">SB58_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>);


<P> --V120_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]
<P> --register power-up is low

<P><A NAME="V120_dffs[0]">V120_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V120_dffs[1]">V120_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V120_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[2]
<P> --register power-up is low

<P><A NAME="V120_dffs[2]">V120_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V119_dffs[0]">V119_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~57
<P><A NAME="PB1L58">PB1L58</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, <A HREF="#SB58_holdff">SB58_holdff</A>, <A HREF="#V120_dffs[0]">V120_dffs[0]</A>, <A HREF="#V120_dffs[2]">V120_dffs[2]</A>);


<P> --PB1L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~58
<P><A NAME="PB1L59">PB1L59</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[51]">B1_acq_trigger_in_reg[51]</A>, <A HREF="#SB58_holdff">SB58_holdff</A>, <A HREF="#V120_dffs[0]">V120_dffs[0]</A>, <A HREF="#V120_dffs[2]">V120_dffs[2]</A>);


<P> --PB1L60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~59
<P><A NAME="PB1L60">PB1L60</A> = AMPP_FUNCTION(<A HREF="#V121_dffs[0]">V121_dffs[0]</A>, <A HREF="#V120_dffs[1]">V120_dffs[1]</A>, <A HREF="#PB1L58">PB1L58</A>, <A HREF="#PB1L59">PB1L59</A>);


<P> --RB6L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~5
<P><A NAME="RB6L32">RB6L32</A> = AMPP_FUNCTION(<A HREF="#PB1L51">PB1L51</A>, <A HREF="#PB1L54">PB1L54</A>, <A HREF="#PB1L57">PB1L57</A>, <A HREF="#PB1L60">PB1L60</A>);


<P> --V119_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_72|dffs[0]
<P> --register power-up is low

<P><A NAME="V119_dffs[0]">V119_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V118_dffs[0]">V118_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V118_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]
<P> --register power-up is low

<P><A NAME="V118_dffs[1]">V118_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V118_dffs[2]">V118_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB57_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB57_holdff">SB57_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>);


<P> --V118_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]
<P> --register power-up is low

<P><A NAME="V118_dffs[0]">V118_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V118_dffs[1]">V118_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V118_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]
<P> --register power-up is low

<P><A NAME="V118_dffs[2]">V118_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V116_dffs[0]">V116_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~60
<P><A NAME="PB1L61">PB1L61</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, <A HREF="#SB57_holdff">SB57_holdff</A>, <A HREF="#V118_dffs[0]">V118_dffs[0]</A>, <A HREF="#V118_dffs[2]">V118_dffs[2]</A>);


<P> --PB1L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~61
<P><A NAME="PB1L62">PB1L62</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[52]">B1_acq_trigger_in_reg[52]</A>, <A HREF="#SB57_holdff">SB57_holdff</A>, <A HREF="#V118_dffs[0]">V118_dffs[0]</A>, <A HREF="#V118_dffs[2]">V118_dffs[2]</A>);


<P> --PB1L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~62
<P><A NAME="PB1L63">PB1L63</A> = AMPP_FUNCTION(<A HREF="#V119_dffs[0]">V119_dffs[0]</A>, <A HREF="#V118_dffs[1]">V118_dffs[1]</A>, <A HREF="#PB1L61">PB1L61</A>, <A HREF="#PB1L62">PB1L62</A>);


<P> --V116_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]
<P> --register power-up is low

<P><A NAME="V116_dffs[0]">V116_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V115_dffs[0]">V115_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V115_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]
<P> --register power-up is low

<P><A NAME="V115_dffs[1]">V115_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V115_dffs[2]">V115_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB56_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB56_holdff">SB56_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>);


<P> --V115_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]
<P> --register power-up is low

<P><A NAME="V115_dffs[0]">V115_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V115_dffs[1]">V115_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V115_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]
<P> --register power-up is low

<P><A NAME="V115_dffs[2]">V115_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V114_dffs[0]">V114_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~63
<P><A NAME="PB1L64">PB1L64</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, <A HREF="#SB56_holdff">SB56_holdff</A>, <A HREF="#V115_dffs[0]">V115_dffs[0]</A>, <A HREF="#V115_dffs[2]">V115_dffs[2]</A>);


<P> --PB1L65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~64
<P><A NAME="PB1L65">PB1L65</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[53]">B1_acq_trigger_in_reg[53]</A>, <A HREF="#SB56_holdff">SB56_holdff</A>, <A HREF="#V115_dffs[0]">V115_dffs[0]</A>, <A HREF="#V115_dffs[2]">V115_dffs[2]</A>);


<P> --PB1L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~65
<P><A NAME="PB1L66">PB1L66</A> = AMPP_FUNCTION(<A HREF="#V116_dffs[0]">V116_dffs[0]</A>, <A HREF="#V115_dffs[1]">V115_dffs[1]</A>, <A HREF="#PB1L64">PB1L64</A>, <A HREF="#PB1L65">PB1L65</A>);


<P> --V114_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]
<P> --register power-up is low

<P><A NAME="V114_dffs[0]">V114_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V113_dffs[0]">V113_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V113_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]
<P> --register power-up is low

<P><A NAME="V113_dffs[1]">V113_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V113_dffs[2]">V113_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB55_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB55_holdff">SB55_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>);


<P> --V113_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]
<P> --register power-up is low

<P><A NAME="V113_dffs[0]">V113_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V113_dffs[1]">V113_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V113_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]
<P> --register power-up is low

<P><A NAME="V113_dffs[2]">V113_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V112_dffs[0]">V112_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L67 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~66
<P><A NAME="PB1L67">PB1L67</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, <A HREF="#SB55_holdff">SB55_holdff</A>, <A HREF="#V113_dffs[0]">V113_dffs[0]</A>, <A HREF="#V113_dffs[2]">V113_dffs[2]</A>);


<P> --PB1L68 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~67
<P><A NAME="PB1L68">PB1L68</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[54]">B1_acq_trigger_in_reg[54]</A>, <A HREF="#SB55_holdff">SB55_holdff</A>, <A HREF="#V113_dffs[0]">V113_dffs[0]</A>, <A HREF="#V113_dffs[2]">V113_dffs[2]</A>);


<P> --PB1L69 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~68
<P><A NAME="PB1L69">PB1L69</A> = AMPP_FUNCTION(<A HREF="#V114_dffs[0]">V114_dffs[0]</A>, <A HREF="#V113_dffs[1]">V113_dffs[1]</A>, <A HREF="#PB1L67">PB1L67</A>, <A HREF="#PB1L68">PB1L68</A>);


<P> --V112_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]
<P> --register power-up is low

<P><A NAME="V112_dffs[0]">V112_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V111_dffs[0]">V111_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V111_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]
<P> --register power-up is low

<P><A NAME="V111_dffs[1]">V111_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V111_dffs[2]">V111_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB54_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB54_holdff">SB54_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>);


<P> --V111_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]
<P> --register power-up is low

<P><A NAME="V111_dffs[0]">V111_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V111_dffs[1]">V111_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V111_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]
<P> --register power-up is low

<P><A NAME="V111_dffs[2]">V111_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V110_dffs[0]">V110_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L70 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~69
<P><A NAME="PB1L70">PB1L70</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, <A HREF="#SB54_holdff">SB54_holdff</A>, <A HREF="#V111_dffs[0]">V111_dffs[0]</A>, <A HREF="#V111_dffs[2]">V111_dffs[2]</A>);


<P> --PB1L71 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~70
<P><A NAME="PB1L71">PB1L71</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[55]">B1_acq_trigger_in_reg[55]</A>, <A HREF="#SB54_holdff">SB54_holdff</A>, <A HREF="#V111_dffs[0]">V111_dffs[0]</A>, <A HREF="#V111_dffs[2]">V111_dffs[2]</A>);


<P> --PB1L72 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~71
<P><A NAME="PB1L72">PB1L72</A> = AMPP_FUNCTION(<A HREF="#V112_dffs[0]">V112_dffs[0]</A>, <A HREF="#V111_dffs[1]">V111_dffs[1]</A>, <A HREF="#PB1L70">PB1L70</A>, <A HREF="#PB1L71">PB1L71</A>);


<P> --RB6L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~6
<P><A NAME="RB6L33">RB6L33</A> = AMPP_FUNCTION(<A HREF="#PB1L63">PB1L63</A>, <A HREF="#PB1L66">PB1L66</A>, <A HREF="#PB1L69">PB1L69</A>, <A HREF="#PB1L72">PB1L72</A>);


<P> --V110_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]
<P> --register power-up is low

<P><A NAME="V110_dffs[0]">V110_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V109_dffs[0]">V109_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V109_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]
<P> --register power-up is low

<P><A NAME="V109_dffs[1]">V109_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V109_dffs[2]">V109_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB52_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB52_holdff">SB52_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>);


<P> --V109_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]
<P> --register power-up is low

<P><A NAME="V109_dffs[0]">V109_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V109_dffs[1]">V109_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V109_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]
<P> --register power-up is low

<P><A NAME="V109_dffs[2]">V109_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V108_dffs[0]">V108_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L73 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~72
<P><A NAME="PB1L73">PB1L73</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, <A HREF="#SB52_holdff">SB52_holdff</A>, <A HREF="#V109_dffs[0]">V109_dffs[0]</A>, <A HREF="#V109_dffs[2]">V109_dffs[2]</A>);


<P> --PB1L74 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~73
<P><A NAME="PB1L74">PB1L74</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[56]">B1_acq_trigger_in_reg[56]</A>, <A HREF="#SB52_holdff">SB52_holdff</A>, <A HREF="#V109_dffs[0]">V109_dffs[0]</A>, <A HREF="#V109_dffs[2]">V109_dffs[2]</A>);


<P> --PB1L75 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~74
<P><A NAME="PB1L75">PB1L75</A> = AMPP_FUNCTION(<A HREF="#V110_dffs[0]">V110_dffs[0]</A>, <A HREF="#V109_dffs[1]">V109_dffs[1]</A>, <A HREF="#PB1L73">PB1L73</A>, <A HREF="#PB1L74">PB1L74</A>);


<P> --V108_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]
<P> --register power-up is low

<P><A NAME="V108_dffs[0]">V108_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V107_dffs[0]">V107_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V107_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]
<P> --register power-up is low

<P><A NAME="V107_dffs[1]">V107_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V107_dffs[2]">V107_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB51_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB51_holdff">SB51_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>);


<P> --V107_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]
<P> --register power-up is low

<P><A NAME="V107_dffs[0]">V107_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V107_dffs[1]">V107_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V107_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]
<P> --register power-up is low

<P><A NAME="V107_dffs[2]">V107_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V106_dffs[0]">V106_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L76 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~75
<P><A NAME="PB1L76">PB1L76</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, <A HREF="#SB51_holdff">SB51_holdff</A>, <A HREF="#V107_dffs[0]">V107_dffs[0]</A>, <A HREF="#V107_dffs[2]">V107_dffs[2]</A>);


<P> --PB1L77 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~76
<P><A NAME="PB1L77">PB1L77</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[57]">B1_acq_trigger_in_reg[57]</A>, <A HREF="#SB51_holdff">SB51_holdff</A>, <A HREF="#V107_dffs[0]">V107_dffs[0]</A>, <A HREF="#V107_dffs[2]">V107_dffs[2]</A>);


<P> --PB1L78 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~77
<P><A NAME="PB1L78">PB1L78</A> = AMPP_FUNCTION(<A HREF="#V108_dffs[0]">V108_dffs[0]</A>, <A HREF="#V107_dffs[1]">V107_dffs[1]</A>, <A HREF="#PB1L76">PB1L76</A>, <A HREF="#PB1L77">PB1L77</A>);


<P> --V106_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]
<P> --register power-up is low

<P><A NAME="V106_dffs[0]">V106_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V105_dffs[0]">V105_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V105_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]
<P> --register power-up is low

<P><A NAME="V105_dffs[1]">V105_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V105_dffs[2]">V105_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB50_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB50_holdff">SB50_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>);


<P> --V105_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]
<P> --register power-up is low

<P><A NAME="V105_dffs[0]">V105_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V105_dffs[1]">V105_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V105_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]
<P> --register power-up is low

<P><A NAME="V105_dffs[2]">V105_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V104_dffs[0]">V104_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L79 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~78
<P><A NAME="PB1L79">PB1L79</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, <A HREF="#SB50_holdff">SB50_holdff</A>, <A HREF="#V105_dffs[0]">V105_dffs[0]</A>, <A HREF="#V105_dffs[2]">V105_dffs[2]</A>);


<P> --PB1L80 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~79
<P><A NAME="PB1L80">PB1L80</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[58]">B1_acq_trigger_in_reg[58]</A>, <A HREF="#SB50_holdff">SB50_holdff</A>, <A HREF="#V105_dffs[0]">V105_dffs[0]</A>, <A HREF="#V105_dffs[2]">V105_dffs[2]</A>);


<P> --PB1L81 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~80
<P><A NAME="PB1L81">PB1L81</A> = AMPP_FUNCTION(<A HREF="#V106_dffs[0]">V106_dffs[0]</A>, <A HREF="#V105_dffs[1]">V105_dffs[1]</A>, <A HREF="#PB1L79">PB1L79</A>, <A HREF="#PB1L80">PB1L80</A>);


<P> --V104_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]
<P> --register power-up is low

<P><A NAME="V104_dffs[0]">V104_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V103_dffs[0]">V103_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V103_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]
<P> --register power-up is low

<P><A NAME="V103_dffs[1]">V103_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V103_dffs[2]">V103_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB49_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB49_holdff">SB49_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>);


<P> --V103_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]
<P> --register power-up is low

<P><A NAME="V103_dffs[0]">V103_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V103_dffs[1]">V103_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V103_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]
<P> --register power-up is low

<P><A NAME="V103_dffs[2]">V103_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V101_dffs[0]">V101_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L82 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~81
<P><A NAME="PB1L82">PB1L82</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, <A HREF="#SB49_holdff">SB49_holdff</A>, <A HREF="#V103_dffs[0]">V103_dffs[0]</A>, <A HREF="#V103_dffs[2]">V103_dffs[2]</A>);


<P> --PB1L83 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~82
<P><A NAME="PB1L83">PB1L83</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[59]">B1_acq_trigger_in_reg[59]</A>, <A HREF="#SB49_holdff">SB49_holdff</A>, <A HREF="#V103_dffs[0]">V103_dffs[0]</A>, <A HREF="#V103_dffs[2]">V103_dffs[2]</A>);


<P> --PB1L84 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~83
<P><A NAME="PB1L84">PB1L84</A> = AMPP_FUNCTION(<A HREF="#V104_dffs[0]">V104_dffs[0]</A>, <A HREF="#V103_dffs[1]">V103_dffs[1]</A>, <A HREF="#PB1L82">PB1L82</A>, <A HREF="#PB1L83">PB1L83</A>);


<P> --RB6L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~7
<P><A NAME="RB6L34">RB6L34</A> = AMPP_FUNCTION(<A HREF="#PB1L75">PB1L75</A>, <A HREF="#PB1L78">PB1L78</A>, <A HREF="#PB1L81">PB1L81</A>, <A HREF="#PB1L84">PB1L84</A>);


<P> --V101_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]
<P> --register power-up is low

<P><A NAME="V101_dffs[0]">V101_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V100_dffs[0]">V100_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V100_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]
<P> --register power-up is low

<P><A NAME="V100_dffs[1]">V100_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V100_dffs[2]">V100_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB48_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB48_holdff">SB48_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>);


<P> --V100_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]
<P> --register power-up is low

<P><A NAME="V100_dffs[0]">V100_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V100_dffs[1]">V100_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V100_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]
<P> --register power-up is low

<P><A NAME="V100_dffs[2]">V100_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V99_dffs[0]">V99_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L85 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~84
<P><A NAME="PB1L85">PB1L85</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, <A HREF="#SB48_holdff">SB48_holdff</A>, <A HREF="#V100_dffs[0]">V100_dffs[0]</A>, <A HREF="#V100_dffs[2]">V100_dffs[2]</A>);


<P> --PB1L86 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~85
<P><A NAME="PB1L86">PB1L86</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[60]">B1_acq_trigger_in_reg[60]</A>, <A HREF="#SB48_holdff">SB48_holdff</A>, <A HREF="#V100_dffs[0]">V100_dffs[0]</A>, <A HREF="#V100_dffs[2]">V100_dffs[2]</A>);


<P> --PB1L87 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~86
<P><A NAME="PB1L87">PB1L87</A> = AMPP_FUNCTION(<A HREF="#V101_dffs[0]">V101_dffs[0]</A>, <A HREF="#V100_dffs[1]">V100_dffs[1]</A>, <A HREF="#PB1L85">PB1L85</A>, <A HREF="#PB1L86">PB1L86</A>);


<P> --V99_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_45|dffs[0]
<P> --register power-up is low

<P><A NAME="V99_dffs[0]">V99_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V98_dffs[0]">V98_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V98_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]
<P> --register power-up is low

<P><A NAME="V98_dffs[1]">V98_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V98_dffs[2]">V98_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB47_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB47_holdff">SB47_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>);


<P> --V98_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]
<P> --register power-up is low

<P><A NAME="V98_dffs[0]">V98_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V98_dffs[1]">V98_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V98_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2]
<P> --register power-up is low

<P><A NAME="V98_dffs[2]">V98_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V97_dffs[0]">V97_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L88 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~87
<P><A NAME="PB1L88">PB1L88</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, <A HREF="#SB47_holdff">SB47_holdff</A>, <A HREF="#V98_dffs[0]">V98_dffs[0]</A>, <A HREF="#V98_dffs[2]">V98_dffs[2]</A>);


<P> --PB1L89 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~88
<P><A NAME="PB1L89">PB1L89</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[61]">B1_acq_trigger_in_reg[61]</A>, <A HREF="#SB47_holdff">SB47_holdff</A>, <A HREF="#V98_dffs[0]">V98_dffs[0]</A>, <A HREF="#V98_dffs[2]">V98_dffs[2]</A>);


<P> --PB1L90 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~89
<P><A NAME="PB1L90">PB1L90</A> = AMPP_FUNCTION(<A HREF="#V99_dffs[0]">V99_dffs[0]</A>, <A HREF="#V98_dffs[1]">V98_dffs[1]</A>, <A HREF="#PB1L88">PB1L88</A>, <A HREF="#PB1L89">PB1L89</A>);


<P> --V97_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]
<P> --register power-up is low

<P><A NAME="V97_dffs[0]">V97_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V96_dffs[0]">V96_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V96_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]
<P> --register power-up is low

<P><A NAME="V96_dffs[1]">V96_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V96_dffs[2]">V96_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB46_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB46_holdff">SB46_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>);


<P> --V96_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]
<P> --register power-up is low

<P><A NAME="V96_dffs[0]">V96_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V96_dffs[1]">V96_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V96_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]
<P> --register power-up is low

<P><A NAME="V96_dffs[2]">V96_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V94_dffs[0]">V94_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L91 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~90
<P><A NAME="PB1L91">PB1L91</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, <A HREF="#SB46_holdff">SB46_holdff</A>, <A HREF="#V96_dffs[0]">V96_dffs[0]</A>, <A HREF="#V96_dffs[2]">V96_dffs[2]</A>);


<P> --PB1L92 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~91
<P><A NAME="PB1L92">PB1L92</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[62]">B1_acq_trigger_in_reg[62]</A>, <A HREF="#SB46_holdff">SB46_holdff</A>, <A HREF="#V96_dffs[0]">V96_dffs[0]</A>, <A HREF="#V96_dffs[2]">V96_dffs[2]</A>);


<P> --PB1L93 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~92
<P><A NAME="PB1L93">PB1L93</A> = AMPP_FUNCTION(<A HREF="#V97_dffs[0]">V97_dffs[0]</A>, <A HREF="#V96_dffs[1]">V96_dffs[1]</A>, <A HREF="#PB1L91">PB1L91</A>, <A HREF="#PB1L92">PB1L92</A>);


<P> --V94_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]
<P> --register power-up is low

<P><A NAME="V94_dffs[0]">V94_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V93_dffs[0]">V93_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V93_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]
<P> --register power-up is low

<P><A NAME="V93_dffs[1]">V93_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V93_dffs[2]">V93_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB45_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB45_holdff">SB45_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>);


<P> --V93_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]
<P> --register power-up is low

<P><A NAME="V93_dffs[0]">V93_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V93_dffs[1]">V93_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V93_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]
<P> --register power-up is low

<P><A NAME="V93_dffs[2]">V93_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V92_dffs[0]">V92_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L94 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~93
<P><A NAME="PB1L94">PB1L94</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, <A HREF="#SB45_holdff">SB45_holdff</A>, <A HREF="#V93_dffs[0]">V93_dffs[0]</A>, <A HREF="#V93_dffs[2]">V93_dffs[2]</A>);


<P> --PB1L95 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~94
<P><A NAME="PB1L95">PB1L95</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[63]">B1_acq_trigger_in_reg[63]</A>, <A HREF="#SB45_holdff">SB45_holdff</A>, <A HREF="#V93_dffs[0]">V93_dffs[0]</A>, <A HREF="#V93_dffs[2]">V93_dffs[2]</A>);


<P> --PB1L96 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~95
<P><A NAME="PB1L96">PB1L96</A> = AMPP_FUNCTION(<A HREF="#V94_dffs[0]">V94_dffs[0]</A>, <A HREF="#V93_dffs[1]">V93_dffs[1]</A>, <A HREF="#PB1L94">PB1L94</A>, <A HREF="#PB1L95">PB1L95</A>);


<P> --RB6L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~8
<P><A NAME="RB6L35">RB6L35</A> = AMPP_FUNCTION(<A HREF="#PB1L87">PB1L87</A>, <A HREF="#PB1L90">PB1L90</A>, <A HREF="#PB1L93">PB1L93</A>, <A HREF="#PB1L96">PB1L96</A>);


<P> --RB6L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideXor0~9
<P><A NAME="RB6L36">RB6L36</A> = AMPP_FUNCTION(<A HREF="#RB6L32">RB6L32</A>, <A HREF="#RB6L33">RB6L33</A>, <A HREF="#RB6L34">RB6L34</A>, <A HREF="#RB6L35">RB6L35</A>);


<P> --RB6L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~0
<P><A NAME="RB6L7">RB6L7</A> = AMPP_FUNCTION(<A HREF="#PB1L3">PB1L3</A>, <A HREF="#PB1L6">PB1L6</A>, <A HREF="#PB1L9">PB1L9</A>, <A HREF="#PB1L12">PB1L12</A>);


<P> --RB6L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~1
<P><A NAME="RB6L8">RB6L8</A> = AMPP_FUNCTION(<A HREF="#PB1L15">PB1L15</A>, <A HREF="#PB1L18">PB1L18</A>, <A HREF="#PB1L21">PB1L21</A>, <A HREF="#PB1L24">PB1L24</A>);


<P> --RB6L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~2
<P><A NAME="RB6L9">RB6L9</A> = AMPP_FUNCTION(<A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L33">PB1L33</A>, <A HREF="#PB1L36">PB1L36</A>);


<P> --RB6L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~3
<P><A NAME="RB6L10">RB6L10</A> = AMPP_FUNCTION(<A HREF="#PB1L39">PB1L39</A>, <A HREF="#PB1L42">PB1L42</A>, <A HREF="#PB1L45">PB1L45</A>, <A HREF="#PB1L48">PB1L48</A>);


<P> --RB6L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~4
<P><A NAME="RB6L11">RB6L11</A> = AMPP_FUNCTION(<A HREF="#RB6L9">RB6L9</A>, <A HREF="#RB6L10">RB6L10</A>);


<P> --RB6L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~5
<P><A NAME="RB6L12">RB6L12</A> = AMPP_FUNCTION(<A HREF="#PB1L51">PB1L51</A>, <A HREF="#PB1L54">PB1L54</A>, <A HREF="#PB1L57">PB1L57</A>, <A HREF="#PB1L60">PB1L60</A>);


<P> --RB6L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~6
<P><A NAME="RB6L13">RB6L13</A> = AMPP_FUNCTION(<A HREF="#PB1L63">PB1L63</A>, <A HREF="#PB1L66">PB1L66</A>, <A HREF="#PB1L69">PB1L69</A>, <A HREF="#PB1L72">PB1L72</A>);


<P> --RB6L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~7
<P><A NAME="RB6L14">RB6L14</A> = AMPP_FUNCTION(<A HREF="#PB1L75">PB1L75</A>, <A HREF="#PB1L78">PB1L78</A>, <A HREF="#PB1L81">PB1L81</A>, <A HREF="#PB1L84">PB1L84</A>);


<P> --RB6L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~8
<P><A NAME="RB6L15">RB6L15</A> = AMPP_FUNCTION(<A HREF="#PB1L87">PB1L87</A>, <A HREF="#PB1L90">PB1L90</A>, <A HREF="#PB1L93">PB1L93</A>, <A HREF="#PB1L96">PB1L96</A>);


<P> --RB6L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0~9
<P><A NAME="RB6L16">RB6L16</A> = AMPP_FUNCTION(<A HREF="#RB6L12">RB6L12</A>, <A HREF="#RB6L13">RB6L13</A>, <A HREF="#RB6L14">RB6L14</A>, <A HREF="#RB6L15">RB6L15</A>);


<P> --RB6_WideAnd0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideAnd0
<P><A NAME="RB6_WideAnd0">RB6_WideAnd0</A> = AMPP_FUNCTION(<A HREF="#RB6L7">RB6L7</A>, <A HREF="#RB6L8">RB6L8</A>, <A HREF="#RB6L11">RB6L11</A>, <A HREF="#RB6L16">RB6L16</A>);


<P> --RB6L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~0
<P><A NAME="RB6L17">RB6L17</A> = AMPP_FUNCTION(<A HREF="#PB1L3">PB1L3</A>, <A HREF="#PB1L6">PB1L6</A>, <A HREF="#PB1L9">PB1L9</A>, <A HREF="#PB1L12">PB1L12</A>);


<P> --RB6L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~1
<P><A NAME="RB6L18">RB6L18</A> = AMPP_FUNCTION(<A HREF="#PB1L15">PB1L15</A>, <A HREF="#PB1L18">PB1L18</A>, <A HREF="#PB1L21">PB1L21</A>, <A HREF="#PB1L24">PB1L24</A>);


<P> --RB6L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~2
<P><A NAME="RB6L19">RB6L19</A> = AMPP_FUNCTION(<A HREF="#PB1L27">PB1L27</A>, <A HREF="#PB1L30">PB1L30</A>, <A HREF="#PB1L33">PB1L33</A>, <A HREF="#PB1L36">PB1L36</A>);


<P> --RB6L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~3
<P><A NAME="RB6L20">RB6L20</A> = AMPP_FUNCTION(<A HREF="#PB1L39">PB1L39</A>, <A HREF="#PB1L42">PB1L42</A>, <A HREF="#PB1L45">PB1L45</A>, <A HREF="#PB1L48">PB1L48</A>);


<P> --RB6L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~4
<P><A NAME="RB6L21">RB6L21</A> = AMPP_FUNCTION(<A HREF="#RB6L17">RB6L17</A>, <A HREF="#RB6L18">RB6L18</A>, <A HREF="#RB6L19">RB6L19</A>, <A HREF="#RB6L20">RB6L20</A>);


<P> --RB6L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~5
<P><A NAME="RB6L22">RB6L22</A> = AMPP_FUNCTION(<A HREF="#PB1L51">PB1L51</A>, <A HREF="#PB1L54">PB1L54</A>, <A HREF="#PB1L57">PB1L57</A>, <A HREF="#PB1L60">PB1L60</A>);


<P> --RB6L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~6
<P><A NAME="RB6L23">RB6L23</A> = AMPP_FUNCTION(<A HREF="#PB1L63">PB1L63</A>, <A HREF="#PB1L66">PB1L66</A>, <A HREF="#PB1L69">PB1L69</A>, <A HREF="#PB1L72">PB1L72</A>);


<P> --RB6L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~7
<P><A NAME="RB6L24">RB6L24</A> = AMPP_FUNCTION(<A HREF="#PB1L75">PB1L75</A>, <A HREF="#PB1L78">PB1L78</A>, <A HREF="#PB1L81">PB1L81</A>, <A HREF="#PB1L84">PB1L84</A>);


<P> --RB6L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~8
<P><A NAME="RB6L25">RB6L25</A> = AMPP_FUNCTION(<A HREF="#PB1L87">PB1L87</A>, <A HREF="#PB1L90">PB1L90</A>, <A HREF="#PB1L93">PB1L93</A>, <A HREF="#PB1L96">PB1L96</A>);


<P> --RB6L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|WideOr0~9
<P><A NAME="RB6L26">RB6L26</A> = AMPP_FUNCTION(<A HREF="#RB6L22">RB6L22</A>, <A HREF="#RB6L23">RB6L23</A>, <A HREF="#RB6L24">RB6L24</A>, <A HREF="#RB6L25">RB6L25</A>);


<P> --RB6L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|Mux0~0
<P><A NAME="RB6L1">RB6L1</A> = AMPP_FUNCTION(<A HREF="#RB6L21">RB6L21</A>, <A HREF="#RB6L26">RB6L26</A>, <A HREF="#V26_dffs[2]">V26_dffs[2]</A>);


<P> --V92_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]
<P> --register power-up is low

<P><A NAME="V92_dffs[2]">V92_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V91_dffs[0]">V91_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V92_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]
<P> --register power-up is low

<P><A NAME="V92_dffs[0]">V92_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V92_dffs[1]">V92_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V92_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]
<P> --register power-up is low

<P><A NAME="V92_dffs[1]">V92_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V92_dffs[2]">V92_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V91_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_34|dffs[0]
<P> --register power-up is low

<P><A NAME="V91_dffs[0]">V91_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V90_dffs[0]">V90_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V90_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[1]
<P> --register power-up is low

<P><A NAME="V90_dffs[1]">V90_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V90_dffs[2]">V90_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB44_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB44_holdff">SB44_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>);


<P> --V90_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[0]
<P> --register power-up is low

<P><A NAME="V90_dffs[0]">V90_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V90_dffs[1]">V90_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V90_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_33|dffs[2]
<P> --register power-up is low

<P><A NAME="V90_dffs[2]">V90_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V89_dffs[0]">V89_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L97 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~96
<P><A NAME="PB1L97">PB1L97</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, <A HREF="#SB44_holdff">SB44_holdff</A>, <A HREF="#V90_dffs[0]">V90_dffs[0]</A>, <A HREF="#V90_dffs[2]">V90_dffs[2]</A>);


<P> --PB1L98 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~97
<P><A NAME="PB1L98">PB1L98</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[5]">B1_acq_trigger_in_reg[5]</A>, <A HREF="#SB44_holdff">SB44_holdff</A>, <A HREF="#V90_dffs[0]">V90_dffs[0]</A>, <A HREF="#V90_dffs[2]">V90_dffs[2]</A>);


<P> --PB1L99 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~98
<P><A NAME="PB1L99">PB1L99</A> = AMPP_FUNCTION(<A HREF="#V91_dffs[0]">V91_dffs[0]</A>, <A HREF="#V90_dffs[1]">V90_dffs[1]</A>, <A HREF="#PB1L97">PB1L97</A>, <A HREF="#PB1L98">PB1L98</A>);


<P> --V89_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_31|dffs[0]
<P> --register power-up is low

<P><A NAME="V89_dffs[0]">V89_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V88_dffs[0]">V88_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V88_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[1]
<P> --register power-up is low

<P><A NAME="V88_dffs[1]">V88_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V88_dffs[2]">V88_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB42_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB42_holdff">SB42_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>);


<P> --V88_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[0]
<P> --register power-up is low

<P><A NAME="V88_dffs[0]">V88_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V88_dffs[1]">V88_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V88_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_30|dffs[2]
<P> --register power-up is low

<P><A NAME="V88_dffs[2]">V88_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V87_dffs[0]">V87_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L100 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~99
<P><A NAME="PB1L100">PB1L100</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, <A HREF="#SB42_holdff">SB42_holdff</A>, <A HREF="#V88_dffs[0]">V88_dffs[0]</A>, <A HREF="#V88_dffs[2]">V88_dffs[2]</A>);


<P> --PB1L101 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~100
<P><A NAME="PB1L101">PB1L101</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[6]">B1_acq_trigger_in_reg[6]</A>, <A HREF="#SB42_holdff">SB42_holdff</A>, <A HREF="#V88_dffs[0]">V88_dffs[0]</A>, <A HREF="#V88_dffs[2]">V88_dffs[2]</A>);


<P> --PB1L102 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~101
<P><A NAME="PB1L102">PB1L102</A> = AMPP_FUNCTION(<A HREF="#V89_dffs[0]">V89_dffs[0]</A>, <A HREF="#V88_dffs[1]">V88_dffs[1]</A>, <A HREF="#PB1L100">PB1L100</A>, <A HREF="#PB1L101">PB1L101</A>);


<P> --V87_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_28|dffs[0]
<P> --register power-up is low

<P><A NAME="V87_dffs[0]">V87_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V86_dffs[0]">V86_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V86_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[1]
<P> --register power-up is low

<P><A NAME="V86_dffs[1]">V86_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V86_dffs[2]">V86_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB41_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_26|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB41_holdff">SB41_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>);


<P> --V86_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[0]
<P> --register power-up is low

<P><A NAME="V86_dffs[0]">V86_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V86_dffs[1]">V86_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V86_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_27|dffs[2]
<P> --register power-up is low

<P><A NAME="V86_dffs[2]">V86_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V85_dffs[0]">V85_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L103 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~102
<P><A NAME="PB1L103">PB1L103</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, <A HREF="#SB41_holdff">SB41_holdff</A>, <A HREF="#V86_dffs[0]">V86_dffs[0]</A>, <A HREF="#V86_dffs[2]">V86_dffs[2]</A>);


<P> --PB1L104 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~103
<P><A NAME="PB1L104">PB1L104</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[7]">B1_acq_trigger_in_reg[7]</A>, <A HREF="#SB41_holdff">SB41_holdff</A>, <A HREF="#V86_dffs[0]">V86_dffs[0]</A>, <A HREF="#V86_dffs[2]">V86_dffs[2]</A>);


<P> --PB1L105 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~104
<P><A NAME="PB1L105">PB1L105</A> = AMPP_FUNCTION(<A HREF="#V87_dffs[0]">V87_dffs[0]</A>, <A HREF="#V86_dffs[1]">V86_dffs[1]</A>, <A HREF="#PB1L103">PB1L103</A>, <A HREF="#PB1L104">PB1L104</A>);


<P> --V85_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_25|dffs[0]
<P> --register power-up is low

<P><A NAME="V85_dffs[0]">V85_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V84_dffs[0]">V84_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V84_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[1]
<P> --register power-up is low

<P><A NAME="V84_dffs[1]">V84_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V84_dffs[2]">V84_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB40_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_23|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB40_holdff">SB40_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>);


<P> --V84_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[0]
<P> --register power-up is low

<P><A NAME="V84_dffs[0]">V84_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V84_dffs[1]">V84_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V84_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_24|dffs[2]
<P> --register power-up is low

<P><A NAME="V84_dffs[2]">V84_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V83_dffs[0]">V83_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L106 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~105
<P><A NAME="PB1L106">PB1L106</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, <A HREF="#SB40_holdff">SB40_holdff</A>, <A HREF="#V84_dffs[0]">V84_dffs[0]</A>, <A HREF="#V84_dffs[2]">V84_dffs[2]</A>);


<P> --PB1L107 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~106
<P><A NAME="PB1L107">PB1L107</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[8]">B1_acq_trigger_in_reg[8]</A>, <A HREF="#SB40_holdff">SB40_holdff</A>, <A HREF="#V84_dffs[0]">V84_dffs[0]</A>, <A HREF="#V84_dffs[2]">V84_dffs[2]</A>);


<P> --PB1L108 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~107
<P><A NAME="PB1L108">PB1L108</A> = AMPP_FUNCTION(<A HREF="#V85_dffs[0]">V85_dffs[0]</A>, <A HREF="#V84_dffs[1]">V84_dffs[1]</A>, <A HREF="#PB1L106">PB1L106</A>, <A HREF="#PB1L107">PB1L107</A>);


<P> --RB2L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideXor0~0
<P><A NAME="RB2L11">RB2L11</A> = AMPP_FUNCTION(<A HREF="#PB1L99">PB1L99</A>, <A HREF="#PB1L102">PB1L102</A>, <A HREF="#PB1L105">PB1L105</A>, <A HREF="#PB1L108">PB1L108</A>);


<P> --V83_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]
<P> --register power-up is low

<P><A NAME="V83_dffs[0]">V83_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V81_dffs[0]">V81_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V81_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]
<P> --register power-up is low

<P><A NAME="V81_dffs[1]">V81_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V81_dffs[2]">V81_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB36_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_20|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB36_holdff">SB36_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>);


<P> --V81_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]
<P> --register power-up is low

<P><A NAME="V81_dffs[0]">V81_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V81_dffs[1]">V81_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V81_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]
<P> --register power-up is low

<P><A NAME="V81_dffs[2]">V81_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V66_dffs[0]">V66_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L109 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~108
<P><A NAME="PB1L109">PB1L109</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, <A HREF="#SB36_holdff">SB36_holdff</A>, <A HREF="#V81_dffs[0]">V81_dffs[0]</A>, <A HREF="#V81_dffs[2]">V81_dffs[2]</A>);


<P> --PB1L110 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~109
<P><A NAME="PB1L110">PB1L110</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[9]">B1_acq_trigger_in_reg[9]</A>, <A HREF="#SB36_holdff">SB36_holdff</A>, <A HREF="#V81_dffs[0]">V81_dffs[0]</A>, <A HREF="#V81_dffs[2]">V81_dffs[2]</A>);


<P> --PB1L111 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~110
<P><A NAME="PB1L111">PB1L111</A> = AMPP_FUNCTION(<A HREF="#V83_dffs[0]">V83_dffs[0]</A>, <A HREF="#V81_dffs[1]">V81_dffs[1]</A>, <A HREF="#PB1L109">PB1L109</A>, <A HREF="#PB1L110">PB1L110</A>);


<P> --V66_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]
<P> --register power-up is low

<P><A NAME="V66_dffs[0]">V66_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V59_dffs[0]">V59_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V59_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]
<P> --register power-up is low

<P><A NAME="V59_dffs[1]">V59_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V59_dffs[2]">V59_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB25_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_17|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB25_holdff">SB25_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>);


<P> --V59_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]
<P> --register power-up is low

<P><A NAME="V59_dffs[0]">V59_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V59_dffs[1]">V59_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V59_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]
<P> --register power-up is low

<P><A NAME="V59_dffs[2]">V59_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V44_dffs[0]">V44_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L112 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~111
<P><A NAME="PB1L112">PB1L112</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, <A HREF="#SB25_holdff">SB25_holdff</A>, <A HREF="#V59_dffs[0]">V59_dffs[0]</A>, <A HREF="#V59_dffs[2]">V59_dffs[2]</A>);


<P> --PB1L113 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~112
<P><A NAME="PB1L113">PB1L113</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[10]">B1_acq_trigger_in_reg[10]</A>, <A HREF="#SB25_holdff">SB25_holdff</A>, <A HREF="#V59_dffs[0]">V59_dffs[0]</A>, <A HREF="#V59_dffs[2]">V59_dffs[2]</A>);


<P> --PB1L114 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~113
<P><A NAME="PB1L114">PB1L114</A> = AMPP_FUNCTION(<A HREF="#V66_dffs[0]">V66_dffs[0]</A>, <A HREF="#V59_dffs[1]">V59_dffs[1]</A>, <A HREF="#PB1L112">PB1L112</A>, <A HREF="#PB1L113">PB1L113</A>);


<P> --V44_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]
<P> --register power-up is low

<P><A NAME="V44_dffs[0]">V44_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V37_dffs[0]">V37_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V37_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]
<P> --register power-up is low

<P><A NAME="V37_dffs[1]">V37_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V37_dffs[2]">V37_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB15_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_14|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB15_holdff">SB15_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>);


<P> --V37_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]
<P> --register power-up is low

<P><A NAME="V37_dffs[0]">V37_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V37_dffs[1]">V37_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V37_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[2]
<P> --register power-up is low

<P><A NAME="V37_dffs[2]">V37_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V23_dffs[0]">V23_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L115 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~114
<P><A NAME="PB1L115">PB1L115</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, <A HREF="#SB15_holdff">SB15_holdff</A>, <A HREF="#V37_dffs[0]">V37_dffs[0]</A>, <A HREF="#V37_dffs[2]">V37_dffs[2]</A>);


<P> --PB1L116 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~115
<P><A NAME="PB1L116">PB1L116</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[11]">B1_acq_trigger_in_reg[11]</A>, <A HREF="#SB15_holdff">SB15_holdff</A>, <A HREF="#V37_dffs[0]">V37_dffs[0]</A>, <A HREF="#V37_dffs[2]">V37_dffs[2]</A>);


<P> --PB1L117 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~116
<P><A NAME="PB1L117">PB1L117</A> = AMPP_FUNCTION(<A HREF="#V44_dffs[0]">V44_dffs[0]</A>, <A HREF="#V37_dffs[1]">V37_dffs[1]</A>, <A HREF="#PB1L115">PB1L115</A>, <A HREF="#PB1L116">PB1L116</A>);


<P> --V23_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_13|dffs[0]
<P> --register power-up is low

<P><A NAME="V23_dffs[0]">V23_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V15_dffs[0]">V15_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V15_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[1]
<P> --register power-up is low

<P><A NAME="V15_dffs[1]">V15_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V15_dffs[2]">V15_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB5_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_11|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB5_holdff">SB5_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>);


<P> --V15_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[0]
<P> --register power-up is low

<P><A NAME="V15_dffs[0]">V15_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V15_dffs[1]">V15_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V15_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_12|dffs[2]
<P> --register power-up is low

<P><A NAME="V15_dffs[2]">V15_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V132_dffs[0]">V132_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L118 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~117
<P><A NAME="PB1L118">PB1L118</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, <A HREF="#SB5_holdff">SB5_holdff</A>, <A HREF="#V15_dffs[0]">V15_dffs[0]</A>, <A HREF="#V15_dffs[2]">V15_dffs[2]</A>);


<P> --PB1L119 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~118
<P><A NAME="PB1L119">PB1L119</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[12]">B1_acq_trigger_in_reg[12]</A>, <A HREF="#SB5_holdff">SB5_holdff</A>, <A HREF="#V15_dffs[0]">V15_dffs[0]</A>, <A HREF="#V15_dffs[2]">V15_dffs[2]</A>);


<P> --PB1L120 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~119
<P><A NAME="PB1L120">PB1L120</A> = AMPP_FUNCTION(<A HREF="#V23_dffs[0]">V23_dffs[0]</A>, <A HREF="#V15_dffs[1]">V15_dffs[1]</A>, <A HREF="#PB1L118">PB1L118</A>, <A HREF="#PB1L119">PB1L119</A>);


<P> --RB2L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideXor0~1
<P><A NAME="RB2L12">RB2L12</A> = AMPP_FUNCTION(<A HREF="#PB1L111">PB1L111</A>, <A HREF="#PB1L114">PB1L114</A>, <A HREF="#PB1L117">PB1L117</A>, <A HREF="#PB1L120">PB1L120</A>);


<P> --RB2L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideAnd0~0
<P><A NAME="RB2L7">RB2L7</A> = AMPP_FUNCTION(<A HREF="#PB1L99">PB1L99</A>, <A HREF="#PB1L102">PB1L102</A>, <A HREF="#PB1L105">PB1L105</A>, <A HREF="#PB1L108">PB1L108</A>);


<P> --RB2L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideAnd0~1
<P><A NAME="RB2L8">RB2L8</A> = AMPP_FUNCTION(<A HREF="#PB1L111">PB1L111</A>, <A HREF="#PB1L114">PB1L114</A>, <A HREF="#PB1L117">PB1L117</A>, <A HREF="#PB1L120">PB1L120</A>);


<P> --RB2_WideAnd0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideAnd0
<P><A NAME="RB2_WideAnd0">RB2_WideAnd0</A> = AMPP_FUNCTION(<A HREF="#RB2L7">RB2L7</A>, <A HREF="#RB2L8">RB2L8</A>);


<P> --RB2L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideOr0~0
<P><A NAME="RB2L9">RB2L9</A> = AMPP_FUNCTION(<A HREF="#PB1L99">PB1L99</A>, <A HREF="#PB1L102">PB1L102</A>, <A HREF="#PB1L105">PB1L105</A>, <A HREF="#PB1L108">PB1L108</A>);


<P> --RB2L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|WideOr0~1
<P><A NAME="RB2L10">RB2L10</A> = AMPP_FUNCTION(<A HREF="#PB1L111">PB1L111</A>, <A HREF="#PB1L114">PB1L114</A>, <A HREF="#PB1L117">PB1L117</A>, <A HREF="#PB1L120">PB1L120</A>);


<P> --RB2L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|Mux0~0
<P><A NAME="RB2L1">RB2L1</A> = AMPP_FUNCTION(<A HREF="#RB2L9">RB2L9</A>, <A HREF="#RB2L10">RB2L10</A>, <A HREF="#V92_dffs[2]">V92_dffs[2]</A>);


<P> --V38_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[2]
<P> --register power-up is low

<P><A NAME="V38_dffs[2]">V38_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V36_dffs[0]">V36_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V38_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[1]
<P> --register power-up is low

<P><A NAME="V38_dffs[1]">V38_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V38_dffs[2]">V38_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V38_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_150|dffs[0]
<P> --register power-up is low

<P><A NAME="V38_dffs[0]">V38_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V38_dffs[1]">V38_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V34_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0]
<P> --register power-up is low

<P><A NAME="V34_dffs[0]">V34_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V33_dffs[0]">V33_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V33_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1]
<P> --register power-up is low

<P><A NAME="V33_dffs[1]">V33_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V33_dffs[2]">V33_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB17_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_144|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB17_holdff">SB17_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>);


<P> --V33_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0]
<P> --register power-up is low

<P><A NAME="V33_dffs[0]">V33_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V33_dffs[1]">V33_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V33_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[2]
<P> --register power-up is low

<P><A NAME="V33_dffs[2]">V33_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V32_dffs[0]">V32_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L121 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~120
<P><A NAME="PB1L121">PB1L121</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, <A HREF="#SB17_holdff">SB17_holdff</A>, <A HREF="#V33_dffs[0]">V33_dffs[0]</A>, <A HREF="#V33_dffs[2]">V33_dffs[2]</A>);


<P> --PB1L122 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~121
<P><A NAME="PB1L122">PB1L122</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[24]">B1_acq_trigger_in_reg[24]</A>, <A HREF="#SB17_holdff">SB17_holdff</A>, <A HREF="#V33_dffs[0]">V33_dffs[0]</A>, <A HREF="#V33_dffs[2]">V33_dffs[2]</A>);


<P> --PB1L123 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~122
<P><A NAME="PB1L123">PB1L123</A> = AMPP_FUNCTION(<A HREF="#V34_dffs[0]">V34_dffs[0]</A>, <A HREF="#V33_dffs[1]">V33_dffs[1]</A>, <A HREF="#PB1L121">PB1L121</A>, <A HREF="#PB1L122">PB1L122</A>);


<P> --V32_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0]
<P> --register power-up is low

<P><A NAME="V32_dffs[0]">V32_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V31_dffs[0]">V31_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V31_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1]
<P> --register power-up is low

<P><A NAME="V31_dffs[1]">V31_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V31_dffs[2]">V31_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB16_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_141|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB16_holdff">SB16_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>);


<P> --V31_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0]
<P> --register power-up is low

<P><A NAME="V31_dffs[0]">V31_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V31_dffs[1]">V31_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V31_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2]
<P> --register power-up is low

<P><A NAME="V31_dffs[2]">V31_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V30_dffs[0]">V30_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L124 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~123
<P><A NAME="PB1L124">PB1L124</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, <A HREF="#SB16_holdff">SB16_holdff</A>, <A HREF="#V31_dffs[0]">V31_dffs[0]</A>, <A HREF="#V31_dffs[2]">V31_dffs[2]</A>);


<P> --PB1L125 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~124
<P><A NAME="PB1L125">PB1L125</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[25]">B1_acq_trigger_in_reg[25]</A>, <A HREF="#SB16_holdff">SB16_holdff</A>, <A HREF="#V31_dffs[0]">V31_dffs[0]</A>, <A HREF="#V31_dffs[2]">V31_dffs[2]</A>);


<P> --PB1L126 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~125
<P><A NAME="PB1L126">PB1L126</A> = AMPP_FUNCTION(<A HREF="#V32_dffs[0]">V32_dffs[0]</A>, <A HREF="#V31_dffs[1]">V31_dffs[1]</A>, <A HREF="#PB1L124">PB1L124</A>, <A HREF="#PB1L125">PB1L125</A>);


<P> --V36_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0]
<P> --register power-up is low

<P><A NAME="V36_dffs[0]">V36_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V35_dffs[0]">V35_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V35_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[1]
<P> --register power-up is low

<P><A NAME="V35_dffs[1]">V35_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V35_dffs[2]">V35_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB18_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_147|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB18_holdff">SB18_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>);


<P> --V35_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[0]
<P> --register power-up is low

<P><A NAME="V35_dffs[0]">V35_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V35_dffs[1]">V35_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V35_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[2]
<P> --register power-up is low

<P><A NAME="V35_dffs[2]">V35_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V34_dffs[0]">V34_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L127 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~126
<P><A NAME="PB1L127">PB1L127</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, <A HREF="#SB18_holdff">SB18_holdff</A>, <A HREF="#V35_dffs[0]">V35_dffs[0]</A>, <A HREF="#V35_dffs[2]">V35_dffs[2]</A>);


<P> --PB1L128 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~127
<P><A NAME="PB1L128">PB1L128</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[23]">B1_acq_trigger_in_reg[23]</A>, <A HREF="#SB18_holdff">SB18_holdff</A>, <A HREF="#V35_dffs[0]">V35_dffs[0]</A>, <A HREF="#V35_dffs[2]">V35_dffs[2]</A>);


<P> --PB1L129 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~128
<P><A NAME="PB1L129">PB1L129</A> = AMPP_FUNCTION(<A HREF="#V36_dffs[0]">V36_dffs[0]</A>, <A HREF="#V35_dffs[1]">V35_dffs[1]</A>, <A HREF="#PB1L127">PB1L127</A>, <A HREF="#PB1L128">PB1L128</A>);


<P> --V30_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0]
<P> --register power-up is low

<P><A NAME="V30_dffs[0]">V30_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V29_dffs[0]">V29_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V29_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1]
<P> --register power-up is low

<P><A NAME="V29_dffs[1]">V29_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V29_dffs[2]">V29_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB14_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_138|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB14_holdff">SB14_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>);


<P> --V29_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0]
<P> --register power-up is low

<P><A NAME="V29_dffs[0]">V29_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V29_dffs[1]">V29_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V29_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[2]
<P> --register power-up is low

<P><A NAME="V29_dffs[2]">V29_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V28_dffs[0]">V28_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L130 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~129
<P><A NAME="PB1L130">PB1L130</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, <A HREF="#SB14_holdff">SB14_holdff</A>, <A HREF="#V29_dffs[0]">V29_dffs[0]</A>, <A HREF="#V29_dffs[2]">V29_dffs[2]</A>);


<P> --PB1L131 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~130
<P><A NAME="PB1L131">PB1L131</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[26]">B1_acq_trigger_in_reg[26]</A>, <A HREF="#SB14_holdff">SB14_holdff</A>, <A HREF="#V29_dffs[0]">V29_dffs[0]</A>, <A HREF="#V29_dffs[2]">V29_dffs[2]</A>);


<P> --PB1L132 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~131
<P><A NAME="PB1L132">PB1L132</A> = AMPP_FUNCTION(<A HREF="#V30_dffs[0]">V30_dffs[0]</A>, <A HREF="#V29_dffs[1]">V29_dffs[1]</A>, <A HREF="#PB1L130">PB1L130</A>, <A HREF="#PB1L131">PB1L131</A>);


<P> --V28_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0]
<P> --register power-up is low

<P><A NAME="V28_dffs[0]">V28_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V27_dffs[0]">V27_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V27_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1]
<P> --register power-up is low

<P><A NAME="V27_dffs[1]">V27_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V27_dffs[2]">V27_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB13_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_135|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB13_holdff">SB13_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>);


<P> --V27_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0]
<P> --register power-up is low

<P><A NAME="V27_dffs[0]">V27_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V27_dffs[1]">V27_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V27_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2]
<P> --register power-up is low

<P><A NAME="V27_dffs[2]">V27_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V26_dffs[0]">V26_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L133 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~132
<P><A NAME="PB1L133">PB1L133</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, <A HREF="#SB13_holdff">SB13_holdff</A>, <A HREF="#V27_dffs[0]">V27_dffs[0]</A>, <A HREF="#V27_dffs[2]">V27_dffs[2]</A>);


<P> --PB1L134 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~133
<P><A NAME="PB1L134">PB1L134</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[27]">B1_acq_trigger_in_reg[27]</A>, <A HREF="#SB13_holdff">SB13_holdff</A>, <A HREF="#V27_dffs[0]">V27_dffs[0]</A>, <A HREF="#V27_dffs[2]">V27_dffs[2]</A>);


<P> --PB1L135 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~134
<P><A NAME="PB1L135">PB1L135</A> = AMPP_FUNCTION(<A HREF="#V28_dffs[0]">V28_dffs[0]</A>, <A HREF="#V27_dffs[1]">V27_dffs[1]</A>, <A HREF="#PB1L133">PB1L133</A>, <A HREF="#PB1L134">PB1L134</A>);


<P> --RB3L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~0
<P><A NAME="RB3L1">RB3L1</A> = AMPP_FUNCTION(<A HREF="#PB1L129">PB1L129</A>, <A HREF="#PB1L132">PB1L132</A>, <A HREF="#PB1L135">PB1L135</A>);


<P> --RB3L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~1
<P><A NAME="RB3L2">RB3L2</A> = AMPP_FUNCTION(<A HREF="#PB1L123">PB1L123</A>, <A HREF="#PB1L126">PB1L126</A>, <A HREF="#RB3L1">RB3L1</A>);


<P> --RB3L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~2
<P><A NAME="RB3L3">RB3L3</A> = AMPP_FUNCTION(<A HREF="#V38_dffs[2]">V38_dffs[2]</A>, <A HREF="#V38_dffs[0]">V38_dffs[0]</A>, <A HREF="#V38_dffs[1]">V38_dffs[1]</A>, <A HREF="#RB3L2">RB3L2</A>);


<P> --RB3L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~3
<P><A NAME="RB3L4">RB3L4</A> = AMPP_FUNCTION(<A HREF="#PB1L126">PB1L126</A>, <A HREF="#PB1L132">PB1L132</A>, <A HREF="#PB1L135">PB1L135</A>);


<P> --RB3L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~4
<P><A NAME="RB3L5">RB3L5</A> = AMPP_FUNCTION(<A HREF="#PB1L129">PB1L129</A>, <A HREF="#PB1L123">PB1L123</A>, <A HREF="#V38_dffs[0]">V38_dffs[0]</A>, <A HREF="#RB3L4">RB3L4</A>);


<P> --RB3L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~5
<P><A NAME="RB3L6">RB3L6</A> = AMPP_FUNCTION(<A HREF="#V38_dffs[2]">V38_dffs[2]</A>, <A HREF="#V38_dffs[1]">V38_dffs[1]</A>, <A HREF="#RB3L3">RB3L3</A>, <A HREF="#RB3L5">RB3L5</A>);


<P> --RB3L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|WideOr0~0
<P><A NAME="RB3L9">RB3L9</A> = AMPP_FUNCTION(<A HREF="#PB1L129">PB1L129</A>, <A HREF="#PB1L123">PB1L123</A>, <A HREF="#PB1L126">PB1L126</A>, <A HREF="#PB1L132">PB1L132</A>);


<P> --RB3L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~6
<P><A NAME="RB3L7">RB3L7</A> = AMPP_FUNCTION(<A HREF="#PB1L135">PB1L135</A>, <A HREF="#RB3L9">RB3L9</A>, <A HREF="#V38_dffs[2]">V38_dffs[2]</A>);


<P> --RB3L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_134|Mux0~7
<P><A NAME="RB3L8">RB3L8</A> = AMPP_FUNCTION(<A HREF="#RB3L6">RB3L6</A>, <A HREF="#V38_dffs[1]">V38_dffs[1]</A>, <A HREF="#RB3L7">RB3L7</A>, <A HREF="#V38_dffs[0]">V38_dffs[0]</A>);


<P> --V50_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[0]
<P> --register power-up is low

<P><A NAME="V50_dffs[0]">V50_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V50_dffs[1]">V50_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V50_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[2]
<P> --register power-up is low

<P><A NAME="V50_dffs[2]">V50_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V49_dffs[0]">V49_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V50_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_167|dffs[1]
<P> --register power-up is low

<P><A NAME="V50_dffs[1]">V50_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V50_dffs[2]">V50_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V47_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_163|dffs[0]
<P> --register power-up is low

<P><A NAME="V47_dffs[0]">V47_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V46_dffs[0]">V46_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V46_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[1]
<P> --register power-up is low

<P><A NAME="V46_dffs[1]">V46_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V46_dffs[2]">V46_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB22_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB22_holdff">SB22_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>);


<P> --V46_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[0]
<P> --register power-up is low

<P><A NAME="V46_dffs[0]">V46_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V46_dffs[1]">V46_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V46_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_162|dffs[2]
<P> --register power-up is low

<P><A NAME="V46_dffs[2]">V46_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V45_dffs[0]">V45_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L136 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~135
<P><A NAME="PB1L136">PB1L136</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, <A HREF="#SB22_holdff">SB22_holdff</A>, <A HREF="#V46_dffs[0]">V46_dffs[0]</A>, <A HREF="#V46_dffs[2]">V46_dffs[2]</A>);


<P> --PB1L137 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~136
<P><A NAME="PB1L137">PB1L137</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[1]">B1_acq_trigger_in_reg[1]</A>, <A HREF="#SB22_holdff">SB22_holdff</A>, <A HREF="#V46_dffs[0]">V46_dffs[0]</A>, <A HREF="#V46_dffs[2]">V46_dffs[2]</A>);


<P> --PB1L138 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~137
<P><A NAME="PB1L138">PB1L138</A> = AMPP_FUNCTION(<A HREF="#V47_dffs[0]">V47_dffs[0]</A>, <A HREF="#V46_dffs[1]">V46_dffs[1]</A>, <A HREF="#PB1L136">PB1L136</A>, <A HREF="#PB1L137">PB1L137</A>);


<P> --V45_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[0]
<P> --register power-up is low

<P><A NAME="V45_dffs[0]">V45_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V43_dffs[0]">V43_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V43_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1]
<P> --register power-up is low

<P><A NAME="V43_dffs[1]">V43_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V43_dffs[2]">V43_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB21_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB21_holdff">SB21_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>);


<P> --V43_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0]
<P> --register power-up is low

<P><A NAME="V43_dffs[0]">V43_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V43_dffs[1]">V43_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V43_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2]
<P> --register power-up is low

<P><A NAME="V43_dffs[2]">V43_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V42_dffs[0]">V42_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L139 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~138
<P><A NAME="PB1L139">PB1L139</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, <A HREF="#SB21_holdff">SB21_holdff</A>, <A HREF="#V43_dffs[0]">V43_dffs[0]</A>, <A HREF="#V43_dffs[2]">V43_dffs[2]</A>);


<P> --PB1L140 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~139
<P><A NAME="PB1L140">PB1L140</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[2]">B1_acq_trigger_in_reg[2]</A>, <A HREF="#SB21_holdff">SB21_holdff</A>, <A HREF="#V43_dffs[0]">V43_dffs[0]</A>, <A HREF="#V43_dffs[2]">V43_dffs[2]</A>);


<P> --PB1L141 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~140
<P><A NAME="PB1L141">PB1L141</A> = AMPP_FUNCTION(<A HREF="#V45_dffs[0]">V45_dffs[0]</A>, <A HREF="#V43_dffs[1]">V43_dffs[1]</A>, <A HREF="#PB1L139">PB1L139</A>, <A HREF="#PB1L140">PB1L140</A>);


<P> --V49_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_166|dffs[0]
<P> --register power-up is low

<P><A NAME="V49_dffs[0]">V49_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V48_dffs[0]">V48_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V48_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[1]
<P> --register power-up is low

<P><A NAME="V48_dffs[1]">V48_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V48_dffs[2]">V48_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB23_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB23_holdff">SB23_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>);


<P> --V48_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[0]
<P> --register power-up is low

<P><A NAME="V48_dffs[0]">V48_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V48_dffs[1]">V48_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V48_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_165|dffs[2]
<P> --register power-up is low

<P><A NAME="V48_dffs[2]">V48_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V47_dffs[0]">V47_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L142 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~141
<P><A NAME="PB1L142">PB1L142</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, <A HREF="#SB23_holdff">SB23_holdff</A>, <A HREF="#V48_dffs[0]">V48_dffs[0]</A>, <A HREF="#V48_dffs[2]">V48_dffs[2]</A>);


<P> --PB1L143 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~142
<P><A NAME="PB1L143">PB1L143</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[0]">B1_acq_trigger_in_reg[0]</A>, <A HREF="#SB23_holdff">SB23_holdff</A>, <A HREF="#V48_dffs[0]">V48_dffs[0]</A>, <A HREF="#V48_dffs[2]">V48_dffs[2]</A>);


<P> --PB1L144 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~143
<P><A NAME="PB1L144">PB1L144</A> = AMPP_FUNCTION(<A HREF="#V49_dffs[0]">V49_dffs[0]</A>, <A HREF="#V48_dffs[1]">V48_dffs[1]</A>, <A HREF="#PB1L142">PB1L142</A>, <A HREF="#PB1L143">PB1L143</A>);


<P> --V42_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0]
<P> --register power-up is low

<P><A NAME="V42_dffs[0]">V42_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V41_dffs[0]">V41_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V41_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[1]
<P> --register power-up is low

<P><A NAME="V41_dffs[1]">V41_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V41_dffs[2]">V41_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB20_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB20_holdff">SB20_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>);


<P> --V41_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[0]
<P> --register power-up is low

<P><A NAME="V41_dffs[0]">V41_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V41_dffs[1]">V41_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V41_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_156|dffs[2]
<P> --register power-up is low

<P><A NAME="V41_dffs[2]">V41_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V40_dffs[0]">V40_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L145 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~144
<P><A NAME="PB1L145">PB1L145</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, <A HREF="#SB20_holdff">SB20_holdff</A>, <A HREF="#V41_dffs[0]">V41_dffs[0]</A>, <A HREF="#V41_dffs[2]">V41_dffs[2]</A>);


<P> --PB1L146 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~145
<P><A NAME="PB1L146">PB1L146</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[3]">B1_acq_trigger_in_reg[3]</A>, <A HREF="#SB20_holdff">SB20_holdff</A>, <A HREF="#V41_dffs[0]">V41_dffs[0]</A>, <A HREF="#V41_dffs[2]">V41_dffs[2]</A>);


<P> --PB1L147 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~146
<P><A NAME="PB1L147">PB1L147</A> = AMPP_FUNCTION(<A HREF="#V42_dffs[0]">V42_dffs[0]</A>, <A HREF="#V41_dffs[1]">V41_dffs[1]</A>, <A HREF="#PB1L145">PB1L145</A>, <A HREF="#PB1L146">PB1L146</A>);


<P> --V40_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0]
<P> --register power-up is low

<P><A NAME="V40_dffs[0]">V40_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V39_dffs[0]">V39_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V39_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[1]
<P> --register power-up is low

<P><A NAME="V39_dffs[1]">V39_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V39_dffs[2]">V39_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB19_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB19_holdff">SB19_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>);


<P> --V39_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[0]
<P> --register power-up is low

<P><A NAME="V39_dffs[0]">V39_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V39_dffs[1]">V39_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V39_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_153|dffs[2]
<P> --register power-up is low

<P><A NAME="V39_dffs[2]">V39_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V38_dffs[0]">V38_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L148 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~147
<P><A NAME="PB1L148">PB1L148</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, <A HREF="#SB19_holdff">SB19_holdff</A>, <A HREF="#V39_dffs[0]">V39_dffs[0]</A>, <A HREF="#V39_dffs[2]">V39_dffs[2]</A>);


<P> --PB1L149 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~148
<P><A NAME="PB1L149">PB1L149</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[4]">B1_acq_trigger_in_reg[4]</A>, <A HREF="#SB19_holdff">SB19_holdff</A>, <A HREF="#V39_dffs[0]">V39_dffs[0]</A>, <A HREF="#V39_dffs[2]">V39_dffs[2]</A>);


<P> --PB1L150 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~149
<P><A NAME="PB1L150">PB1L150</A> = AMPP_FUNCTION(<A HREF="#V40_dffs[0]">V40_dffs[0]</A>, <A HREF="#V39_dffs[1]">V39_dffs[1]</A>, <A HREF="#PB1L148">PB1L148</A>, <A HREF="#PB1L149">PB1L149</A>);


<P> --RB4L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~0
<P><A NAME="RB4L1">RB4L1</A> = AMPP_FUNCTION(<A HREF="#PB1L144">PB1L144</A>, <A HREF="#PB1L147">PB1L147</A>, <A HREF="#PB1L150">PB1L150</A>);


<P> --RB4L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~1
<P><A NAME="RB4L2">RB4L2</A> = AMPP_FUNCTION(<A HREF="#PB1L138">PB1L138</A>, <A HREF="#PB1L141">PB1L141</A>, <A HREF="#RB4L1">RB4L1</A>);


<P> --RB4L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~2
<P><A NAME="RB4L3">RB4L3</A> = AMPP_FUNCTION(<A HREF="#PB1L141">PB1L141</A>, <A HREF="#PB1L147">PB1L147</A>, <A HREF="#V50_dffs[1]">V50_dffs[1]</A>);


<P> --RB4L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~3
<P><A NAME="RB4L4">RB4L4</A> = AMPP_FUNCTION(<A HREF="#PB1L144">PB1L144</A>, <A HREF="#PB1L138">PB1L138</A>, <A HREF="#PB1L150">PB1L150</A>, <A HREF="#V50_dffs[1]">V50_dffs[1]</A>);


<P> --V132_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[0]
<P> --register power-up is low

<P><A NAME="V132_dffs[0]">V132_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V132_dffs[1]">V132_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V132_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[2]
<P> --register power-up is low

<P><A NAME="V132_dffs[2]">V132_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V124_dffs[0]">V124_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V132_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_9|dffs[1]
<P> --register power-up is low

<P><A NAME="V132_dffs[1]">V132_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V132_dffs[2]">V132_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V102_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0]
<P> --register power-up is low

<P><A NAME="V102_dffs[0]">V102_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V95_dffs[0]">V95_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V95_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[1]
<P> --register power-up is low

<P><A NAME="V95_dffs[1]">V95_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V95_dffs[2]">V95_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB43_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB43_holdff">SB43_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>);


<P> --V95_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0]
<P> --register power-up is low

<P><A NAME="V95_dffs[0]">V95_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V95_dffs[1]">V95_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V95_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]
<P> --register power-up is low

<P><A NAME="V95_dffs[2]">V95_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#B1_tdi">B1_tdi</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L151 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~150
<P><A NAME="PB1L151">PB1L151</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, <A HREF="#SB43_holdff">SB43_holdff</A>, <A HREF="#V95_dffs[0]">V95_dffs[0]</A>, <A HREF="#V95_dffs[2]">V95_dffs[2]</A>);


<P> --PB1L152 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~151
<P><A NAME="PB1L152">PB1L152</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[18]">B1_acq_trigger_in_reg[18]</A>, <A HREF="#SB43_holdff">SB43_holdff</A>, <A HREF="#V95_dffs[0]">V95_dffs[0]</A>, <A HREF="#V95_dffs[2]">V95_dffs[2]</A>);


<P> --PB1L153 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~152
<P><A NAME="PB1L153">PB1L153</A> = AMPP_FUNCTION(<A HREF="#V102_dffs[0]">V102_dffs[0]</A>, <A HREF="#V95_dffs[1]">V95_dffs[1]</A>, <A HREF="#PB1L151">PB1L151</A>, <A HREF="#PB1L152">PB1L152</A>);


<P> --V124_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[0]
<P> --register power-up is low

<P><A NAME="V124_dffs[0]">V124_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V117_dffs[0]">V117_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V117_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]
<P> --register power-up is low

<P><A NAME="V117_dffs[1]">V117_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V117_dffs[2]">V117_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB53_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB53_holdff">SB53_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>);


<P> --V117_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]
<P> --register power-up is low

<P><A NAME="V117_dffs[0]">V117_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V117_dffs[1]">V117_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V117_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[2]
<P> --register power-up is low

<P><A NAME="V117_dffs[2]">V117_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V102_dffs[0]">V102_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L154 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~153
<P><A NAME="PB1L154">PB1L154</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, <A HREF="#SB53_holdff">SB53_holdff</A>, <A HREF="#V117_dffs[0]">V117_dffs[0]</A>, <A HREF="#V117_dffs[2]">V117_dffs[2]</A>);


<P> --PB1L155 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~154
<P><A NAME="PB1L155">PB1L155</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[17]">B1_acq_trigger_in_reg[17]</A>, <A HREF="#SB53_holdff">SB53_holdff</A>, <A HREF="#V117_dffs[0]">V117_dffs[0]</A>, <A HREF="#V117_dffs[2]">V117_dffs[2]</A>);


<P> --PB1L156 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~155
<P><A NAME="PB1L156">PB1L156</A> = AMPP_FUNCTION(<A HREF="#V124_dffs[0]">V124_dffs[0]</A>, <A HREF="#V117_dffs[1]">V117_dffs[1]</A>, <A HREF="#PB1L154">PB1L154</A>, <A HREF="#PB1L155">PB1L155</A>);


<P> --RB5L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_2|Mux0~0
<P><A NAME="RB5L1">RB5L1</A> = AMPP_FUNCTION(<A HREF="#V132_dffs[2]">V132_dffs[2]</A>, <A HREF="#V132_dffs[1]">V132_dffs[1]</A>, <A HREF="#PB1L153">PB1L153</A>, <A HREF="#PB1L156">PB1L156</A>);


<P> --RB5L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_2|Mux0~1
<P><A NAME="RB5L2">RB5L2</A> = AMPP_FUNCTION(<A HREF="#V132_dffs[0]">V132_dffs[0]</A>, <A HREF="#RB5L1">RB5L1</A>);


<P> --V80_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_209|dffs[0]
<P> --register power-up is low

<P><A NAME="V80_dffs[0]">V80_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V79_dffs[0]">V79_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V79_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[1]
<P> --register power-up is low

<P><A NAME="V79_dffs[1]">V79_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V79_dffs[2]">V79_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB39_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_207|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB39_holdff">SB39_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>);


<P> --V79_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[0]
<P> --register power-up is low

<P><A NAME="V79_dffs[0]">V79_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V79_dffs[1]">V79_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V79_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_208|dffs[2]
<P> --register power-up is low

<P><A NAME="V79_dffs[2]">V79_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V78_dffs[0]">V78_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L157 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~156
<P><A NAME="PB1L157">PB1L157</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, <A HREF="#SB39_holdff">SB39_holdff</A>, <A HREF="#V79_dffs[0]">V79_dffs[0]</A>, <A HREF="#V79_dffs[2]">V79_dffs[2]</A>);


<P> --PB1L158 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~157
<P><A NAME="PB1L158">PB1L158</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[28]">B1_acq_trigger_in_reg[28]</A>, <A HREF="#SB39_holdff">SB39_holdff</A>, <A HREF="#V79_dffs[0]">V79_dffs[0]</A>, <A HREF="#V79_dffs[2]">V79_dffs[2]</A>);


<P> --PB1L159 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~158
<P><A NAME="PB1L159">PB1L159</A> = AMPP_FUNCTION(<A HREF="#V80_dffs[0]">V80_dffs[0]</A>, <A HREF="#V79_dffs[1]">V79_dffs[1]</A>, <A HREF="#PB1L157">PB1L157</A>, <A HREF="#PB1L158">PB1L158</A>);


<P> --V78_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_206|dffs[0]
<P> --register power-up is low

<P><A NAME="V78_dffs[0]">V78_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V77_dffs[0]">V77_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V77_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[1]
<P> --register power-up is low

<P><A NAME="V77_dffs[1]">V77_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V77_dffs[2]">V77_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB38_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_204|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB38_holdff">SB38_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>);


<P> --V77_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[0]
<P> --register power-up is low

<P><A NAME="V77_dffs[0]">V77_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V77_dffs[1]">V77_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V77_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_205|dffs[2]
<P> --register power-up is low

<P><A NAME="V77_dffs[2]">V77_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V76_dffs[0]">V76_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L160 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~159
<P><A NAME="PB1L160">PB1L160</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, <A HREF="#SB38_holdff">SB38_holdff</A>, <A HREF="#V77_dffs[0]">V77_dffs[0]</A>, <A HREF="#V77_dffs[2]">V77_dffs[2]</A>);


<P> --PB1L161 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~160
<P><A NAME="PB1L161">PB1L161</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[29]">B1_acq_trigger_in_reg[29]</A>, <A HREF="#SB38_holdff">SB38_holdff</A>, <A HREF="#V77_dffs[0]">V77_dffs[0]</A>, <A HREF="#V77_dffs[2]">V77_dffs[2]</A>);


<P> --PB1L162 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~161
<P><A NAME="PB1L162">PB1L162</A> = AMPP_FUNCTION(<A HREF="#V78_dffs[0]">V78_dffs[0]</A>, <A HREF="#V77_dffs[1]">V77_dffs[1]</A>, <A HREF="#PB1L160">PB1L160</A>, <A HREF="#PB1L161">PB1L161</A>);


<P> --V76_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_203|dffs[0]
<P> --register power-up is low

<P><A NAME="V76_dffs[0]">V76_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V75_dffs[0]">V75_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V75_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[1]
<P> --register power-up is low

<P><A NAME="V75_dffs[1]">V75_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V75_dffs[2]">V75_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB37_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_201|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB37_holdff">SB37_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>);


<P> --V75_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[0]
<P> --register power-up is low

<P><A NAME="V75_dffs[0]">V75_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V75_dffs[1]">V75_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V75_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_202|dffs[2]
<P> --register power-up is low

<P><A NAME="V75_dffs[2]">V75_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V74_dffs[0]">V74_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L163 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~162
<P><A NAME="PB1L163">PB1L163</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, <A HREF="#SB37_holdff">SB37_holdff</A>, <A HREF="#V75_dffs[0]">V75_dffs[0]</A>, <A HREF="#V75_dffs[2]">V75_dffs[2]</A>);


<P> --PB1L164 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~163
<P><A NAME="PB1L164">PB1L164</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[30]">B1_acq_trigger_in_reg[30]</A>, <A HREF="#SB37_holdff">SB37_holdff</A>, <A HREF="#V75_dffs[0]">V75_dffs[0]</A>, <A HREF="#V75_dffs[2]">V75_dffs[2]</A>);


<P> --PB1L165 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~164
<P><A NAME="PB1L165">PB1L165</A> = AMPP_FUNCTION(<A HREF="#V76_dffs[0]">V76_dffs[0]</A>, <A HREF="#V75_dffs[1]">V75_dffs[1]</A>, <A HREF="#PB1L163">PB1L163</A>, <A HREF="#PB1L164">PB1L164</A>);


<P> --V74_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_200|dffs[0]
<P> --register power-up is low

<P><A NAME="V74_dffs[0]">V74_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V73_dffs[0]">V73_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V73_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[1]
<P> --register power-up is low

<P><A NAME="V73_dffs[1]">V73_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V73_dffs[2]">V73_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB35_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_198|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB35_holdff">SB35_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>);


<P> --V73_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[0]
<P> --register power-up is low

<P><A NAME="V73_dffs[0]">V73_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V73_dffs[1]">V73_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V73_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_199|dffs[2]
<P> --register power-up is low

<P><A NAME="V73_dffs[2]">V73_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V72_dffs[0]">V72_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L166 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~165
<P><A NAME="PB1L166">PB1L166</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, <A HREF="#SB35_holdff">SB35_holdff</A>, <A HREF="#V73_dffs[0]">V73_dffs[0]</A>, <A HREF="#V73_dffs[2]">V73_dffs[2]</A>);


<P> --PB1L167 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~166
<P><A NAME="PB1L167">PB1L167</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[31]">B1_acq_trigger_in_reg[31]</A>, <A HREF="#SB35_holdff">SB35_holdff</A>, <A HREF="#V73_dffs[0]">V73_dffs[0]</A>, <A HREF="#V73_dffs[2]">V73_dffs[2]</A>);


<P> --PB1L168 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~167
<P><A NAME="PB1L168">PB1L168</A> = AMPP_FUNCTION(<A HREF="#V74_dffs[0]">V74_dffs[0]</A>, <A HREF="#V73_dffs[1]">V73_dffs[1]</A>, <A HREF="#PB1L166">PB1L166</A>, <A HREF="#PB1L167">PB1L167</A>);


<P> --RB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~0
<P><A NAME="RB1L19">RB1L19</A> = AMPP_FUNCTION(<A HREF="#PB1L159">PB1L159</A>, <A HREF="#PB1L162">PB1L162</A>, <A HREF="#PB1L165">PB1L165</A>, <A HREF="#PB1L168">PB1L168</A>);


<P> --V72_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_197|dffs[0]
<P> --register power-up is low

<P><A NAME="V72_dffs[0]">V72_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V71_dffs[0]">V71_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V71_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[1]
<P> --register power-up is low

<P><A NAME="V71_dffs[1]">V71_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V71_dffs[2]">V71_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB34_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_195|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB34_holdff">SB34_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>);


<P> --V71_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[0]
<P> --register power-up is low

<P><A NAME="V71_dffs[0]">V71_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V71_dffs[1]">V71_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V71_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_196|dffs[2]
<P> --register power-up is low

<P><A NAME="V71_dffs[2]">V71_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V70_dffs[0]">V70_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L169 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~168
<P><A NAME="PB1L169">PB1L169</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, <A HREF="#SB34_holdff">SB34_holdff</A>, <A HREF="#V71_dffs[0]">V71_dffs[0]</A>, <A HREF="#V71_dffs[2]">V71_dffs[2]</A>);


<P> --PB1L170 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~169
<P><A NAME="PB1L170">PB1L170</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[13]">B1_acq_trigger_in_reg[13]</A>, <A HREF="#SB34_holdff">SB34_holdff</A>, <A HREF="#V71_dffs[0]">V71_dffs[0]</A>, <A HREF="#V71_dffs[2]">V71_dffs[2]</A>);


<P> --PB1L171 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~170
<P><A NAME="PB1L171">PB1L171</A> = AMPP_FUNCTION(<A HREF="#V72_dffs[0]">V72_dffs[0]</A>, <A HREF="#V71_dffs[1]">V71_dffs[1]</A>, <A HREF="#PB1L169">PB1L169</A>, <A HREF="#PB1L170">PB1L170</A>);


<P> --V70_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_194|dffs[0]
<P> --register power-up is low

<P><A NAME="V70_dffs[0]">V70_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V69_dffs[0]">V69_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V69_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[1]
<P> --register power-up is low

<P><A NAME="V69_dffs[1]">V69_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V69_dffs[2]">V69_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB33_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_192|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB33_holdff">SB33_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>);


<P> --V69_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[0]
<P> --register power-up is low

<P><A NAME="V69_dffs[0]">V69_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V69_dffs[1]">V69_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V69_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_193|dffs[2]
<P> --register power-up is low

<P><A NAME="V69_dffs[2]">V69_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V68_dffs[0]">V68_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L172 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~171
<P><A NAME="PB1L172">PB1L172</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, <A HREF="#SB33_holdff">SB33_holdff</A>, <A HREF="#V69_dffs[0]">V69_dffs[0]</A>, <A HREF="#V69_dffs[2]">V69_dffs[2]</A>);


<P> --PB1L173 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~172
<P><A NAME="PB1L173">PB1L173</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[64]">B1_acq_trigger_in_reg[64]</A>, <A HREF="#SB33_holdff">SB33_holdff</A>, <A HREF="#V69_dffs[0]">V69_dffs[0]</A>, <A HREF="#V69_dffs[2]">V69_dffs[2]</A>);


<P> --PB1L174 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~173
<P><A NAME="PB1L174">PB1L174</A> = AMPP_FUNCTION(<A HREF="#V70_dffs[0]">V70_dffs[0]</A>, <A HREF="#V69_dffs[1]">V69_dffs[1]</A>, <A HREF="#PB1L172">PB1L172</A>, <A HREF="#PB1L173">PB1L173</A>);


<P> --V68_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_191|dffs[0]
<P> --register power-up is low

<P><A NAME="V68_dffs[0]">V68_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V67_dffs[0]">V67_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V67_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[1]
<P> --register power-up is low

<P><A NAME="V67_dffs[1]">V67_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V67_dffs[2]">V67_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB32_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_189|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB32_holdff">SB32_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>);


<P> --V67_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[0]
<P> --register power-up is low

<P><A NAME="V67_dffs[0]">V67_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V67_dffs[1]">V67_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V67_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_190|dffs[2]
<P> --register power-up is low

<P><A NAME="V67_dffs[2]">V67_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V65_dffs[0]">V65_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L175 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~174
<P><A NAME="PB1L175">PB1L175</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, <A HREF="#SB32_holdff">SB32_holdff</A>, <A HREF="#V67_dffs[0]">V67_dffs[0]</A>, <A HREF="#V67_dffs[2]">V67_dffs[2]</A>);


<P> --PB1L176 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~175
<P><A NAME="PB1L176">PB1L176</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[14]">B1_acq_trigger_in_reg[14]</A>, <A HREF="#SB32_holdff">SB32_holdff</A>, <A HREF="#V67_dffs[0]">V67_dffs[0]</A>, <A HREF="#V67_dffs[2]">V67_dffs[2]</A>);


<P> --PB1L177 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~176
<P><A NAME="PB1L177">PB1L177</A> = AMPP_FUNCTION(<A HREF="#V68_dffs[0]">V68_dffs[0]</A>, <A HREF="#V67_dffs[1]">V67_dffs[1]</A>, <A HREF="#PB1L175">PB1L175</A>, <A HREF="#PB1L176">PB1L176</A>);


<P> --V65_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_188|dffs[0]
<P> --register power-up is low

<P><A NAME="V65_dffs[0]">V65_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V64_dffs[0]">V64_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V64_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[1]
<P> --register power-up is low

<P><A NAME="V64_dffs[1]">V64_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V64_dffs[2]">V64_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB31_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_186|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB31_holdff">SB31_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>);


<P> --V64_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[0]
<P> --register power-up is low

<P><A NAME="V64_dffs[0]">V64_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V64_dffs[1]">V64_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V64_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_187|dffs[2]
<P> --register power-up is low

<P><A NAME="V64_dffs[2]">V64_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V63_dffs[0]">V63_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L178 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~177
<P><A NAME="PB1L178">PB1L178</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, <A HREF="#SB31_holdff">SB31_holdff</A>, <A HREF="#V64_dffs[0]">V64_dffs[0]</A>, <A HREF="#V64_dffs[2]">V64_dffs[2]</A>);


<P> --PB1L179 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~178
<P><A NAME="PB1L179">PB1L179</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[15]">B1_acq_trigger_in_reg[15]</A>, <A HREF="#SB31_holdff">SB31_holdff</A>, <A HREF="#V64_dffs[0]">V64_dffs[0]</A>, <A HREF="#V64_dffs[2]">V64_dffs[2]</A>);


<P> --PB1L180 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~179
<P><A NAME="PB1L180">PB1L180</A> = AMPP_FUNCTION(<A HREF="#V65_dffs[0]">V65_dffs[0]</A>, <A HREF="#V64_dffs[1]">V64_dffs[1]</A>, <A HREF="#PB1L178">PB1L178</A>, <A HREF="#PB1L179">PB1L179</A>);


<P> --RB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~1
<P><A NAME="RB1L20">RB1L20</A> = AMPP_FUNCTION(<A HREF="#PB1L171">PB1L171</A>, <A HREF="#PB1L174">PB1L174</A>, <A HREF="#PB1L177">PB1L177</A>, <A HREF="#PB1L180">PB1L180</A>);


<P> --V54_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_173|dffs[0]
<P> --register power-up is low

<P><A NAME="V54_dffs[0]">V54_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V53_dffs[0]">V53_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V53_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[1]
<P> --register power-up is low

<P><A NAME="V53_dffs[1]">V53_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V53_dffs[2]">V53_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB26_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB26_holdff">SB26_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>);


<P> --V53_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[0]
<P> --register power-up is low

<P><A NAME="V53_dffs[0]">V53_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V53_dffs[1]">V53_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V53_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_172|dffs[2]
<P> --register power-up is low

<P><A NAME="V53_dffs[2]">V53_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V52_dffs[0]">V52_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L181 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~180
<P><A NAME="PB1L181">PB1L181</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, <A HREF="#SB26_holdff">SB26_holdff</A>, <A HREF="#V53_dffs[0]">V53_dffs[0]</A>, <A HREF="#V53_dffs[2]">V53_dffs[2]</A>);


<P> --PB1L182 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~181
<P><A NAME="PB1L182">PB1L182</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[22]">B1_acq_trigger_in_reg[22]</A>, <A HREF="#SB26_holdff">SB26_holdff</A>, <A HREF="#V53_dffs[0]">V53_dffs[0]</A>, <A HREF="#V53_dffs[2]">V53_dffs[2]</A>);


<P> --PB1L183 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~182
<P><A NAME="PB1L183">PB1L183</A> = AMPP_FUNCTION(<A HREF="#V54_dffs[0]">V54_dffs[0]</A>, <A HREF="#V53_dffs[1]">V53_dffs[1]</A>, <A HREF="#PB1L181">PB1L181</A>, <A HREF="#PB1L182">PB1L182</A>);


<P> --V52_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_170|dffs[0]
<P> --register power-up is low

<P><A NAME="V52_dffs[0]">V52_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V51_dffs[0]">V51_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V51_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[1]
<P> --register power-up is low

<P><A NAME="V51_dffs[1]">V51_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V51_dffs[2]">V51_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB24_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB24_holdff">SB24_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>);


<P> --V51_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[0]
<P> --register power-up is low

<P><A NAME="V51_dffs[0]">V51_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V51_dffs[1]">V51_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V51_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_169|dffs[2]
<P> --register power-up is low

<P><A NAME="V51_dffs[2]">V51_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V50_dffs[0]">V50_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L184 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~183
<P><A NAME="PB1L184">PB1L184</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, <A HREF="#SB24_holdff">SB24_holdff</A>, <A HREF="#V51_dffs[0]">V51_dffs[0]</A>, <A HREF="#V51_dffs[2]">V51_dffs[2]</A>);


<P> --PB1L185 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~184
<P><A NAME="PB1L185">PB1L185</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[65]">B1_acq_trigger_in_reg[65]</A>, <A HREF="#SB24_holdff">SB24_holdff</A>, <A HREF="#V51_dffs[0]">V51_dffs[0]</A>, <A HREF="#V51_dffs[2]">V51_dffs[2]</A>);


<P> --PB1L186 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~185
<P><A NAME="PB1L186">PB1L186</A> = AMPP_FUNCTION(<A HREF="#V52_dffs[0]">V52_dffs[0]</A>, <A HREF="#V51_dffs[1]">V51_dffs[1]</A>, <A HREF="#PB1L184">PB1L184</A>, <A HREF="#PB1L185">PB1L185</A>);


<P> --V63_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_185|dffs[0]
<P> --register power-up is low

<P><A NAME="V63_dffs[0]">V63_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V62_dffs[0]">V62_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V62_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[1]
<P> --register power-up is low

<P><A NAME="V62_dffs[1]">V62_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V62_dffs[2]">V62_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB30_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB30_holdff">SB30_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>);


<P> --V62_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[0]
<P> --register power-up is low

<P><A NAME="V62_dffs[0]">V62_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V62_dffs[1]">V62_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V62_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_184|dffs[2]
<P> --register power-up is low

<P><A NAME="V62_dffs[2]">V62_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V61_dffs[0]">V61_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L187 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~186
<P><A NAME="PB1L187">PB1L187</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, <A HREF="#SB30_holdff">SB30_holdff</A>, <A HREF="#V62_dffs[0]">V62_dffs[0]</A>, <A HREF="#V62_dffs[2]">V62_dffs[2]</A>);


<P> --PB1L188 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~187
<P><A NAME="PB1L188">PB1L188</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[16]">B1_acq_trigger_in_reg[16]</A>, <A HREF="#SB30_holdff">SB30_holdff</A>, <A HREF="#V62_dffs[0]">V62_dffs[0]</A>, <A HREF="#V62_dffs[2]">V62_dffs[2]</A>);


<P> --PB1L189 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~188
<P><A NAME="PB1L189">PB1L189</A> = AMPP_FUNCTION(<A HREF="#V63_dffs[0]">V63_dffs[0]</A>, <A HREF="#V62_dffs[1]">V62_dffs[1]</A>, <A HREF="#PB1L187">PB1L187</A>, <A HREF="#PB1L188">PB1L188</A>);


<P> --V61_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_182|dffs[0]
<P> --register power-up is low

<P><A NAME="V61_dffs[0]">V61_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V60_dffs[0]">V60_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V60_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[1]
<P> --register power-up is low

<P><A NAME="V60_dffs[1]">V60_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V60_dffs[2]">V60_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB29_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB29_holdff">SB29_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>);


<P> --V60_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[0]
<P> --register power-up is low

<P><A NAME="V60_dffs[0]">V60_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V60_dffs[1]">V60_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V60_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_181|dffs[2]
<P> --register power-up is low

<P><A NAME="V60_dffs[2]">V60_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V58_dffs[0]">V58_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L190 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~189
<P><A NAME="PB1L190">PB1L190</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, <A HREF="#SB29_holdff">SB29_holdff</A>, <A HREF="#V60_dffs[0]">V60_dffs[0]</A>, <A HREF="#V60_dffs[2]">V60_dffs[2]</A>);


<P> --PB1L191 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~190
<P><A NAME="PB1L191">PB1L191</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[19]">B1_acq_trigger_in_reg[19]</A>, <A HREF="#SB29_holdff">SB29_holdff</A>, <A HREF="#V60_dffs[0]">V60_dffs[0]</A>, <A HREF="#V60_dffs[2]">V60_dffs[2]</A>);


<P> --PB1L192 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~191
<P><A NAME="PB1L192">PB1L192</A> = AMPP_FUNCTION(<A HREF="#V61_dffs[0]">V61_dffs[0]</A>, <A HREF="#V60_dffs[1]">V60_dffs[1]</A>, <A HREF="#PB1L190">PB1L190</A>, <A HREF="#PB1L191">PB1L191</A>);


<P> --V58_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_179|dffs[0]
<P> --register power-up is low

<P><A NAME="V58_dffs[0]">V58_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V57_dffs[0]">V57_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V57_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[1]
<P> --register power-up is low

<P><A NAME="V57_dffs[1]">V57_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V57_dffs[2]">V57_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB28_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB28_holdff">SB28_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>);


<P> --V57_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[0]
<P> --register power-up is low

<P><A NAME="V57_dffs[0]">V57_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V57_dffs[1]">V57_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V57_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_178|dffs[2]
<P> --register power-up is low

<P><A NAME="V57_dffs[2]">V57_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V56_dffs[0]">V56_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L193 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~192
<P><A NAME="PB1L193">PB1L193</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, <A HREF="#SB28_holdff">SB28_holdff</A>, <A HREF="#V57_dffs[0]">V57_dffs[0]</A>, <A HREF="#V57_dffs[2]">V57_dffs[2]</A>);


<P> --PB1L194 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~193
<P><A NAME="PB1L194">PB1L194</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[20]">B1_acq_trigger_in_reg[20]</A>, <A HREF="#SB28_holdff">SB28_holdff</A>, <A HREF="#V57_dffs[0]">V57_dffs[0]</A>, <A HREF="#V57_dffs[2]">V57_dffs[2]</A>);


<P> --PB1L195 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~194
<P><A NAME="PB1L195">PB1L195</A> = AMPP_FUNCTION(<A HREF="#V58_dffs[0]">V58_dffs[0]</A>, <A HREF="#V57_dffs[1]">V57_dffs[1]</A>, <A HREF="#PB1L193">PB1L193</A>, <A HREF="#PB1L194">PB1L194</A>);


<P> --V56_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_176|dffs[0]
<P> --register power-up is low

<P><A NAME="V56_dffs[0]">V56_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V55_dffs[0]">V55_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V55_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[1]
<P> --register power-up is low

<P><A NAME="V55_dffs[1]">V55_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V55_dffs[2]">V55_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --SB27_holdff is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff
<P> --register power-up is low

<P><A NAME="SB27_holdff">SB27_holdff</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>);


<P> --V55_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[0]
<P> --register power-up is low

<P><A NAME="V55_dffs[0]">V55_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V55_dffs[1]">V55_dffs[1]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V55_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|lpm_shiftreg:config_shiftreg_175|dffs[2]
<P> --register power-up is low

<P><A NAME="V55_dffs[2]">V55_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V54_dffs[0]">V54_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --PB1L196 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~195
<P><A NAME="PB1L196">PB1L196</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, <A HREF="#SB27_holdff">SB27_holdff</A>, <A HREF="#V55_dffs[0]">V55_dffs[0]</A>, <A HREF="#V55_dffs[2]">V55_dffs[2]</A>);


<P> --PB1L197 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~196
<P><A NAME="PB1L197">PB1L197</A> = AMPP_FUNCTION(<A HREF="#B1_acq_trigger_in_reg[21]">B1_acq_trigger_in_reg[21]</A>, <A HREF="#SB27_holdff">SB27_holdff</A>, <A HREF="#V55_dffs[0]">V55_dffs[0]</A>, <A HREF="#V55_dffs[2]">V55_dffs[2]</A>);


<P> --PB1L198 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|comb~197
<P><A NAME="PB1L198">PB1L198</A> = AMPP_FUNCTION(<A HREF="#V56_dffs[0]">V56_dffs[0]</A>, <A HREF="#V55_dffs[1]">V55_dffs[1]</A>, <A HREF="#PB1L196">PB1L196</A>, <A HREF="#PB1L197">PB1L197</A>);


<P> --RB1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~2
<P><A NAME="RB1L21">RB1L21</A> = AMPP_FUNCTION(<A HREF="#PB1L189">PB1L189</A>, <A HREF="#PB1L192">PB1L192</A>, <A HREF="#PB1L195">PB1L195</A>, <A HREF="#PB1L198">PB1L198</A>);


<P> --RB1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~3
<P><A NAME="RB1L22">RB1L22</A> = AMPP_FUNCTION(<A HREF="#PB1L183">PB1L183</A>, <A HREF="#PB1L186">PB1L186</A>, <A HREF="#RB1L21">RB1L21</A>);


<P> --RB1L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~4
<P><A NAME="RB1L23">RB1L23</A> = AMPP_FUNCTION(<A HREF="#RB5L2">RB5L2</A>, <A HREF="#RB1L19">RB1L19</A>, <A HREF="#RB1L20">RB1L20</A>, <A HREF="#RB1L22">RB1L22</A>);


<P> --RB1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideXor0~5
<P><A NAME="RB1L24">RB1L24</A> = AMPP_FUNCTION(<A HREF="#RB2L3">RB2L3</A>, <A HREF="#RB3L8">RB3L8</A>, <A HREF="#RB4L6">RB4L6</A>, <A HREF="#RB1L23">RB1L23</A>);


<P> --RB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~2
<P><A NAME="RB1L7">RB1L7</A> = AMPP_FUNCTION(<A HREF="#PB1L159">PB1L159</A>, <A HREF="#PB1L162">PB1L162</A>, <A HREF="#PB1L165">PB1L165</A>, <A HREF="#PB1L168">PB1L168</A>);


<P> --RB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~3
<P><A NAME="RB1L8">RB1L8</A> = AMPP_FUNCTION(<A HREF="#PB1L171">PB1L171</A>, <A HREF="#PB1L174">PB1L174</A>, <A HREF="#PB1L177">PB1L177</A>, <A HREF="#PB1L180">PB1L180</A>);


<P> --RB1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~4
<P><A NAME="RB1L9">RB1L9</A> = AMPP_FUNCTION(<A HREF="#PB1L189">PB1L189</A>, <A HREF="#PB1L192">PB1L192</A>, <A HREF="#PB1L195">PB1L195</A>, <A HREF="#PB1L198">PB1L198</A>);


<P> --RB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~5
<P><A NAME="RB1L10">RB1L10</A> = AMPP_FUNCTION(<A HREF="#PB1L183">PB1L183</A>, <A HREF="#PB1L186">PB1L186</A>);


<P> --RB1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~6
<P><A NAME="RB1L11">RB1L11</A> = AMPP_FUNCTION(<A HREF="#RB1L7">RB1L7</A>, <A HREF="#RB1L8">RB1L8</A>, <A HREF="#RB1L9">RB1L9</A>, <A HREF="#RB1L10">RB1L10</A>);


<P> --RB1_WideAnd0 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0
<P><A NAME="RB1_WideAnd0">RB1_WideAnd0</A> = AMPP_FUNCTION(<A HREF="#RB6L3">RB6L3</A>, <A HREF="#RB2L3">RB2L3</A>, <A HREF="#RB3L8">RB3L8</A>, <A HREF="#RB1L12">RB1L12</A>);


<P> --RB1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~0
<P><A NAME="RB1L13">RB1L13</A> = AMPP_FUNCTION(<A HREF="#PB1L159">PB1L159</A>, <A HREF="#PB1L162">PB1L162</A>, <A HREF="#PB1L165">PB1L165</A>, <A HREF="#PB1L168">PB1L168</A>);


<P> --RB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~1
<P><A NAME="RB1L14">RB1L14</A> = AMPP_FUNCTION(<A HREF="#PB1L171">PB1L171</A>, <A HREF="#PB1L174">PB1L174</A>, <A HREF="#PB1L177">PB1L177</A>, <A HREF="#PB1L180">PB1L180</A>);


<P> --RB1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~2
<P><A NAME="RB1L15">RB1L15</A> = AMPP_FUNCTION(<A HREF="#PB1L189">PB1L189</A>, <A HREF="#PB1L192">PB1L192</A>, <A HREF="#PB1L195">PB1L195</A>, <A HREF="#PB1L198">PB1L198</A>);


<P> --RB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~3
<P><A NAME="RB1L16">RB1L16</A> = AMPP_FUNCTION(<A HREF="#RB1L15">RB1L15</A>, <A HREF="#PB1L183">PB1L183</A>, <A HREF="#PB1L186">PB1L186</A>);


<P> --RB1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~4
<P><A NAME="RB1L17">RB1L17</A> = AMPP_FUNCTION(<A HREF="#RB5L2">RB5L2</A>, <A HREF="#RB1L13">RB1L13</A>, <A HREF="#RB1L14">RB1L14</A>, <A HREF="#RB1L16">RB1L16</A>);


<P> --RB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideOr0~5
<P><A NAME="RB1L18">RB1L18</A> = AMPP_FUNCTION(<A HREF="#RB2L3">RB2L3</A>, <A HREF="#RB3L8">RB3L8</A>, <A HREF="#RB4L6">RB4L6</A>, <A HREF="#RB1L17">RB1L17</A>);


<P> --RB1L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|Mux0~0
<P><A NAME="RB1L1">RB1L1</A> = AMPP_FUNCTION(<A HREF="#RB6L3">RB6L3</A>, <A HREF="#RB1L18">RB1L18</A>, <A HREF="#V82_dffs[2]">V82_dffs[2]</A>);


<P> --U1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run~0
<P><A NAME="U1L2">U1L2</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#W1_\buffer_manager:is_buffer_wrapped">W1_\buffer_manager:is_buffer_wrapped</A>, <A HREF="#N1_condition_delay_reg[3]">N1_condition_delay_reg[3]</A>);


<P> --V140_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]
<P> --register power-up is low

<P><A NAME="V140_dffs[2]">V140_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[3]">V140_dffs[3]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V1_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]
<P> --register power-up is low

<P><A NAME="V1_dffs[1]">V1_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V1_dffs[2]">V1_dffs[2]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --W1L186 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1
<P><A NAME="W1L186">W1L186</A> = AMPP_FUNCTION(<A HREF="#W1L32">W1L32</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L187 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2
<P><A NAME="W1L187">W1L187</A> = AMPP_FUNCTION(<A HREF="#W1L34">W1L34</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L188 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3
<P><A NAME="W1L188">W1L188</A> = AMPP_FUNCTION(<A HREF="#W1L36">W1L36</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L189 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4
<P><A NAME="W1L189">W1L189</A> = AMPP_FUNCTION(<A HREF="#W1L38">W1L38</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L190 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5
<P><A NAME="W1L190">W1L190</A> = AMPP_FUNCTION(<A HREF="#W1L40">W1L40</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L191 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6
<P><A NAME="W1L191">W1L191</A> = AMPP_FUNCTION(<A HREF="#W1L42">W1L42</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L192 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7
<P><A NAME="W1L192">W1L192</A> = AMPP_FUNCTION(<A HREF="#W1L44">W1L44</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L193 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8
<P><A NAME="W1L193">W1L193</A> = AMPP_FUNCTION(<A HREF="#W1L46">W1L46</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L194 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9
<P><A NAME="W1L194">W1L194</A> = AMPP_FUNCTION(<A HREF="#W1L48">W1L48</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L195 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10
<P><A NAME="W1L195">W1L195</A> = AMPP_FUNCTION(<A HREF="#W1L50">W1L50</A>, <A HREF="#W1L199">W1L199</A>);


<P> --W1L196 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11
<P><A NAME="W1L196">W1L196</A> = AMPP_FUNCTION(<A HREF="#W1L52">W1L52</A>, <A HREF="#W1L199">W1L199</A>);


<P> --S1_lfsr[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]
<P> --register power-up is low

<P><A NAME="S1_lfsr[3]">S1_lfsr[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L19">S1L19</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~3
<P><A NAME="S1L18">S1L18</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[3]">S1_lfsr[3]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[4]">N1_tdo_crc_val_shift_reg[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L453">N1L453</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L452 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~4
<P><A NAME="N1L452">N1L452</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[3]">S1_lfsr[3]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[4]">N1_tdo_crc_val_shift_reg[4]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]
<P> --register power-up is low

<P><A NAME="V144_dffs[4]">V144_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L5">V144L5</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]
<P> --register power-up is low

<P><A NAME="Q1_xq[3]">Q1_xq[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L4">HB1L4</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~3
<P><A NAME="V144L4">V144L4</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[4]">V144_dffs[4]</A>, <A HREF="#Q1_xq[3]">Q1_xq[3]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][2]">Q1_cells[1][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[1]">N1_last_trigger_address_delayed[1]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][2]">Q1_cells[0][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[1]">N1_last_trigger_address_delayed[1]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[2]~2
<P><A NAME="HB1L3">HB1L3</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][2]">Q1_cells[1][2]</A>, <A HREF="#Q1_cells[0][2]">Q1_cells[0][2]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[0]">N1_last_trigger_address_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[0]">W1_\buffer_manager:last_trigger_address_var[0]</A>);


<P> --P1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
<P><A NAME="P1L2">P1L2</A> = AMPP_FUNCTION(<A HREF="#N1L293">N1L293</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --DB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated|counter_reg_bit[0]~0
<P><A NAME="DB1L7">DB1L7</A> = AMPP_FUNCTION(<A HREF="#DB1L2">DB1L2</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>, <A HREF="#DB1_counter_reg_bit[0]">DB1_counter_reg_bit[0]</A>, <A HREF="#P1L2">P1L2</A>);


<P> --P1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0
<P><A NAME="P1L5">P1L5</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[4]">BB1_counter_reg_bit[4]</A>, <A HREF="#BB1_counter_reg_bit[2]">BB1_counter_reg_bit[2]</A>, <A HREF="#BB1_counter_reg_bit[1]">BB1_counter_reg_bit[1]</A>, <A HREF="#BB1_counter_reg_bit[3]">BB1_counter_reg_bit[3]</A>);


<P> --P1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1
<P><A NAME="P1L6">P1L6</A> = AMPP_FUNCTION(<A HREF="#BB1_counter_reg_bit[0]">BB1_counter_reg_bit[0]</A>, <A HREF="#P1L5">P1L5</A>);


<P> --N1_condition_delay_reg[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]
<P> --register power-up is low

<P><A NAME="N1_condition_delay_reg[1]">N1_condition_delay_reg[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_condition_delay_reg[0]">N1_condition_delay_reg[0]</A>);


<P> --W1_last_buffer_write_address_sig[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[2]">W1_last_buffer_write_address_sig[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L187">W1L187</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]
<P> --register power-up is low

<P><A NAME="V143_dffs[4]">V143_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L5">V143L5</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~3
<P><A NAME="V143L4">V143L4</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[2]">W1_last_buffer_write_address_sig[2]</A>, <A HREF="#V143_dffs[4]">V143_dffs[4]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]
<P> --register power-up is low

<P><A NAME="V145_dffs[4]">V145_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L5">V145L5</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~3
<P><A NAME="V145L4">V145L4</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[4]">V145_dffs[4]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --B1_crc[7] is sld_signaltap:ReSDMAC|crc[7]
<P><A NAME="B1_crc[7]">B1_crc[7]</A> = INPUT();


<P> --B1_crc[11] is sld_signaltap:ReSDMAC|crc[11]
<P><A NAME="B1_crc[11]">B1_crc[11]</A> = INPUT();


<P> --B1_crc[3] is sld_signaltap:ReSDMAC|crc[3]
<P><A NAME="B1_crc[3]">B1_crc[3]</A> = INPUT();


<P> --T1L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~18
<P><A NAME="T1L41">T1L41</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[11]">B1_crc[11]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[3]">B1_crc[3]</A>);


<P> --B1_crc[15] is sld_signaltap:ReSDMAC|crc[15]
<P><A NAME="B1_crc[15]">B1_crc[15]</A> = INPUT();


<P> --T1L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~19
<P><A NAME="T1L42">T1L42</A> = AMPP_FUNCTION(<A HREF="#B1_crc[7]">B1_crc[7]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#T1L41">T1L41</A>, <A HREF="#B1_crc[15]">B1_crc[15]</A>);


<P> --B1_crc[27] is sld_signaltap:ReSDMAC|crc[27]
<P><A NAME="B1_crc[27]">B1_crc[27]</A> = INPUT();


<P> --B1_crc[23] is sld_signaltap:ReSDMAC|crc[23]
<P><A NAME="B1_crc[23]">B1_crc[23]</A> = INPUT();


<P> --B1_crc[19] is sld_signaltap:ReSDMAC|crc[19]
<P><A NAME="B1_crc[19]">B1_crc[19]</A> = INPUT();


<P> --T1L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~20
<P><A NAME="T1L43">T1L43</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#B1_crc[23]">B1_crc[23]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#B1_crc[19]">B1_crc[19]</A>);


<P> --B1_crc[31] is sld_signaltap:ReSDMAC|crc[31]
<P><A NAME="B1_crc[31]">B1_crc[31]</A> = INPUT();


<P> --T1L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~21
<P><A NAME="T1L44">T1L44</A> = AMPP_FUNCTION(<A HREF="#B1_crc[27]">B1_crc[27]</A>, <A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1L43">T1L43</A>, <A HREF="#B1_crc[31]">B1_crc[31]</A>);


<P> --V140_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]
<P> --register power-up is low

<P><A NAME="V140_dffs[3]">V140_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[4]">V140_dffs[4]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V1_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]
<P> --register power-up is low

<P><A NAME="V1_dffs[2]">V1_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V1_dffs[3]">V1_dffs[3]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]
<P> --register power-up is low

<P><A NAME="S1_lfsr[4]">S1_lfsr[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L20">S1L20</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~4
<P><A NAME="S1L19">S1L19</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[4]">S1_lfsr[4]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[5]">N1_tdo_crc_val_shift_reg[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L454">N1L454</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L453 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~5
<P><A NAME="N1L453">N1L453</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[4]">S1_lfsr[4]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[5]">N1_tdo_crc_val_shift_reg[5]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]
<P> --register power-up is low

<P><A NAME="V144_dffs[5]">V144_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L6">V144L6</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]
<P> --register power-up is low

<P><A NAME="Q1_xq[4]">Q1_xq[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L5">HB1L5</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~4
<P><A NAME="V144L5">V144L5</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[5]">V144_dffs[5]</A>, <A HREF="#Q1_xq[4]">Q1_xq[4]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][3]">Q1_cells[1][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[2]">N1_last_trigger_address_delayed[2]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][3]">Q1_cells[0][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[2]">N1_last_trigger_address_delayed[2]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[3]~3
<P><A NAME="HB1L4">HB1L4</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][3]">Q1_cells[1][3]</A>, <A HREF="#Q1_cells[0][3]">Q1_cells[0][3]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[1]">N1_last_trigger_address_delayed[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[1]">W1_\buffer_manager:last_trigger_address_var[1]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[0]">W1_\buffer_manager:last_trigger_address_var[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L185">W1L185</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --N1_condition_delay_reg[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]
<P> --register power-up is low

<P><A NAME="N1_condition_delay_reg[0]">N1_condition_delay_reg[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, GND);


<P> --W1_last_buffer_write_address_sig[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[3]">W1_last_buffer_write_address_sig[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L188">W1L188</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]
<P> --register power-up is low

<P><A NAME="V143_dffs[5]">V143_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L6">V143L6</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~4
<P><A NAME="V143L5">V143L5</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[3]">W1_last_buffer_write_address_sig[3]</A>, <A HREF="#V143_dffs[5]">V143_dffs[5]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]
<P> --register power-up is low

<P><A NAME="V145_dffs[5]">V145_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L6">V145L6</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4
<P><A NAME="V145L5">V145L5</A> = AMPP_FUNCTION(<A HREF="#N1_current_segment_delayed[0]">N1_current_segment_delayed[0]</A>, <A HREF="#V145_dffs[5]">V145_dffs[5]</A>, <A HREF="#N1L330">N1L330</A>);


<P> --V140_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]
<P> --register power-up is low

<P><A NAME="V140_dffs[4]">V140_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[5]">V140_dffs[5]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --V1_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]
<P> --register power-up is low

<P><A NAME="V1_dffs[3]">V1_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[0]">V140_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]
<P> --register power-up is low

<P><A NAME="S1_lfsr[5]">S1_lfsr[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L21">S1L21</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~5
<P><A NAME="S1L20">S1L20</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[5]">S1_lfsr[5]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[6]">N1_tdo_crc_val_shift_reg[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L455">N1L455</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L454 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~6
<P><A NAME="N1L454">N1L454</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[5]">S1_lfsr[5]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[6]">N1_tdo_crc_val_shift_reg[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]
<P> --register power-up is low

<P><A NAME="V144_dffs[6]">V144_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L7">V144L7</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]
<P> --register power-up is low

<P><A NAME="Q1_xq[5]">Q1_xq[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L6">HB1L6</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~5
<P><A NAME="V144L6">V144L6</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[6]">V144_dffs[6]</A>, <A HREF="#Q1_xq[5]">Q1_xq[5]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][4]">Q1_cells[1][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[3]">N1_last_trigger_address_delayed[3]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][4]">Q1_cells[0][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[3]">N1_last_trigger_address_delayed[3]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[4]~4
<P><A NAME="HB1L5">HB1L5</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][4]">Q1_cells[1][4]</A>, <A HREF="#Q1_cells[0][4]">Q1_cells[0][4]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[2]">N1_last_trigger_address_delayed[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[2]">W1_\buffer_manager:last_trigger_address_var[2]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[1]">W1_\buffer_manager:last_trigger_address_var[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L186">W1L186</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[4]">W1_last_buffer_write_address_sig[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L189">W1L189</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]
<P> --register power-up is low

<P><A NAME="V143_dffs[6]">V143_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L7">V143L7</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~5
<P><A NAME="V143L6">V143L6</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[4]">W1_last_buffer_write_address_sig[4]</A>, <A HREF="#V143_dffs[6]">V143_dffs[6]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]
<P> --register power-up is low

<P><A NAME="V145_dffs[6]">V145_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L7">V145L7</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5
<P><A NAME="V145L6">V145L6</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[6]">V145_dffs[6]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V140_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]
<P> --register power-up is low

<P><A NAME="V140_dffs[5]">V140_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[6]">V140_dffs[6]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]
<P> --register power-up is low

<P><A NAME="S1_lfsr[6]">S1_lfsr[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L22">S1L22</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~6
<P><A NAME="S1L21">S1L21</A> = AMPP_FUNCTION(<A HREF="#N1L471">N1L471</A>, <A HREF="#S1_lfsr[0]">S1_lfsr[0]</A>, <A HREF="#S1_lfsr[6]">S1_lfsr[6]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[7]">N1_tdo_crc_val_shift_reg[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L456">N1L456</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L455 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~7
<P><A NAME="N1L455">N1L455</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[6]">S1_lfsr[6]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[7]">N1_tdo_crc_val_shift_reg[7]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]
<P> --register power-up is low

<P><A NAME="V144_dffs[7]">V144_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L8">V144L8</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]
<P> --register power-up is low

<P><A NAME="Q1_xq[6]">Q1_xq[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L7">HB1L7</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~6
<P><A NAME="V144L7">V144L7</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[7]">V144_dffs[7]</A>, <A HREF="#Q1_xq[6]">Q1_xq[6]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][5]">Q1_cells[1][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[4]">N1_last_trigger_address_delayed[4]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][5]">Q1_cells[0][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[4]">N1_last_trigger_address_delayed[4]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[5]~5
<P><A NAME="HB1L6">HB1L6</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][5]">Q1_cells[1][5]</A>, <A HREF="#Q1_cells[0][5]">Q1_cells[0][5]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[3]">N1_last_trigger_address_delayed[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[3]">W1_\buffer_manager:last_trigger_address_var[3]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[2]">W1_\buffer_manager:last_trigger_address_var[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L187">W1L187</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[5]">W1_last_buffer_write_address_sig[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L190">W1L190</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]
<P> --register power-up is low

<P><A NAME="V143_dffs[7]">V143_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L8">V143L8</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~6
<P><A NAME="V143L7">V143L7</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[5]">W1_last_buffer_write_address_sig[5]</A>, <A HREF="#V143_dffs[7]">V143_dffs[7]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]
<P> --register power-up is low

<P><A NAME="V145_dffs[7]">V145_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L8">V145L8</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6
<P><A NAME="V145L7">V145L7</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[7]">V145_dffs[7]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V140_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]
<P> --register power-up is low

<P><A NAME="V140_dffs[6]">V140_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[7]">V140_dffs[7]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]
<P> --register power-up is low

<P><A NAME="S1_lfsr[7]">S1_lfsr[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L23">S1L23</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~7
<P><A NAME="S1L22">S1L22</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[7]">S1_lfsr[7]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[8]">N1_tdo_crc_val_shift_reg[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L457">N1L457</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L456 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~8
<P><A NAME="N1L456">N1L456</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[7]">S1_lfsr[7]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[8]">N1_tdo_crc_val_shift_reg[8]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]
<P> --register power-up is low

<P><A NAME="V144_dffs[8]">V144_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L9">V144L9</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]
<P> --register power-up is low

<P><A NAME="Q1_xq[7]">Q1_xq[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L8">HB1L8</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~7
<P><A NAME="V144L8">V144L8</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[8]">V144_dffs[8]</A>, <A HREF="#Q1_xq[7]">Q1_xq[7]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][6]">Q1_cells[1][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[5]">N1_last_trigger_address_delayed[5]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][6]">Q1_cells[0][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[5]">N1_last_trigger_address_delayed[5]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[6]~6
<P><A NAME="HB1L7">HB1L7</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][6]">Q1_cells[1][6]</A>, <A HREF="#Q1_cells[0][6]">Q1_cells[0][6]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[4]">N1_last_trigger_address_delayed[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[4]">W1_\buffer_manager:last_trigger_address_var[4]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[3]">W1_\buffer_manager:last_trigger_address_var[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L188">W1L188</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[6]">W1_last_buffer_write_address_sig[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L191">W1L191</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]
<P> --register power-up is low

<P><A NAME="V143_dffs[8]">V143_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L9">V143L9</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~7
<P><A NAME="V143L8">V143L8</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[6]">W1_last_buffer_write_address_sig[6]</A>, <A HREF="#V143_dffs[8]">V143_dffs[8]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]
<P> --register power-up is low

<P><A NAME="V145_dffs[8]">V145_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L9">V145L9</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7
<P><A NAME="V145L8">V145L8</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[8]">V145_dffs[8]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V140_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]
<P> --register power-up is low

<P><A NAME="V140_dffs[7]">V140_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[8]">V140_dffs[8]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]
<P> --register power-up is low

<P><A NAME="S1_lfsr[8]">S1_lfsr[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L24">S1L24</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~8
<P><A NAME="S1L23">S1L23</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[8]">S1_lfsr[8]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[9]">N1_tdo_crc_val_shift_reg[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L458">N1L458</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L457 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~9
<P><A NAME="N1L457">N1L457</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[8]">S1_lfsr[8]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[9]">N1_tdo_crc_val_shift_reg[9]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]
<P> --register power-up is low

<P><A NAME="V144_dffs[9]">V144_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L10">V144L10</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]
<P> --register power-up is low

<P><A NAME="Q1_xq[8]">Q1_xq[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L9">HB1L9</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~8
<P><A NAME="V144L9">V144L9</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[9]">V144_dffs[9]</A>, <A HREF="#Q1_xq[8]">Q1_xq[8]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][7]">Q1_cells[1][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[6]">N1_last_trigger_address_delayed[6]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][7]">Q1_cells[0][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[6]">N1_last_trigger_address_delayed[6]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[7]~7
<P><A NAME="HB1L8">HB1L8</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][7]">Q1_cells[1][7]</A>, <A HREF="#Q1_cells[0][7]">Q1_cells[0][7]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[5]">N1_last_trigger_address_delayed[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[5]">W1_\buffer_manager:last_trigger_address_var[5]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[4]">W1_\buffer_manager:last_trigger_address_var[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L189">W1L189</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[7]">W1_last_buffer_write_address_sig[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L192">W1L192</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]
<P> --register power-up is low

<P><A NAME="V143_dffs[9]">V143_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L10">V143L10</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~8
<P><A NAME="V143L9">V143L9</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[7]">W1_last_buffer_write_address_sig[7]</A>, <A HREF="#V143_dffs[9]">V143_dffs[9]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]
<P> --register power-up is low

<P><A NAME="V145_dffs[9]">V145_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L10">V145L10</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8
<P><A NAME="V145L9">V145L9</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[9]">V145_dffs[9]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V140_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]
<P> --register power-up is low

<P><A NAME="V140_dffs[8]">V140_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V140_dffs[9]">V140_dffs[9]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]
<P> --register power-up is low

<P><A NAME="S1_lfsr[9]">S1_lfsr[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L25">S1L25</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~9
<P><A NAME="S1L24">S1L24</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[9]">S1_lfsr[9]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[10]">N1_tdo_crc_val_shift_reg[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L459">N1L459</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L458 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~10
<P><A NAME="N1L458">N1L458</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[9]">S1_lfsr[9]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[10]">N1_tdo_crc_val_shift_reg[10]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]
<P> --register power-up is low

<P><A NAME="V144_dffs[10]">V144_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L11">V144L11</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]
<P> --register power-up is low

<P><A NAME="Q1_xq[9]">Q1_xq[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L10">HB1L10</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~9
<P><A NAME="V144L10">V144L10</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[10]">V144_dffs[10]</A>, <A HREF="#Q1_xq[9]">Q1_xq[9]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][8]">Q1_cells[1][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[7]">N1_last_trigger_address_delayed[7]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][8]">Q1_cells[0][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[7]">N1_last_trigger_address_delayed[7]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[8]~8
<P><A NAME="HB1L9">HB1L9</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][8]">Q1_cells[1][8]</A>, <A HREF="#Q1_cells[0][8]">Q1_cells[0][8]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[6]">N1_last_trigger_address_delayed[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[6]">W1_\buffer_manager:last_trigger_address_var[6]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[5]">W1_\buffer_manager:last_trigger_address_var[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L190">W1L190</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[8]">W1_last_buffer_write_address_sig[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L193">W1L193</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]
<P> --register power-up is low

<P><A NAME="V143_dffs[10]">V143_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L11">V143L11</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~9
<P><A NAME="V143L10">V143L10</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[8]">W1_last_buffer_write_address_sig[8]</A>, <A HREF="#V143_dffs[10]">V143_dffs[10]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]
<P> --register power-up is low

<P><A NAME="V145_dffs[10]">V145_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L11">V145L11</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9
<P><A NAME="V145L10">V145L10</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[10]">V145_dffs[10]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V140_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]
<P> --register power-up is low

<P><A NAME="V140_dffs[9]">V140_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V82_dffs[0]">V82_dffs[0]</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#N1_trigger_setup_ena">N1_trigger_setup_ena</A>);


<P> --S1_lfsr[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]
<P> --register power-up is low

<P><A NAME="S1_lfsr[10]">S1_lfsr[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L26">S1L26</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~10
<P><A NAME="S1L25">S1L25</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[10]">S1_lfsr[10]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[11]">N1_tdo_crc_val_shift_reg[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L460">N1L460</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L459 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~11
<P><A NAME="N1L459">N1L459</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[10]">S1_lfsr[10]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[11]">N1_tdo_crc_val_shift_reg[11]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]
<P> --register power-up is low

<P><A NAME="V144_dffs[11]">V144_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L12">V144L12</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]
<P> --register power-up is low

<P><A NAME="Q1_xq[10]">Q1_xq[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L11">HB1L11</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~10
<P><A NAME="V144L11">V144L11</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[11]">V144_dffs[11]</A>, <A HREF="#Q1_xq[10]">Q1_xq[10]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][9]">Q1_cells[1][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[8]">N1_last_trigger_address_delayed[8]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][9]">Q1_cells[0][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[8]">N1_last_trigger_address_delayed[8]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[9]~9
<P><A NAME="HB1L10">HB1L10</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][9]">Q1_cells[1][9]</A>, <A HREF="#Q1_cells[0][9]">Q1_cells[0][9]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[7]">N1_last_trigger_address_delayed[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[7]">W1_\buffer_manager:last_trigger_address_var[7]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[6]">W1_\buffer_manager:last_trigger_address_var[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L191">W1L191</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[9]">W1_last_buffer_write_address_sig[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L194">W1L194</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]
<P> --register power-up is low

<P><A NAME="V143_dffs[11]">V143_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L12">V143L12</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~10
<P><A NAME="V143L11">V143L11</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[9]">W1_last_buffer_write_address_sig[9]</A>, <A HREF="#V143_dffs[11]">V143_dffs[11]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]
<P> --register power-up is low

<P><A NAME="V145_dffs[11]">V145_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L12">V145L12</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10
<P><A NAME="V145L11">V145L11</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[11]">V145_dffs[11]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --S1_lfsr[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]
<P> --register power-up is low

<P><A NAME="S1_lfsr[11]">S1_lfsr[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L27">S1L27</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~11
<P><A NAME="S1L26">S1L26</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[11]">S1_lfsr[11]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[12]">N1_tdo_crc_val_shift_reg[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L461">N1L461</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L460 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~12
<P><A NAME="N1L460">N1L460</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[11]">S1_lfsr[11]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[12]">N1_tdo_crc_val_shift_reg[12]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]
<P> --register power-up is low

<P><A NAME="V144_dffs[12]">V144_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L13">V144L13</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]
<P> --register power-up is low

<P><A NAME="Q1_xq[11]">Q1_xq[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L12">HB1L12</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~11
<P><A NAME="V144L12">V144L12</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[12]">V144_dffs[12]</A>, <A HREF="#Q1_xq[11]">Q1_xq[11]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][10]">Q1_cells[1][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[9]">N1_last_trigger_address_delayed[9]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][10]">Q1_cells[0][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[9]">N1_last_trigger_address_delayed[9]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[10]~10
<P><A NAME="HB1L11">HB1L11</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][10]">Q1_cells[1][10]</A>, <A HREF="#Q1_cells[0][10]">Q1_cells[0][10]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[8]">N1_last_trigger_address_delayed[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[8]">W1_\buffer_manager:last_trigger_address_var[8]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[7]">W1_\buffer_manager:last_trigger_address_var[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L192">W1L192</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[10]">W1_last_buffer_write_address_sig[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L195">W1L195</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]
<P> --register power-up is low

<P><A NAME="V143_dffs[12]">V143_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L13">V143L13</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~11
<P><A NAME="V143L12">V143L12</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[10]">W1_last_buffer_write_address_sig[10]</A>, <A HREF="#V143_dffs[12]">V143_dffs[12]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]
<P> --register power-up is low

<P><A NAME="V145_dffs[12]">V145_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L13">V145L13</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11
<P><A NAME="V145L12">V145L12</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[12]">V145_dffs[12]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --S1_lfsr[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]
<P> --register power-up is low

<P><A NAME="S1_lfsr[12]">S1_lfsr[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#S1L28">S1L28</A>, !<A HREF="#S1L5">S1L5</A>);


<P> --S1L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~12
<P><A NAME="S1L27">S1L27</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[12]">S1_lfsr[12]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[13]">N1_tdo_crc_val_shift_reg[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L462">N1L462</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L461 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~13
<P><A NAME="N1L461">N1L461</A> = AMPP_FUNCTION(<A HREF="#S1_lfsr[12]">S1_lfsr[12]</A>, <A HREF="#N1_tdo_crc_val_shift_reg[13]">N1_tdo_crc_val_shift_reg[13]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]
<P> --register power-up is low

<P><A NAME="V144_dffs[13]">V144_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L14">V144L14</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]
<P> --register power-up is low

<P><A NAME="Q1_xq[12]">Q1_xq[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L13">HB1L13</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~12
<P><A NAME="V144L13">V144L13</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[13]">V144_dffs[13]</A>, <A HREF="#Q1_xq[12]">Q1_xq[12]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][11]">Q1_cells[1][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[10]">N1_last_trigger_address_delayed[10]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][11]">Q1_cells[0][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[10]">N1_last_trigger_address_delayed[10]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[11]~11
<P><A NAME="HB1L12">HB1L12</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][11]">Q1_cells[1][11]</A>, <A HREF="#Q1_cells[0][11]">Q1_cells[0][11]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[9]">N1_last_trigger_address_delayed[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[9]">W1_\buffer_manager:last_trigger_address_var[9]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[8]">W1_\buffer_manager:last_trigger_address_var[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L193">W1L193</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --W1_last_buffer_write_address_sig[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]
<P> --register power-up is low

<P><A NAME="W1_last_buffer_write_address_sig[11]">W1_last_buffer_write_address_sig[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L196">W1L196</A>, <A HREF="#W1L135">W1L135</A>);


<P> --V143_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]
<P> --register power-up is low

<P><A NAME="V143_dffs[13]">V143_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L14">V143L14</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~12
<P><A NAME="V143L13">V143L13</A> = AMPP_FUNCTION(<A HREF="#W1_last_buffer_write_address_sig[11]">W1_last_buffer_write_address_sig[11]</A>, <A HREF="#V143_dffs[13]">V143_dffs[13]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]
<P> --register power-up is low

<P><A NAME="V145_dffs[13]">V145_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L14">V145L14</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12
<P><A NAME="V145L13">V145L13</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[13]">V145_dffs[13]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --S1L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~13
<P><A NAME="S1L28">S1L28</A> = AMPP_FUNCTION(<A HREF="#N1L471">N1L471</A>, <A HREF="#S1_lfsr[0]">S1_lfsr[0]</A>, <A HREF="#N1_tdo_crc_val_calc_reset">N1_tdo_crc_val_calc_reset</A>);


<P> --N1_tdo_crc_val_shift_reg[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[14]">N1_tdo_crc_val_shift_reg[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L463">N1L463</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L462 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~14
<P><A NAME="N1L462">N1L462</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_val_shift_reg[14]">N1_tdo_crc_val_shift_reg[14]</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>);


<P> --V144_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]
<P> --register power-up is low

<P><A NAME="V144_dffs[14]">V144_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L15">V144L15</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]
<P> --register power-up is low

<P><A NAME="Q1_xq[13]">Q1_xq[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L14">HB1L14</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~13
<P><A NAME="V144L14">V144L14</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[14]">V144_dffs[14]</A>, <A HREF="#Q1_xq[13]">Q1_xq[13]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][12]">Q1_cells[1][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[11]">N1_last_trigger_address_delayed[11]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][12]">Q1_cells[0][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_last_trigger_address_delayed[11]">N1_last_trigger_address_delayed[11]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[12]~12
<P><A NAME="HB1L13">HB1L13</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][12]">Q1_cells[1][12]</A>, <A HREF="#Q1_cells[0][12]">Q1_cells[0][12]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[10]">N1_last_trigger_address_delayed[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[10]">W1_\buffer_manager:last_trigger_address_var[10]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[9]">W1_\buffer_manager:last_trigger_address_var[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L194">W1L194</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --V143_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]
<P> --register power-up is low

<P><A NAME="V143_dffs[14]">V143_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L15">V143L15</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~13
<P><A NAME="V143L14">V143L14</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[0]">W1_\buffer_manager:last_trigger_address_var[0]</A>, <A HREF="#V143_dffs[14]">V143_dffs[14]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]
<P> --register power-up is low

<P><A NAME="V145_dffs[14]">V145_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L15">V145L15</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~13
<P><A NAME="V145L14">V145L14</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[14]">V145_dffs[14]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --N1_tdo_crc_val_shift_reg[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]
<P> --register power-up is low

<P><A NAME="N1_tdo_crc_val_shift_reg[15]">N1_tdo_crc_val_shift_reg[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#N1L464">N1L464</A>, <A HREF="#N1L433">N1L433</A>);


<P> --N1L463 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~15
<P><A NAME="N1L463">N1L463</A> = AMPP_FUNCTION(<A HREF="#N1_tdo_crc_val_shift_reg[15]">N1_tdo_crc_val_shift_reg[15]</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>);


<P> --V144_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]
<P> --register power-up is low

<P><A NAME="V144_dffs[15]">V144_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L16">V144L16</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]
<P> --register power-up is low

<P><A NAME="Q1_xq[14]">Q1_xq[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L15">HB1L15</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~14
<P><A NAME="V144L15">V144L15</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[15]">V144_dffs[15]</A>, <A HREF="#Q1_xq[14]">Q1_xq[14]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][13]">Q1_cells[1][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][13]">Q1_cells[0][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[13]~13
<P><A NAME="HB1L14">HB1L14</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][13]">Q1_cells[1][13]</A>, <A HREF="#Q1_cells[0][13]">Q1_cells[0][13]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_last_trigger_address_delayed[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[11]
<P> --register power-up is low

<P><A NAME="N1_last_trigger_address_delayed[11]">N1_last_trigger_address_delayed[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:last_trigger_address_var[11]">W1_\buffer_manager:last_trigger_address_var[11]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[10]">W1_\buffer_manager:last_trigger_address_var[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L195">W1L195</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --V143_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]
<P> --register power-up is low

<P><A NAME="V143_dffs[15]">V143_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L16">V143L16</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~14
<P><A NAME="V143L15">V143L15</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[1]">W1_\buffer_manager:last_trigger_address_var[1]</A>, <A HREF="#V143_dffs[15]">V143_dffs[15]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]
<P> --register power-up is low

<P><A NAME="V145_dffs[15]">V145_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L16">V145L16</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14
<P><A NAME="V145L15">V145L15</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[15]">V145_dffs[15]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --N1L464 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~16
<P><A NAME="N1L464">N1L464</A> = AMPP_FUNCTION(<A HREF="#B1_tdi">B1_tdi</A>, <A HREF="#B1_usr1">B1_usr1</A>, <A HREF="#B1_jtag_state_cdr">B1_jtag_state_cdr</A>, <A HREF="#B1_ena">B1_ena</A>);


<P> --V144_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]
<P> --register power-up is low

<P><A NAME="V144_dffs[16]">V144_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L17">V144L17</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]
<P> --register power-up is low

<P><A NAME="Q1_xq[15]">Q1_xq[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L16">HB1L16</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~15
<P><A NAME="V144L16">V144L16</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[16]">V144_dffs[16]</A>, <A HREF="#Q1_xq[15]">Q1_xq[15]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][14]">Q1_cells[1][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][14]">Q1_cells[0][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[14]~14
<P><A NAME="HB1L15">HB1L15</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][14]">Q1_cells[1][14]</A>, <A HREF="#Q1_cells[0][14]">Q1_cells[0][14]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[0]">N1_buffer_write_address_delayed[0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[0]">W1_\buffer_manager:next_address[0]</A>);


<P> --W1_\buffer_manager:last_trigger_address_var[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]
<P> --register power-up is low

<P><A NAME="W1_\buffer_manager:last_trigger_address_var[11]">W1_\buffer_manager:last_trigger_address_var[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1L196">W1L196</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#W1L124">W1L124</A>);


<P> --V143_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]
<P> --register power-up is low

<P><A NAME="V143_dffs[16]">V143_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L17">V143L17</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~15
<P><A NAME="V143L16">V143L16</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[2]">W1_\buffer_manager:last_trigger_address_var[2]</A>, <A HREF="#V143_dffs[16]">V143_dffs[16]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]
<P> --register power-up is low

<P><A NAME="V145_dffs[16]">V145_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V145L17">V145L17</A>, <A HREF="#N1L331">N1L331</A>);


<P> --V145L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~15
<P><A NAME="V145L16">V145L16</A> = AMPP_FUNCTION(<A HREF="#V145_dffs[16]">V145_dffs[16]</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]
<P> --register power-up is low

<P><A NAME="V144_dffs[17]">V144_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L18">V144L18</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]
<P> --register power-up is low

<P><A NAME="Q1_xq[16]">Q1_xq[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L17">HB1L17</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~16
<P><A NAME="V144L17">V144L17</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[17]">V144_dffs[17]</A>, <A HREF="#Q1_xq[16]">Q1_xq[16]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][15]">Q1_cells[1][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][15]">Q1_cells[0][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[15]~15
<P><A NAME="HB1L16">HB1L16</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][15]">Q1_cells[1][15]</A>, <A HREF="#Q1_cells[0][15]">Q1_cells[0][15]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[1]">N1_buffer_write_address_delayed[1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[1]">W1_\buffer_manager:next_address[1]</A>);


<P> --V143_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]
<P> --register power-up is low

<P><A NAME="V143_dffs[17]">V143_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L18">V143L18</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~16
<P><A NAME="V143L17">V143L17</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[3]">W1_\buffer_manager:last_trigger_address_var[3]</A>, <A HREF="#V143_dffs[17]">V143_dffs[17]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V145L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16
<P><A NAME="V145L17">V145L17</A> = AMPP_FUNCTION(<A HREF="#B1_tdi">B1_tdi</A>, <A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#B1_ir_in[6]">B1_ir_in[6]</A>, <A HREF="#N1L286">N1L286</A>);


<P> --V144_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]
<P> --register power-up is low

<P><A NAME="V144_dffs[18]">V144_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L19">V144L19</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]
<P> --register power-up is low

<P><A NAME="Q1_xq[17]">Q1_xq[17]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L18">HB1L18</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~17
<P><A NAME="V144L18">V144L18</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[18]">V144_dffs[18]</A>, <A HREF="#Q1_xq[17]">Q1_xq[17]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][16]">Q1_cells[1][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][16]">Q1_cells[0][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[16]~16
<P><A NAME="HB1L17">HB1L17</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][16]">Q1_cells[1][16]</A>, <A HREF="#Q1_cells[0][16]">Q1_cells[0][16]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[2]">N1_buffer_write_address_delayed[2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[2]">W1_\buffer_manager:next_address[2]</A>);


<P> --V143_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]
<P> --register power-up is low

<P><A NAME="V143_dffs[18]">V143_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L19">V143L19</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~17
<P><A NAME="V143L18">V143L18</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[4]">W1_\buffer_manager:last_trigger_address_var[4]</A>, <A HREF="#V143_dffs[18]">V143_dffs[18]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]
<P> --register power-up is low

<P><A NAME="V144_dffs[19]">V144_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L20">V144L20</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]
<P> --register power-up is low

<P><A NAME="Q1_xq[18]">Q1_xq[18]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L19">HB1L19</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~18
<P><A NAME="V144L19">V144L19</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[19]">V144_dffs[19]</A>, <A HREF="#Q1_xq[18]">Q1_xq[18]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][17]">Q1_cells[1][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][17]">Q1_cells[0][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[17]~17
<P><A NAME="HB1L18">HB1L18</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][17]">Q1_cells[1][17]</A>, <A HREF="#Q1_cells[0][17]">Q1_cells[0][17]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[3]">N1_buffer_write_address_delayed[3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[3]">W1_\buffer_manager:next_address[3]</A>);


<P> --V143_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]
<P> --register power-up is low

<P><A NAME="V143_dffs[19]">V143_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L20">V143L20</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~18
<P><A NAME="V143L19">V143L19</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[5]">W1_\buffer_manager:last_trigger_address_var[5]</A>, <A HREF="#V143_dffs[19]">V143_dffs[19]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]
<P> --register power-up is low

<P><A NAME="V144_dffs[20]">V144_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L21">V144L21</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]
<P> --register power-up is low

<P><A NAME="Q1_xq[19]">Q1_xq[19]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L20">HB1L20</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~19
<P><A NAME="V144L20">V144L20</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[20]">V144_dffs[20]</A>, <A HREF="#Q1_xq[19]">Q1_xq[19]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][18]">Q1_cells[1][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][18]">Q1_cells[0][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[18]~18
<P><A NAME="HB1L19">HB1L19</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][18]">Q1_cells[1][18]</A>, <A HREF="#Q1_cells[0][18]">Q1_cells[0][18]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[4]">N1_buffer_write_address_delayed[4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[4]">W1_\buffer_manager:next_address[4]</A>);


<P> --V143_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]
<P> --register power-up is low

<P><A NAME="V143_dffs[20]">V143_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L21">V143L21</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~19
<P><A NAME="V143L20">V143L20</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[6]">W1_\buffer_manager:last_trigger_address_var[6]</A>, <A HREF="#V143_dffs[20]">V143_dffs[20]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]
<P> --register power-up is low

<P><A NAME="V144_dffs[21]">V144_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L22">V144L22</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]
<P> --register power-up is low

<P><A NAME="Q1_xq[20]">Q1_xq[20]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L21">HB1L21</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~20
<P><A NAME="V144L21">V144L21</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[21]">V144_dffs[21]</A>, <A HREF="#Q1_xq[20]">Q1_xq[20]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][19]">Q1_cells[1][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][19]">Q1_cells[0][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[19]~19
<P><A NAME="HB1L20">HB1L20</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][19]">Q1_cells[1][19]</A>, <A HREF="#Q1_cells[0][19]">Q1_cells[0][19]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[5]">N1_buffer_write_address_delayed[5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[5]">W1_\buffer_manager:next_address[5]</A>);


<P> --V143_dffs[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]
<P> --register power-up is low

<P><A NAME="V143_dffs[21]">V143_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L22">V143L22</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~20
<P><A NAME="V143L21">V143L21</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[7]">W1_\buffer_manager:last_trigger_address_var[7]</A>, <A HREF="#V143_dffs[21]">V143_dffs[21]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]
<P> --register power-up is low

<P><A NAME="V144_dffs[22]">V144_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L23">V144L23</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]
<P> --register power-up is low

<P><A NAME="Q1_xq[21]">Q1_xq[21]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L22">HB1L22</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~21
<P><A NAME="V144L22">V144L22</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[22]">V144_dffs[22]</A>, <A HREF="#Q1_xq[21]">Q1_xq[21]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][20]">Q1_cells[1][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][20]">Q1_cells[0][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[20]~20
<P><A NAME="HB1L21">HB1L21</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][20]">Q1_cells[1][20]</A>, <A HREF="#Q1_cells[0][20]">Q1_cells[0][20]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[6]">N1_buffer_write_address_delayed[6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[6]">W1_\buffer_manager:next_address[6]</A>);


<P> --V143_dffs[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]
<P> --register power-up is low

<P><A NAME="V143_dffs[22]">V143_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L23">V143L23</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~21
<P><A NAME="V143L22">V143L22</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[8]">W1_\buffer_manager:last_trigger_address_var[8]</A>, <A HREF="#V143_dffs[22]">V143_dffs[22]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]
<P> --register power-up is low

<P><A NAME="V144_dffs[23]">V144_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L24">V144L24</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]
<P> --register power-up is low

<P><A NAME="Q1_xq[22]">Q1_xq[22]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L23">HB1L23</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~22
<P><A NAME="V144L23">V144L23</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[23]">V144_dffs[23]</A>, <A HREF="#Q1_xq[22]">Q1_xq[22]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][21]">Q1_cells[1][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][21]">Q1_cells[0][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[21]~21
<P><A NAME="HB1L22">HB1L22</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][21]">Q1_cells[1][21]</A>, <A HREF="#Q1_cells[0][21]">Q1_cells[0][21]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[7]">N1_buffer_write_address_delayed[7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[7]">W1_\buffer_manager:next_address[7]</A>);


<P> --V143_dffs[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]
<P> --register power-up is low

<P><A NAME="V143_dffs[23]">V143_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L24">V143L24</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~22
<P><A NAME="V143L23">V143L23</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[9]">W1_\buffer_manager:last_trigger_address_var[9]</A>, <A HREF="#V143_dffs[23]">V143_dffs[23]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V144_dffs[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]
<P> --register power-up is low

<P><A NAME="V144_dffs[24]">V144_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V144L25">V144L25</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --Q1_xq[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]
<P> --register power-up is low

<P><A NAME="Q1_xq[23]">Q1_xq[23]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L24">HB1L24</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~23
<P><A NAME="V144L24">V144L24</A> = AMPP_FUNCTION(<A HREF="#V144_dffs[24]">V144_dffs[24]</A>, <A HREF="#Q1_xq[23]">Q1_xq[23]</A>, <A HREF="#P1L10">P1L10</A>);


<P> --Q1_cells[1][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][22]">Q1_cells[1][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][22]">Q1_cells[0][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[22]~22
<P><A NAME="HB1L23">HB1L23</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][22]">Q1_cells[1][22]</A>, <A HREF="#Q1_cells[0][22]">Q1_cells[0][22]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[8]">N1_buffer_write_address_delayed[8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[8]">W1_\buffer_manager:next_address[8]</A>);


<P> --V143_dffs[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]
<P> --register power-up is low

<P><A NAME="V143_dffs[24]">V143_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V143L25">V143L25</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~23
<P><A NAME="V143L24">V143L24</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[10]">W1_\buffer_manager:last_trigger_address_var[10]</A>, <A HREF="#V143_dffs[24]">V143_dffs[24]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --Q1_xq[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]
<P> --register power-up is low

<P><A NAME="Q1_xq[24]">Q1_xq[24]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#HB1L25">HB1L25</A>, <A HREF="#B1_ir_in[7]">B1_ir_in[7]</A>);


<P> --V144L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|_~24
<P><A NAME="V144L25">V144L25</A> = AMPP_FUNCTION(<A HREF="#P1L10">P1L10</A>, <A HREF="#Q1_xq[24]">Q1_xq[24]</A>);


<P> --Q1_cells[1][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][23]">Q1_cells[1][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][23]">Q1_cells[0][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[23]~23
<P><A NAME="HB1L24">HB1L24</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][23]">Q1_cells[1][23]</A>, <A HREF="#Q1_cells[0][23]">Q1_cells[0][23]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[9]">N1_buffer_write_address_delayed[9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[9]">W1_\buffer_manager:next_address[9]</A>);


<P> --V142_dffs[0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]
<P> --register power-up is low

<P><A NAME="V142_dffs[0]">V142_dffs[0]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L1">V142L1</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V143L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|_~24
<P><A NAME="V143L25">V143L25</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:last_trigger_address_var[11]">W1_\buffer_manager:last_trigger_address_var[11]</A>, <A HREF="#V142_dffs[0]">V142_dffs[0]</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --Q1_cells[1][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]
<P> --register power-up is low

<P><A NAME="Q1_cells[1][24]">Q1_cells[1][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#JB1L2">JB1L2</A>);


<P> --Q1_cells[0][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]
<P> --register power-up is low

<P><A NAME="Q1_cells[0][24]">Q1_cells[0][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A>, <A HREF="#JB1L1">JB1L1</A>);


<P> --HB1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_j7c:auto_generated|result_node[24]~24
<P><A NAME="HB1L25">HB1L25</A> = AMPP_FUNCTION(<A HREF="#Q1_cells[1][24]">Q1_cells[1][24]</A>, <A HREF="#Q1_cells[0][24]">Q1_cells[0][24]</A>, <A HREF="#Q1_xraddr[0]">Q1_xraddr[0]</A>);


<P> --N1_buffer_write_address_delayed[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[10]">N1_buffer_write_address_delayed[10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[10]">W1_\buffer_manager:next_address[10]</A>);


<P> --V142_dffs[1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]
<P> --register power-up is low

<P><A NAME="V142_dffs[1]">V142_dffs[1]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L2">V142L2</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --P1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0
<P><A NAME="P1L3">P1L3</A> = AMPP_FUNCTION(<A HREF="#Y1_counter_reg_bit[6]">Y1_counter_reg_bit[6]</A>, <A HREF="#Y1_counter_reg_bit[5]">Y1_counter_reg_bit[5]</A>, <A HREF="#Y1_counter_reg_bit[4]">Y1_counter_reg_bit[4]</A>, <A HREF="#Y1_counter_reg_bit[3]">Y1_counter_reg_bit[3]</A>);


<P> --P1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1
<P><A NAME="P1L4">P1L4</A> = AMPP_FUNCTION(<A HREF="#P1L3">P1L3</A>, <A HREF="#Y1_counter_reg_bit[2]">Y1_counter_reg_bit[2]</A>, <A HREF="#Y1_counter_reg_bit[1]">Y1_counter_reg_bit[1]</A>);


<P> --P1L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0
<P><A NAME="P1L8">P1L8</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#Y1_counter_reg_bit[0]">Y1_counter_reg_bit[0]</A>, <A HREF="#P1L4">P1L4</A>, <A HREF="#N1_sdr">N1_sdr</A>);


<P> --V142L1 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0
<P><A NAME="V142L1">V142L1</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[1]">V142_dffs[1]</A>, <A HREF="#KB1_ram_block1a0">KB1_ram_block1a0</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_buffer_write_address_delayed[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]
<P> --register power-up is low

<P><A NAME="N1_buffer_write_address_delayed[11]">N1_buffer_write_address_delayed[11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#W1_\buffer_manager:next_address[11]">W1_\buffer_manager:next_address[11]</A>);


<P> --V142_dffs[2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]
<P> --register power-up is low

<P><A NAME="V142_dffs[2]">V142_dffs[2]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L3">V142L3</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1
<P><A NAME="V142L2">V142L2</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[2]">V142_dffs[2]</A>, <A HREF="#KB1_ram_block1a1">KB1_ram_block1a1</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][0]">N1_acq_data_in_pipe_reg[3][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][0]">N1_acq_data_in_pipe_reg[2][0]</A>);


<P> --Y1L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_trh:auto_generated|counter_reg_bit[6]~0
<P><A NAME="Y1L25">Y1L25</A> = AMPP_FUNCTION(<A HREF="#Y1L14">Y1L14</A>, <A HREF="#P1L8">P1L8</A>);


<P> --V142_dffs[3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]
<P> --register power-up is low

<P><A NAME="V142_dffs[3]">V142_dffs[3]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L4">V142L4</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~2
<P><A NAME="V142L3">V142L3</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[3]">V142_dffs[3]</A>, <A HREF="#KB1_ram_block1a2">KB1_ram_block1a2</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][1]">N1_acq_data_in_pipe_reg[3][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][1]">N1_acq_data_in_pipe_reg[2][1]</A>);


<P> --N1_acq_data_in_pipe_reg[2][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][0]">N1_acq_data_in_pipe_reg[2][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][0]">N1_acq_data_in_pipe_reg[1][0]</A>);


<P> --P1_acq_buf_read_reset is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
<P><A NAME="P1_acq_buf_read_reset">P1_acq_buf_read_reset</A> = AMPP_FUNCTION(<A HREF="#B1_ir_in[1]">B1_ir_in[1]</A>, <A HREF="#N1_reset_all">N1_reset_all</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#N1L293">N1L293</A>);


<P> --P1_read_pointer_counter_clk_ena is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena
<P><A NAME="P1_read_pointer_counter_clk_ena">P1_read_pointer_counter_clk_ena</A> = AMPP_FUNCTION(<A HREF="#P1L4">P1L4</A>, <A HREF="#Y1_counter_reg_bit[0]">Y1_counter_reg_bit[0]</A>, <A HREF="#B1_ir_in[4]">B1_ir_in[4]</A>, <A HREF="#P1L2">P1L2</A>);


<P> --V142_dffs[4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]
<P> --register power-up is low

<P><A NAME="V142_dffs[4]">V142_dffs[4]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L5">V142L5</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3
<P><A NAME="V142L4">V142L4</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[4]">V142_dffs[4]</A>, <A HREF="#KB1_ram_block1a3">KB1_ram_block1a3</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][2]">N1_acq_data_in_pipe_reg[3][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][2]">N1_acq_data_in_pipe_reg[2][2]</A>);


<P> --N1_acq_data_in_pipe_reg[2][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][1]">N1_acq_data_in_pipe_reg[2][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][1]">N1_acq_data_in_pipe_reg[1][1]</A>);


<P> --N1_acq_data_in_pipe_reg[1][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][0]">N1_acq_data_in_pipe_reg[1][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][0]">N1_acq_data_in_pipe_reg[0][0]</A>);


<P> --V142_dffs[5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]
<P> --register power-up is low

<P><A NAME="V142_dffs[5]">V142_dffs[5]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L6">V142L6</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4
<P><A NAME="V142L5">V142L5</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[5]">V142_dffs[5]</A>, <A HREF="#KB1_ram_block1a4">KB1_ram_block1a4</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][3]">N1_acq_data_in_pipe_reg[3][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][3]">N1_acq_data_in_pipe_reg[2][3]</A>);


<P> --N1_acq_data_in_pipe_reg[2][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][2]">N1_acq_data_in_pipe_reg[2][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][2]">N1_acq_data_in_pipe_reg[1][2]</A>);


<P> --N1_acq_data_in_pipe_reg[1][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][1]">N1_acq_data_in_pipe_reg[1][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][1]">N1_acq_data_in_pipe_reg[0][1]</A>);


<P> --N1_acq_data_in_pipe_reg[0][0] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][0]">N1_acq_data_in_pipe_reg[0][0]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[0]">B1_acq_data_in_reg[0]</A>);


<P> --V142_dffs[6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]
<P> --register power-up is low

<P><A NAME="V142_dffs[6]">V142_dffs[6]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L7">V142L7</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~5
<P><A NAME="V142L6">V142L6</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[6]">V142_dffs[6]</A>, <A HREF="#KB1_ram_block1a5">KB1_ram_block1a5</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][4]">N1_acq_data_in_pipe_reg[3][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][4]">N1_acq_data_in_pipe_reg[2][4]</A>);


<P> --N1_acq_data_in_pipe_reg[2][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][3]">N1_acq_data_in_pipe_reg[2][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][3]">N1_acq_data_in_pipe_reg[1][3]</A>);


<P> --N1_acq_data_in_pipe_reg[1][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][2]">N1_acq_data_in_pipe_reg[1][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][2]">N1_acq_data_in_pipe_reg[0][2]</A>);


<P> --N1_acq_data_in_pipe_reg[0][1] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][1]">N1_acq_data_in_pipe_reg[0][1]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[1]">B1_acq_data_in_reg[1]</A>);


<P> --V142_dffs[7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]
<P> --register power-up is low

<P><A NAME="V142_dffs[7]">V142_dffs[7]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L8">V142L8</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L7 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6
<P><A NAME="V142L7">V142L7</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[7]">V142_dffs[7]</A>, <A HREF="#KB1_ram_block1a6">KB1_ram_block1a6</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][5]">N1_acq_data_in_pipe_reg[3][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][5]">N1_acq_data_in_pipe_reg[2][5]</A>);


<P> --N1_acq_data_in_pipe_reg[2][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][4]">N1_acq_data_in_pipe_reg[2][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][4]">N1_acq_data_in_pipe_reg[1][4]</A>);


<P> --N1_acq_data_in_pipe_reg[1][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][3]">N1_acq_data_in_pipe_reg[1][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][3]">N1_acq_data_in_pipe_reg[0][3]</A>);


<P> --N1_acq_data_in_pipe_reg[0][2] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][2]">N1_acq_data_in_pipe_reg[0][2]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[2]">B1_acq_data_in_reg[2]</A>);


<P> --V142_dffs[8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]
<P> --register power-up is low

<P><A NAME="V142_dffs[8]">V142_dffs[8]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L9">V142L9</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L8 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7
<P><A NAME="V142L8">V142L8</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[8]">V142_dffs[8]</A>, <A HREF="#KB1_ram_block1a7">KB1_ram_block1a7</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][6]">N1_acq_data_in_pipe_reg[3][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][6]">N1_acq_data_in_pipe_reg[2][6]</A>);


<P> --N1_acq_data_in_pipe_reg[2][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][5]">N1_acq_data_in_pipe_reg[2][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][5]">N1_acq_data_in_pipe_reg[1][5]</A>);


<P> --N1_acq_data_in_pipe_reg[1][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][4]">N1_acq_data_in_pipe_reg[1][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][4]">N1_acq_data_in_pipe_reg[0][4]</A>);


<P> --N1_acq_data_in_pipe_reg[0][3] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][3]">N1_acq_data_in_pipe_reg[0][3]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[3]">B1_acq_data_in_reg[3]</A>);


<P> --V142_dffs[9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]
<P> --register power-up is low

<P><A NAME="V142_dffs[9]">V142_dffs[9]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L10">V142L10</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L9 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~8
<P><A NAME="V142L9">V142L9</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[9]">V142_dffs[9]</A>, <A HREF="#KB1_ram_block1a8">KB1_ram_block1a8</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][7]">N1_acq_data_in_pipe_reg[3][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][7]">N1_acq_data_in_pipe_reg[2][7]</A>);


<P> --N1_acq_data_in_pipe_reg[2][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][6]">N1_acq_data_in_pipe_reg[2][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][6]">N1_acq_data_in_pipe_reg[1][6]</A>);


<P> --N1_acq_data_in_pipe_reg[1][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][5]">N1_acq_data_in_pipe_reg[1][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][5]">N1_acq_data_in_pipe_reg[0][5]</A>);


<P> --N1_acq_data_in_pipe_reg[0][4] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][4]">N1_acq_data_in_pipe_reg[0][4]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[4]">B1_acq_data_in_reg[4]</A>);


<P> --V142_dffs[10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]
<P> --register power-up is low

<P><A NAME="V142_dffs[10]">V142_dffs[10]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L11">V142L11</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L10 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9
<P><A NAME="V142L10">V142L10</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[10]">V142_dffs[10]</A>, <A HREF="#KB1_ram_block1a9">KB1_ram_block1a9</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][8]">N1_acq_data_in_pipe_reg[3][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][8]">N1_acq_data_in_pipe_reg[2][8]</A>);


<P> --N1_acq_data_in_pipe_reg[2][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][7]">N1_acq_data_in_pipe_reg[2][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][7]">N1_acq_data_in_pipe_reg[1][7]</A>);


<P> --N1_acq_data_in_pipe_reg[1][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][6]">N1_acq_data_in_pipe_reg[1][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][6]">N1_acq_data_in_pipe_reg[0][6]</A>);


<P> --N1_acq_data_in_pipe_reg[0][5] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][5]">N1_acq_data_in_pipe_reg[0][5]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[5]">B1_acq_data_in_reg[5]</A>);


<P> --V142_dffs[11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]
<P> --register power-up is low

<P><A NAME="V142_dffs[11]">V142_dffs[11]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L12">V142L12</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L11 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~10
<P><A NAME="V142L11">V142L11</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[11]">V142_dffs[11]</A>, <A HREF="#KB1_ram_block1a10">KB1_ram_block1a10</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][9]">N1_acq_data_in_pipe_reg[3][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][9]">N1_acq_data_in_pipe_reg[2][9]</A>);


<P> --N1_acq_data_in_pipe_reg[2][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][8]">N1_acq_data_in_pipe_reg[2][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][8]">N1_acq_data_in_pipe_reg[1][8]</A>);


<P> --N1_acq_data_in_pipe_reg[1][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][7]">N1_acq_data_in_pipe_reg[1][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][7]">N1_acq_data_in_pipe_reg[0][7]</A>);


<P> --N1_acq_data_in_pipe_reg[0][6] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][6]">N1_acq_data_in_pipe_reg[0][6]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[6]">B1_acq_data_in_reg[6]</A>);


<P> --V142_dffs[12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]
<P> --register power-up is low

<P><A NAME="V142_dffs[12]">V142_dffs[12]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L13">V142L13</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~11
<P><A NAME="V142L12">V142L12</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[12]">V142_dffs[12]</A>, <A HREF="#KB1_ram_block1a11">KB1_ram_block1a11</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][10]">N1_acq_data_in_pipe_reg[3][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][10]">N1_acq_data_in_pipe_reg[2][10]</A>);


<P> --N1_acq_data_in_pipe_reg[2][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][9]">N1_acq_data_in_pipe_reg[2][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][9]">N1_acq_data_in_pipe_reg[1][9]</A>);


<P> --N1_acq_data_in_pipe_reg[1][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][8]">N1_acq_data_in_pipe_reg[1][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][8]">N1_acq_data_in_pipe_reg[0][8]</A>);


<P> --N1_acq_data_in_pipe_reg[0][7] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][7]">N1_acq_data_in_pipe_reg[0][7]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[7]">B1_acq_data_in_reg[7]</A>);


<P> --V142_dffs[13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]
<P> --register power-up is low

<P><A NAME="V142_dffs[13]">V142_dffs[13]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L14">V142L14</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12
<P><A NAME="V142L13">V142L13</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[13]">V142_dffs[13]</A>, <A HREF="#KB1_ram_block1a12">KB1_ram_block1a12</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][11]">N1_acq_data_in_pipe_reg[3][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][11]">N1_acq_data_in_pipe_reg[2][11]</A>);


<P> --N1_acq_data_in_pipe_reg[2][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][10]">N1_acq_data_in_pipe_reg[2][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][10]">N1_acq_data_in_pipe_reg[1][10]</A>);


<P> --N1_acq_data_in_pipe_reg[1][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][9]">N1_acq_data_in_pipe_reg[1][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][9]">N1_acq_data_in_pipe_reg[0][9]</A>);


<P> --N1_acq_data_in_pipe_reg[0][8] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][8]">N1_acq_data_in_pipe_reg[0][8]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[8]">B1_acq_data_in_reg[8]</A>);


<P> --V142_dffs[14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]
<P> --register power-up is low

<P><A NAME="V142_dffs[14]">V142_dffs[14]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L15">V142L15</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L14 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~13
<P><A NAME="V142L14">V142L14</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[14]">V142_dffs[14]</A>, <A HREF="#KB1_ram_block1a13">KB1_ram_block1a13</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][12]">N1_acq_data_in_pipe_reg[3][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][12]">N1_acq_data_in_pipe_reg[2][12]</A>);


<P> --N1_acq_data_in_pipe_reg[2][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][11]">N1_acq_data_in_pipe_reg[2][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][11]">N1_acq_data_in_pipe_reg[1][11]</A>);


<P> --N1_acq_data_in_pipe_reg[1][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][10]">N1_acq_data_in_pipe_reg[1][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][10]">N1_acq_data_in_pipe_reg[0][10]</A>);


<P> --N1_acq_data_in_pipe_reg[0][9] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][9]">N1_acq_data_in_pipe_reg[0][9]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[9]">B1_acq_data_in_reg[9]</A>);


<P> --V142_dffs[15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]
<P> --register power-up is low

<P><A NAME="V142_dffs[15]">V142_dffs[15]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L16">V142L16</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L15 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~14
<P><A NAME="V142L15">V142L15</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[15]">V142_dffs[15]</A>, <A HREF="#KB1_ram_block1a14">KB1_ram_block1a14</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][13]">N1_acq_data_in_pipe_reg[3][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][13]">N1_acq_data_in_pipe_reg[2][13]</A>);


<P> --N1_acq_data_in_pipe_reg[2][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][12]">N1_acq_data_in_pipe_reg[2][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][12]">N1_acq_data_in_pipe_reg[1][12]</A>);


<P> --N1_acq_data_in_pipe_reg[1][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][11]">N1_acq_data_in_pipe_reg[1][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][11]">N1_acq_data_in_pipe_reg[0][11]</A>);


<P> --N1_acq_data_in_pipe_reg[0][10] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][10]">N1_acq_data_in_pipe_reg[0][10]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[10]">B1_acq_data_in_reg[10]</A>);


<P> --V142_dffs[16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]
<P> --register power-up is low

<P><A NAME="V142_dffs[16]">V142_dffs[16]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L17">V142L17</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L16 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~15
<P><A NAME="V142L16">V142L16</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[16]">V142_dffs[16]</A>, <A HREF="#KB1_ram_block1a15">KB1_ram_block1a15</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][14]">N1_acq_data_in_pipe_reg[3][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][14]">N1_acq_data_in_pipe_reg[2][14]</A>);


<P> --N1_acq_data_in_pipe_reg[2][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][13]">N1_acq_data_in_pipe_reg[2][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][13]">N1_acq_data_in_pipe_reg[1][13]</A>);


<P> --N1_acq_data_in_pipe_reg[1][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][12]">N1_acq_data_in_pipe_reg[1][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][12]">N1_acq_data_in_pipe_reg[0][12]</A>);


<P> --N1_acq_data_in_pipe_reg[0][11] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][11]">N1_acq_data_in_pipe_reg[0][11]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[11]">B1_acq_data_in_reg[11]</A>);


<P> --V142_dffs[17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]
<P> --register power-up is low

<P><A NAME="V142_dffs[17]">V142_dffs[17]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L18">V142L18</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L17 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16
<P><A NAME="V142L17">V142L17</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[17]">V142_dffs[17]</A>, <A HREF="#KB1_ram_block1a16">KB1_ram_block1a16</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][15]">N1_acq_data_in_pipe_reg[3][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][15]">N1_acq_data_in_pipe_reg[2][15]</A>);


<P> --N1_acq_data_in_pipe_reg[2][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][14]">N1_acq_data_in_pipe_reg[2][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][14]">N1_acq_data_in_pipe_reg[1][14]</A>);


<P> --N1_acq_data_in_pipe_reg[1][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][13]">N1_acq_data_in_pipe_reg[1][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][13]">N1_acq_data_in_pipe_reg[0][13]</A>);


<P> --N1_acq_data_in_pipe_reg[0][12] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][12]">N1_acq_data_in_pipe_reg[0][12]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[12]">B1_acq_data_in_reg[12]</A>);


<P> --V142_dffs[18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]
<P> --register power-up is low

<P><A NAME="V142_dffs[18]">V142_dffs[18]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L19">V142L19</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L18 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~17
<P><A NAME="V142L18">V142L18</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[18]">V142_dffs[18]</A>, <A HREF="#KB1_ram_block1a17">KB1_ram_block1a17</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][16]">N1_acq_data_in_pipe_reg[3][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][16]">N1_acq_data_in_pipe_reg[2][16]</A>);


<P> --N1_acq_data_in_pipe_reg[2][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][15]">N1_acq_data_in_pipe_reg[2][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][15]">N1_acq_data_in_pipe_reg[1][15]</A>);


<P> --N1_acq_data_in_pipe_reg[1][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][14]">N1_acq_data_in_pipe_reg[1][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][14]">N1_acq_data_in_pipe_reg[0][14]</A>);


<P> --N1_acq_data_in_pipe_reg[0][13] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][13]">N1_acq_data_in_pipe_reg[0][13]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[13]">B1_acq_data_in_reg[13]</A>);


<P> --V142_dffs[19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]
<P> --register power-up is low

<P><A NAME="V142_dffs[19]">V142_dffs[19]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L20">V142L20</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L19 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~18
<P><A NAME="V142L19">V142L19</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[19]">V142_dffs[19]</A>, <A HREF="#KB1_ram_block1a18">KB1_ram_block1a18</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][17]">N1_acq_data_in_pipe_reg[3][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][17]">N1_acq_data_in_pipe_reg[2][17]</A>);


<P> --N1_acq_data_in_pipe_reg[2][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][16]">N1_acq_data_in_pipe_reg[2][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][16]">N1_acq_data_in_pipe_reg[1][16]</A>);


<P> --N1_acq_data_in_pipe_reg[1][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][15]">N1_acq_data_in_pipe_reg[1][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][15]">N1_acq_data_in_pipe_reg[0][15]</A>);


<P> --N1_acq_data_in_pipe_reg[0][14] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][14]">N1_acq_data_in_pipe_reg[0][14]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[14]">B1_acq_data_in_reg[14]</A>);


<P> --V142_dffs[20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]
<P> --register power-up is low

<P><A NAME="V142_dffs[20]">V142_dffs[20]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L21">V142L21</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L20 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~19
<P><A NAME="V142L20">V142L20</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[20]">V142_dffs[20]</A>, <A HREF="#KB1_ram_block1a19">KB1_ram_block1a19</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][18]">N1_acq_data_in_pipe_reg[3][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][18]">N1_acq_data_in_pipe_reg[2][18]</A>);


<P> --N1_acq_data_in_pipe_reg[2][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][17]">N1_acq_data_in_pipe_reg[2][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][17]">N1_acq_data_in_pipe_reg[1][17]</A>);


<P> --N1_acq_data_in_pipe_reg[1][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][16]">N1_acq_data_in_pipe_reg[1][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][16]">N1_acq_data_in_pipe_reg[0][16]</A>);


<P> --N1_acq_data_in_pipe_reg[0][15] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][15]">N1_acq_data_in_pipe_reg[0][15]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[15]">B1_acq_data_in_reg[15]</A>);


<P> --V142_dffs[21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]
<P> --register power-up is low

<P><A NAME="V142_dffs[21]">V142_dffs[21]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L22">V142L22</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L21 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~20
<P><A NAME="V142L21">V142L21</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[21]">V142_dffs[21]</A>, <A HREF="#KB1_ram_block1a20">KB1_ram_block1a20</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][19]">N1_acq_data_in_pipe_reg[3][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][19]">N1_acq_data_in_pipe_reg[2][19]</A>);


<P> --N1_acq_data_in_pipe_reg[2][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][18]">N1_acq_data_in_pipe_reg[2][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][18]">N1_acq_data_in_pipe_reg[1][18]</A>);


<P> --N1_acq_data_in_pipe_reg[1][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][17]">N1_acq_data_in_pipe_reg[1][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][17]">N1_acq_data_in_pipe_reg[0][17]</A>);


<P> --N1_acq_data_in_pipe_reg[0][16] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][16]">N1_acq_data_in_pipe_reg[0][16]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[16]">B1_acq_data_in_reg[16]</A>);


<P> --V142_dffs[22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]
<P> --register power-up is low

<P><A NAME="V142_dffs[22]">V142_dffs[22]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L23">V142L23</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L22 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~21
<P><A NAME="V142L22">V142L22</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[22]">V142_dffs[22]</A>, <A HREF="#KB1_ram_block1a21">KB1_ram_block1a21</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][20]">N1_acq_data_in_pipe_reg[3][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][20]">N1_acq_data_in_pipe_reg[2][20]</A>);


<P> --N1_acq_data_in_pipe_reg[2][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][19]">N1_acq_data_in_pipe_reg[2][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][19]">N1_acq_data_in_pipe_reg[1][19]</A>);


<P> --N1_acq_data_in_pipe_reg[1][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][18]">N1_acq_data_in_pipe_reg[1][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][18]">N1_acq_data_in_pipe_reg[0][18]</A>);


<P> --N1_acq_data_in_pipe_reg[0][17] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][17]">N1_acq_data_in_pipe_reg[0][17]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[17]">B1_acq_data_in_reg[17]</A>);


<P> --V142_dffs[23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]
<P> --register power-up is low

<P><A NAME="V142_dffs[23]">V142_dffs[23]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L24">V142L24</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L23 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~22
<P><A NAME="V142L23">V142L23</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[23]">V142_dffs[23]</A>, <A HREF="#KB1_ram_block1a22">KB1_ram_block1a22</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][21]">N1_acq_data_in_pipe_reg[3][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][21]">N1_acq_data_in_pipe_reg[2][21]</A>);


<P> --N1_acq_data_in_pipe_reg[2][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][20]">N1_acq_data_in_pipe_reg[2][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][20]">N1_acq_data_in_pipe_reg[1][20]</A>);


<P> --N1_acq_data_in_pipe_reg[1][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][19]">N1_acq_data_in_pipe_reg[1][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][19]">N1_acq_data_in_pipe_reg[0][19]</A>);


<P> --N1_acq_data_in_pipe_reg[0][18] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][18]">N1_acq_data_in_pipe_reg[0][18]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[18]">B1_acq_data_in_reg[18]</A>);


<P> --V142_dffs[24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]
<P> --register power-up is low

<P><A NAME="V142_dffs[24]">V142_dffs[24]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L25">V142L25</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L24 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~23
<P><A NAME="V142L24">V142L24</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[24]">V142_dffs[24]</A>, <A HREF="#KB1_ram_block1a23">KB1_ram_block1a23</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][22]">N1_acq_data_in_pipe_reg[3][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][22]">N1_acq_data_in_pipe_reg[2][22]</A>);


<P> --N1_acq_data_in_pipe_reg[2][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][21]">N1_acq_data_in_pipe_reg[2][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][21]">N1_acq_data_in_pipe_reg[1][21]</A>);


<P> --N1_acq_data_in_pipe_reg[1][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][20]">N1_acq_data_in_pipe_reg[1][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][20]">N1_acq_data_in_pipe_reg[0][20]</A>);


<P> --N1_acq_data_in_pipe_reg[0][19] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][19]">N1_acq_data_in_pipe_reg[0][19]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[19]">B1_acq_data_in_reg[19]</A>);


<P> --V142_dffs[25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]
<P> --register power-up is low

<P><A NAME="V142_dffs[25]">V142_dffs[25]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L26">V142L26</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L25 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~24
<P><A NAME="V142L25">V142L25</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[25]">V142_dffs[25]</A>, <A HREF="#KB1_ram_block1a24">KB1_ram_block1a24</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][23]">N1_acq_data_in_pipe_reg[3][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][23]">N1_acq_data_in_pipe_reg[2][23]</A>);


<P> --N1_acq_data_in_pipe_reg[2][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][22]">N1_acq_data_in_pipe_reg[2][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][22]">N1_acq_data_in_pipe_reg[1][22]</A>);


<P> --N1_acq_data_in_pipe_reg[1][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][21]">N1_acq_data_in_pipe_reg[1][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][21]">N1_acq_data_in_pipe_reg[0][21]</A>);


<P> --N1_acq_data_in_pipe_reg[0][20] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][20]">N1_acq_data_in_pipe_reg[0][20]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[20]">B1_acq_data_in_reg[20]</A>);


<P> --V142_dffs[26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]
<P> --register power-up is low

<P><A NAME="V142_dffs[26]">V142_dffs[26]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L27">V142L27</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L26 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~25
<P><A NAME="V142L26">V142L26</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[26]">V142_dffs[26]</A>, <A HREF="#KB1_ram_block1a25">KB1_ram_block1a25</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][24]">N1_acq_data_in_pipe_reg[3][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][24]">N1_acq_data_in_pipe_reg[2][24]</A>);


<P> --N1_acq_data_in_pipe_reg[2][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][23]">N1_acq_data_in_pipe_reg[2][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][23]">N1_acq_data_in_pipe_reg[1][23]</A>);


<P> --N1_acq_data_in_pipe_reg[1][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][22]">N1_acq_data_in_pipe_reg[1][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][22]">N1_acq_data_in_pipe_reg[0][22]</A>);


<P> --N1_acq_data_in_pipe_reg[0][21] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][21]">N1_acq_data_in_pipe_reg[0][21]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[21]">B1_acq_data_in_reg[21]</A>);


<P> --V142_dffs[27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]
<P> --register power-up is low

<P><A NAME="V142_dffs[27]">V142_dffs[27]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L28">V142L28</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L27 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~26
<P><A NAME="V142L27">V142L27</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[27]">V142_dffs[27]</A>, <A HREF="#KB1_ram_block1a26">KB1_ram_block1a26</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][25]">N1_acq_data_in_pipe_reg[3][25]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][25]">N1_acq_data_in_pipe_reg[2][25]</A>);


<P> --N1_acq_data_in_pipe_reg[2][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][24]">N1_acq_data_in_pipe_reg[2][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][24]">N1_acq_data_in_pipe_reg[1][24]</A>);


<P> --N1_acq_data_in_pipe_reg[1][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][23]">N1_acq_data_in_pipe_reg[1][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][23]">N1_acq_data_in_pipe_reg[0][23]</A>);


<P> --N1_acq_data_in_pipe_reg[0][22] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][22]">N1_acq_data_in_pipe_reg[0][22]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[22]">B1_acq_data_in_reg[22]</A>);


<P> --V142_dffs[28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]
<P> --register power-up is low

<P><A NAME="V142_dffs[28]">V142_dffs[28]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L29">V142L29</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L28 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~27
<P><A NAME="V142L28">V142L28</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[28]">V142_dffs[28]</A>, <A HREF="#KB1_ram_block1a27">KB1_ram_block1a27</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][26]">N1_acq_data_in_pipe_reg[3][26]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][26]">N1_acq_data_in_pipe_reg[2][26]</A>);


<P> --N1_acq_data_in_pipe_reg[2][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][25]">N1_acq_data_in_pipe_reg[2][25]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][25]">N1_acq_data_in_pipe_reg[1][25]</A>);


<P> --N1_acq_data_in_pipe_reg[1][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][24]">N1_acq_data_in_pipe_reg[1][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][24]">N1_acq_data_in_pipe_reg[0][24]</A>);


<P> --N1_acq_data_in_pipe_reg[0][23] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][23]">N1_acq_data_in_pipe_reg[0][23]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[23]">B1_acq_data_in_reg[23]</A>);


<P> --V142_dffs[29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]
<P> --register power-up is low

<P><A NAME="V142_dffs[29]">V142_dffs[29]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L30">V142L30</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L29 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~28
<P><A NAME="V142L29">V142L29</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[29]">V142_dffs[29]</A>, <A HREF="#KB1_ram_block1a28">KB1_ram_block1a28</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][27]">N1_acq_data_in_pipe_reg[3][27]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][27]">N1_acq_data_in_pipe_reg[2][27]</A>);


<P> --N1_acq_data_in_pipe_reg[2][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][26]">N1_acq_data_in_pipe_reg[2][26]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][26]">N1_acq_data_in_pipe_reg[1][26]</A>);


<P> --N1_acq_data_in_pipe_reg[1][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][25]">N1_acq_data_in_pipe_reg[1][25]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][25]">N1_acq_data_in_pipe_reg[0][25]</A>);


<P> --N1_acq_data_in_pipe_reg[0][24] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][24]">N1_acq_data_in_pipe_reg[0][24]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[24]">B1_acq_data_in_reg[24]</A>);


<P> --V142_dffs[30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]
<P> --register power-up is low

<P><A NAME="V142_dffs[30]">V142_dffs[30]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L31">V142L31</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L30 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~29
<P><A NAME="V142L30">V142L30</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[30]">V142_dffs[30]</A>, <A HREF="#KB1_ram_block1a29">KB1_ram_block1a29</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][28]">N1_acq_data_in_pipe_reg[3][28]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][28]">N1_acq_data_in_pipe_reg[2][28]</A>);


<P> --N1_acq_data_in_pipe_reg[2][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][27]">N1_acq_data_in_pipe_reg[2][27]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][27]">N1_acq_data_in_pipe_reg[1][27]</A>);


<P> --N1_acq_data_in_pipe_reg[1][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][26]">N1_acq_data_in_pipe_reg[1][26]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][26]">N1_acq_data_in_pipe_reg[0][26]</A>);


<P> --N1_acq_data_in_pipe_reg[0][25] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][25]">N1_acq_data_in_pipe_reg[0][25]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[25]">B1_acq_data_in_reg[25]</A>);


<P> --V142_dffs[31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]
<P> --register power-up is low

<P><A NAME="V142_dffs[31]">V142_dffs[31]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L32">V142L32</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L31 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~30
<P><A NAME="V142L31">V142L31</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[31]">V142_dffs[31]</A>, <A HREF="#KB1_ram_block1a30">KB1_ram_block1a30</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][29]">N1_acq_data_in_pipe_reg[3][29]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][29]">N1_acq_data_in_pipe_reg[2][29]</A>);


<P> --N1_acq_data_in_pipe_reg[2][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][28]">N1_acq_data_in_pipe_reg[2][28]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][28]">N1_acq_data_in_pipe_reg[1][28]</A>);


<P> --N1_acq_data_in_pipe_reg[1][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][27]">N1_acq_data_in_pipe_reg[1][27]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][27]">N1_acq_data_in_pipe_reg[0][27]</A>);


<P> --N1_acq_data_in_pipe_reg[0][26] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][26]">N1_acq_data_in_pipe_reg[0][26]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[26]">B1_acq_data_in_reg[26]</A>);


<P> --V142_dffs[32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]
<P> --register power-up is low

<P><A NAME="V142_dffs[32]">V142_dffs[32]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L33">V142L33</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L32 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~31
<P><A NAME="V142L32">V142L32</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[32]">V142_dffs[32]</A>, <A HREF="#KB1_ram_block1a31">KB1_ram_block1a31</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][30]">N1_acq_data_in_pipe_reg[3][30]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][30]">N1_acq_data_in_pipe_reg[2][30]</A>);


<P> --N1_acq_data_in_pipe_reg[2][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][29]">N1_acq_data_in_pipe_reg[2][29]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][29]">N1_acq_data_in_pipe_reg[1][29]</A>);


<P> --N1_acq_data_in_pipe_reg[1][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][28]">N1_acq_data_in_pipe_reg[1][28]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][28]">N1_acq_data_in_pipe_reg[0][28]</A>);


<P> --N1_acq_data_in_pipe_reg[0][27] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][27]">N1_acq_data_in_pipe_reg[0][27]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[27]">B1_acq_data_in_reg[27]</A>);


<P> --V142_dffs[33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]
<P> --register power-up is low

<P><A NAME="V142_dffs[33]">V142_dffs[33]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L34">V142L34</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L33 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~32
<P><A NAME="V142L33">V142L33</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[33]">V142_dffs[33]</A>, <A HREF="#KB1_ram_block1a32">KB1_ram_block1a32</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][31]">N1_acq_data_in_pipe_reg[3][31]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][31]">N1_acq_data_in_pipe_reg[2][31]</A>);


<P> --N1_acq_data_in_pipe_reg[2][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][30]">N1_acq_data_in_pipe_reg[2][30]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][30]">N1_acq_data_in_pipe_reg[1][30]</A>);


<P> --N1_acq_data_in_pipe_reg[1][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][29]">N1_acq_data_in_pipe_reg[1][29]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][29]">N1_acq_data_in_pipe_reg[0][29]</A>);


<P> --N1_acq_data_in_pipe_reg[0][28] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][28]">N1_acq_data_in_pipe_reg[0][28]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[28]">B1_acq_data_in_reg[28]</A>);


<P> --V142_dffs[34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]
<P> --register power-up is low

<P><A NAME="V142_dffs[34]">V142_dffs[34]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L35">V142L35</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L34 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~33
<P><A NAME="V142L34">V142L34</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[34]">V142_dffs[34]</A>, <A HREF="#KB1_ram_block1a33">KB1_ram_block1a33</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][32]">N1_acq_data_in_pipe_reg[3][32]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][32]">N1_acq_data_in_pipe_reg[2][32]</A>);


<P> --N1_acq_data_in_pipe_reg[2][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][31]">N1_acq_data_in_pipe_reg[2][31]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][31]">N1_acq_data_in_pipe_reg[1][31]</A>);


<P> --N1_acq_data_in_pipe_reg[1][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][30]">N1_acq_data_in_pipe_reg[1][30]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][30]">N1_acq_data_in_pipe_reg[0][30]</A>);


<P> --N1_acq_data_in_pipe_reg[0][29] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][29]">N1_acq_data_in_pipe_reg[0][29]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[29]">B1_acq_data_in_reg[29]</A>);


<P> --V142_dffs[35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]
<P> --register power-up is low

<P><A NAME="V142_dffs[35]">V142_dffs[35]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L36">V142L36</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L35 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~34
<P><A NAME="V142L35">V142L35</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[35]">V142_dffs[35]</A>, <A HREF="#KB1_ram_block1a34">KB1_ram_block1a34</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][33]">N1_acq_data_in_pipe_reg[3][33]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][33]">N1_acq_data_in_pipe_reg[2][33]</A>);


<P> --N1_acq_data_in_pipe_reg[2][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][32]">N1_acq_data_in_pipe_reg[2][32]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][32]">N1_acq_data_in_pipe_reg[1][32]</A>);


<P> --N1_acq_data_in_pipe_reg[1][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][31]">N1_acq_data_in_pipe_reg[1][31]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][31]">N1_acq_data_in_pipe_reg[0][31]</A>);


<P> --N1_acq_data_in_pipe_reg[0][30] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][30]">N1_acq_data_in_pipe_reg[0][30]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[30]">B1_acq_data_in_reg[30]</A>);


<P> --V142_dffs[36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]
<P> --register power-up is low

<P><A NAME="V142_dffs[36]">V142_dffs[36]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L37">V142L37</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L36 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~35
<P><A NAME="V142L36">V142L36</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[36]">V142_dffs[36]</A>, <A HREF="#KB1_ram_block1a35">KB1_ram_block1a35</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][34]">N1_acq_data_in_pipe_reg[3][34]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][34]">N1_acq_data_in_pipe_reg[2][34]</A>);


<P> --N1_acq_data_in_pipe_reg[2][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][33]">N1_acq_data_in_pipe_reg[2][33]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][33]">N1_acq_data_in_pipe_reg[1][33]</A>);


<P> --N1_acq_data_in_pipe_reg[1][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][32]">N1_acq_data_in_pipe_reg[1][32]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][32]">N1_acq_data_in_pipe_reg[0][32]</A>);


<P> --N1_acq_data_in_pipe_reg[0][31] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][31]">N1_acq_data_in_pipe_reg[0][31]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[31]">B1_acq_data_in_reg[31]</A>);


<P> --V142_dffs[37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]
<P> --register power-up is low

<P><A NAME="V142_dffs[37]">V142_dffs[37]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L38">V142L38</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L37 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~36
<P><A NAME="V142L37">V142L37</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[37]">V142_dffs[37]</A>, <A HREF="#KB1_ram_block1a36">KB1_ram_block1a36</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][35]">N1_acq_data_in_pipe_reg[3][35]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][35]">N1_acq_data_in_pipe_reg[2][35]</A>);


<P> --N1_acq_data_in_pipe_reg[2][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][34]">N1_acq_data_in_pipe_reg[2][34]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][34]">N1_acq_data_in_pipe_reg[1][34]</A>);


<P> --N1_acq_data_in_pipe_reg[1][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][33]">N1_acq_data_in_pipe_reg[1][33]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][33]">N1_acq_data_in_pipe_reg[0][33]</A>);


<P> --N1_acq_data_in_pipe_reg[0][32] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][32]">N1_acq_data_in_pipe_reg[0][32]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[32]">B1_acq_data_in_reg[32]</A>);


<P> --V142_dffs[38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]
<P> --register power-up is low

<P><A NAME="V142_dffs[38]">V142_dffs[38]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L39">V142L39</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L38 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~37
<P><A NAME="V142L38">V142L38</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[38]">V142_dffs[38]</A>, <A HREF="#KB1_ram_block1a37">KB1_ram_block1a37</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][36]">N1_acq_data_in_pipe_reg[3][36]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][36]">N1_acq_data_in_pipe_reg[2][36]</A>);


<P> --N1_acq_data_in_pipe_reg[2][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][35]">N1_acq_data_in_pipe_reg[2][35]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][35]">N1_acq_data_in_pipe_reg[1][35]</A>);


<P> --N1_acq_data_in_pipe_reg[1][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][34]">N1_acq_data_in_pipe_reg[1][34]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][34]">N1_acq_data_in_pipe_reg[0][34]</A>);


<P> --N1_acq_data_in_pipe_reg[0][33] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][33]">N1_acq_data_in_pipe_reg[0][33]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[33]">B1_acq_data_in_reg[33]</A>);


<P> --V142_dffs[39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]
<P> --register power-up is low

<P><A NAME="V142_dffs[39]">V142_dffs[39]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L40">V142L40</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L39 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~38
<P><A NAME="V142L39">V142L39</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[39]">V142_dffs[39]</A>, <A HREF="#KB1_ram_block1a38">KB1_ram_block1a38</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][37]">N1_acq_data_in_pipe_reg[3][37]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][37]">N1_acq_data_in_pipe_reg[2][37]</A>);


<P> --N1_acq_data_in_pipe_reg[2][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][36]">N1_acq_data_in_pipe_reg[2][36]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][36]">N1_acq_data_in_pipe_reg[1][36]</A>);


<P> --N1_acq_data_in_pipe_reg[1][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][35]">N1_acq_data_in_pipe_reg[1][35]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][35]">N1_acq_data_in_pipe_reg[0][35]</A>);


<P> --N1_acq_data_in_pipe_reg[0][34] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][34]">N1_acq_data_in_pipe_reg[0][34]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[34]">B1_acq_data_in_reg[34]</A>);


<P> --V142_dffs[40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]
<P> --register power-up is low

<P><A NAME="V142_dffs[40]">V142_dffs[40]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L41">V142L41</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L40 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~39
<P><A NAME="V142L40">V142L40</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[40]">V142_dffs[40]</A>, <A HREF="#KB1_ram_block1a39">KB1_ram_block1a39</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][38]">N1_acq_data_in_pipe_reg[3][38]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][38]">N1_acq_data_in_pipe_reg[2][38]</A>);


<P> --N1_acq_data_in_pipe_reg[2][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][37]">N1_acq_data_in_pipe_reg[2][37]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][37]">N1_acq_data_in_pipe_reg[1][37]</A>);


<P> --N1_acq_data_in_pipe_reg[1][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][36]">N1_acq_data_in_pipe_reg[1][36]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][36]">N1_acq_data_in_pipe_reg[0][36]</A>);


<P> --N1_acq_data_in_pipe_reg[0][35] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][35]">N1_acq_data_in_pipe_reg[0][35]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[35]">B1_acq_data_in_reg[35]</A>);


<P> --V142_dffs[41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]
<P> --register power-up is low

<P><A NAME="V142_dffs[41]">V142_dffs[41]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L42">V142L42</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L41 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~40
<P><A NAME="V142L41">V142L41</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[41]">V142_dffs[41]</A>, <A HREF="#KB1_ram_block1a40">KB1_ram_block1a40</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][39]">N1_acq_data_in_pipe_reg[3][39]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][39]">N1_acq_data_in_pipe_reg[2][39]</A>);


<P> --N1_acq_data_in_pipe_reg[2][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][38]">N1_acq_data_in_pipe_reg[2][38]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][38]">N1_acq_data_in_pipe_reg[1][38]</A>);


<P> --N1_acq_data_in_pipe_reg[1][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][37]">N1_acq_data_in_pipe_reg[1][37]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][37]">N1_acq_data_in_pipe_reg[0][37]</A>);


<P> --N1_acq_data_in_pipe_reg[0][36] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][36]">N1_acq_data_in_pipe_reg[0][36]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[36]">B1_acq_data_in_reg[36]</A>);


<P> --V142_dffs[42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]
<P> --register power-up is low

<P><A NAME="V142_dffs[42]">V142_dffs[42]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L43">V142L43</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L42 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~41
<P><A NAME="V142L42">V142L42</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[42]">V142_dffs[42]</A>, <A HREF="#KB1_ram_block1a41">KB1_ram_block1a41</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][40]">N1_acq_data_in_pipe_reg[3][40]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][40]">N1_acq_data_in_pipe_reg[2][40]</A>);


<P> --N1_acq_data_in_pipe_reg[2][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][39]">N1_acq_data_in_pipe_reg[2][39]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][39]">N1_acq_data_in_pipe_reg[1][39]</A>);


<P> --N1_acq_data_in_pipe_reg[1][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][38]">N1_acq_data_in_pipe_reg[1][38]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][38]">N1_acq_data_in_pipe_reg[0][38]</A>);


<P> --N1_acq_data_in_pipe_reg[0][37] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][37]">N1_acq_data_in_pipe_reg[0][37]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[37]">B1_acq_data_in_reg[37]</A>);


<P> --V142_dffs[43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]
<P> --register power-up is low

<P><A NAME="V142_dffs[43]">V142_dffs[43]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L44">V142L44</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L43 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~42
<P><A NAME="V142L43">V142L43</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[43]">V142_dffs[43]</A>, <A HREF="#KB1_ram_block1a42">KB1_ram_block1a42</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][41]">N1_acq_data_in_pipe_reg[3][41]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][41]">N1_acq_data_in_pipe_reg[2][41]</A>);


<P> --N1_acq_data_in_pipe_reg[2][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][40]">N1_acq_data_in_pipe_reg[2][40]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][40]">N1_acq_data_in_pipe_reg[1][40]</A>);


<P> --N1_acq_data_in_pipe_reg[1][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][39]">N1_acq_data_in_pipe_reg[1][39]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][39]">N1_acq_data_in_pipe_reg[0][39]</A>);


<P> --N1_acq_data_in_pipe_reg[0][38] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][38]">N1_acq_data_in_pipe_reg[0][38]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[38]">B1_acq_data_in_reg[38]</A>);


<P> --V142_dffs[44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]
<P> --register power-up is low

<P><A NAME="V142_dffs[44]">V142_dffs[44]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L45">V142L45</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L44 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~43
<P><A NAME="V142L44">V142L44</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[44]">V142_dffs[44]</A>, <A HREF="#KB1_ram_block1a43">KB1_ram_block1a43</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][42]">N1_acq_data_in_pipe_reg[3][42]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][42]">N1_acq_data_in_pipe_reg[2][42]</A>);


<P> --N1_acq_data_in_pipe_reg[2][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][41]">N1_acq_data_in_pipe_reg[2][41]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][41]">N1_acq_data_in_pipe_reg[1][41]</A>);


<P> --N1_acq_data_in_pipe_reg[1][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][40]">N1_acq_data_in_pipe_reg[1][40]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][40]">N1_acq_data_in_pipe_reg[0][40]</A>);


<P> --N1_acq_data_in_pipe_reg[0][39] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][39]">N1_acq_data_in_pipe_reg[0][39]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[39]">B1_acq_data_in_reg[39]</A>);


<P> --V142_dffs[45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]
<P> --register power-up is low

<P><A NAME="V142_dffs[45]">V142_dffs[45]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L46">V142L46</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L45 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~44
<P><A NAME="V142L45">V142L45</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[45]">V142_dffs[45]</A>, <A HREF="#KB1_ram_block1a44">KB1_ram_block1a44</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][43]">N1_acq_data_in_pipe_reg[3][43]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][43]">N1_acq_data_in_pipe_reg[2][43]</A>);


<P> --N1_acq_data_in_pipe_reg[2][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][42]">N1_acq_data_in_pipe_reg[2][42]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][42]">N1_acq_data_in_pipe_reg[1][42]</A>);


<P> --N1_acq_data_in_pipe_reg[1][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][41]">N1_acq_data_in_pipe_reg[1][41]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][41]">N1_acq_data_in_pipe_reg[0][41]</A>);


<P> --N1_acq_data_in_pipe_reg[0][40] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][40]">N1_acq_data_in_pipe_reg[0][40]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[40]">B1_acq_data_in_reg[40]</A>);


<P> --V142_dffs[46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]
<P> --register power-up is low

<P><A NAME="V142_dffs[46]">V142_dffs[46]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L47">V142L47</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L46 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~45
<P><A NAME="V142L46">V142L46</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[46]">V142_dffs[46]</A>, <A HREF="#KB1_ram_block1a45">KB1_ram_block1a45</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][44]">N1_acq_data_in_pipe_reg[3][44]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][44]">N1_acq_data_in_pipe_reg[2][44]</A>);


<P> --N1_acq_data_in_pipe_reg[2][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][43]">N1_acq_data_in_pipe_reg[2][43]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][43]">N1_acq_data_in_pipe_reg[1][43]</A>);


<P> --N1_acq_data_in_pipe_reg[1][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][42]">N1_acq_data_in_pipe_reg[1][42]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][42]">N1_acq_data_in_pipe_reg[0][42]</A>);


<P> --N1_acq_data_in_pipe_reg[0][41] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][41]">N1_acq_data_in_pipe_reg[0][41]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[41]">B1_acq_data_in_reg[41]</A>);


<P> --V142_dffs[47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]
<P> --register power-up is low

<P><A NAME="V142_dffs[47]">V142_dffs[47]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L48">V142L48</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L47 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~46
<P><A NAME="V142L47">V142L47</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[47]">V142_dffs[47]</A>, <A HREF="#KB1_ram_block1a46">KB1_ram_block1a46</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][45]">N1_acq_data_in_pipe_reg[3][45]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][45]">N1_acq_data_in_pipe_reg[2][45]</A>);


<P> --N1_acq_data_in_pipe_reg[2][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][44]">N1_acq_data_in_pipe_reg[2][44]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][44]">N1_acq_data_in_pipe_reg[1][44]</A>);


<P> --N1_acq_data_in_pipe_reg[1][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][43]">N1_acq_data_in_pipe_reg[1][43]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][43]">N1_acq_data_in_pipe_reg[0][43]</A>);


<P> --N1_acq_data_in_pipe_reg[0][42] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][42]">N1_acq_data_in_pipe_reg[0][42]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[42]">B1_acq_data_in_reg[42]</A>);


<P> --V142_dffs[48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]
<P> --register power-up is low

<P><A NAME="V142_dffs[48]">V142_dffs[48]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L49">V142L49</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L48 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~47
<P><A NAME="V142L48">V142L48</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[48]">V142_dffs[48]</A>, <A HREF="#KB1_ram_block1a47">KB1_ram_block1a47</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][46]">N1_acq_data_in_pipe_reg[3][46]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][46]">N1_acq_data_in_pipe_reg[2][46]</A>);


<P> --N1_acq_data_in_pipe_reg[2][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][45]">N1_acq_data_in_pipe_reg[2][45]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][45]">N1_acq_data_in_pipe_reg[1][45]</A>);


<P> --N1_acq_data_in_pipe_reg[1][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][44]">N1_acq_data_in_pipe_reg[1][44]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][44]">N1_acq_data_in_pipe_reg[0][44]</A>);


<P> --N1_acq_data_in_pipe_reg[0][43] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][43]">N1_acq_data_in_pipe_reg[0][43]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[43]">B1_acq_data_in_reg[43]</A>);


<P> --V142_dffs[49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]
<P> --register power-up is low

<P><A NAME="V142_dffs[49]">V142_dffs[49]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L50">V142L50</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L49 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~48
<P><A NAME="V142L49">V142L49</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[49]">V142_dffs[49]</A>, <A HREF="#KB1_ram_block1a48">KB1_ram_block1a48</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][47]">N1_acq_data_in_pipe_reg[3][47]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][47]">N1_acq_data_in_pipe_reg[2][47]</A>);


<P> --N1_acq_data_in_pipe_reg[2][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][46]">N1_acq_data_in_pipe_reg[2][46]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][46]">N1_acq_data_in_pipe_reg[1][46]</A>);


<P> --N1_acq_data_in_pipe_reg[1][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][45]">N1_acq_data_in_pipe_reg[1][45]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][45]">N1_acq_data_in_pipe_reg[0][45]</A>);


<P> --N1_acq_data_in_pipe_reg[0][44] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][44]">N1_acq_data_in_pipe_reg[0][44]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[44]">B1_acq_data_in_reg[44]</A>);


<P> --V142_dffs[50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]
<P> --register power-up is low

<P><A NAME="V142_dffs[50]">V142_dffs[50]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L51">V142L51</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L50 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~49
<P><A NAME="V142L50">V142L50</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[50]">V142_dffs[50]</A>, <A HREF="#KB1_ram_block1a49">KB1_ram_block1a49</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][48]">N1_acq_data_in_pipe_reg[3][48]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][48]">N1_acq_data_in_pipe_reg[2][48]</A>);


<P> --N1_acq_data_in_pipe_reg[2][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][47]">N1_acq_data_in_pipe_reg[2][47]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][47]">N1_acq_data_in_pipe_reg[1][47]</A>);


<P> --N1_acq_data_in_pipe_reg[1][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][46]">N1_acq_data_in_pipe_reg[1][46]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][46]">N1_acq_data_in_pipe_reg[0][46]</A>);


<P> --N1_acq_data_in_pipe_reg[0][45] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][45]">N1_acq_data_in_pipe_reg[0][45]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[45]">B1_acq_data_in_reg[45]</A>);


<P> --V142_dffs[51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]
<P> --register power-up is low

<P><A NAME="V142_dffs[51]">V142_dffs[51]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L52">V142L52</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L51 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~50
<P><A NAME="V142L51">V142L51</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[51]">V142_dffs[51]</A>, <A HREF="#KB1_ram_block1a50">KB1_ram_block1a50</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][49]">N1_acq_data_in_pipe_reg[3][49]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][49]">N1_acq_data_in_pipe_reg[2][49]</A>);


<P> --N1_acq_data_in_pipe_reg[2][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][48]">N1_acq_data_in_pipe_reg[2][48]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][48]">N1_acq_data_in_pipe_reg[1][48]</A>);


<P> --N1_acq_data_in_pipe_reg[1][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][47]">N1_acq_data_in_pipe_reg[1][47]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][47]">N1_acq_data_in_pipe_reg[0][47]</A>);


<P> --N1_acq_data_in_pipe_reg[0][46] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][46]">N1_acq_data_in_pipe_reg[0][46]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[46]">B1_acq_data_in_reg[46]</A>);


<P> --V142_dffs[52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]
<P> --register power-up is low

<P><A NAME="V142_dffs[52]">V142_dffs[52]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L53">V142L53</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L52 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~51
<P><A NAME="V142L52">V142L52</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[52]">V142_dffs[52]</A>, <A HREF="#KB1_ram_block1a51">KB1_ram_block1a51</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][50]">N1_acq_data_in_pipe_reg[3][50]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][50]">N1_acq_data_in_pipe_reg[2][50]</A>);


<P> --N1_acq_data_in_pipe_reg[2][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][49]">N1_acq_data_in_pipe_reg[2][49]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][49]">N1_acq_data_in_pipe_reg[1][49]</A>);


<P> --N1_acq_data_in_pipe_reg[1][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][48]">N1_acq_data_in_pipe_reg[1][48]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][48]">N1_acq_data_in_pipe_reg[0][48]</A>);


<P> --N1_acq_data_in_pipe_reg[0][47] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][47]">N1_acq_data_in_pipe_reg[0][47]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[47]">B1_acq_data_in_reg[47]</A>);


<P> --V142_dffs[53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]
<P> --register power-up is low

<P><A NAME="V142_dffs[53]">V142_dffs[53]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L54">V142L54</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L53 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~52
<P><A NAME="V142L53">V142L53</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[53]">V142_dffs[53]</A>, <A HREF="#KB1_ram_block1a52">KB1_ram_block1a52</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][51]">N1_acq_data_in_pipe_reg[3][51]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][51]">N1_acq_data_in_pipe_reg[2][51]</A>);


<P> --N1_acq_data_in_pipe_reg[2][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][50]">N1_acq_data_in_pipe_reg[2][50]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][50]">N1_acq_data_in_pipe_reg[1][50]</A>);


<P> --N1_acq_data_in_pipe_reg[1][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][49]">N1_acq_data_in_pipe_reg[1][49]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][49]">N1_acq_data_in_pipe_reg[0][49]</A>);


<P> --N1_acq_data_in_pipe_reg[0][48] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][48]">N1_acq_data_in_pipe_reg[0][48]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[48]">B1_acq_data_in_reg[48]</A>);


<P> --V142_dffs[54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]
<P> --register power-up is low

<P><A NAME="V142_dffs[54]">V142_dffs[54]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L55">V142L55</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L54 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~53
<P><A NAME="V142L54">V142L54</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[54]">V142_dffs[54]</A>, <A HREF="#KB1_ram_block1a53">KB1_ram_block1a53</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][52]">N1_acq_data_in_pipe_reg[3][52]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][52]">N1_acq_data_in_pipe_reg[2][52]</A>);


<P> --N1_acq_data_in_pipe_reg[2][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][51]">N1_acq_data_in_pipe_reg[2][51]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][51]">N1_acq_data_in_pipe_reg[1][51]</A>);


<P> --N1_acq_data_in_pipe_reg[1][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][50]">N1_acq_data_in_pipe_reg[1][50]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][50]">N1_acq_data_in_pipe_reg[0][50]</A>);


<P> --N1_acq_data_in_pipe_reg[0][49] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][49]">N1_acq_data_in_pipe_reg[0][49]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[49]">B1_acq_data_in_reg[49]</A>);


<P> --V142_dffs[55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]
<P> --register power-up is low

<P><A NAME="V142_dffs[55]">V142_dffs[55]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L56">V142L56</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L55 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~54
<P><A NAME="V142L55">V142L55</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[55]">V142_dffs[55]</A>, <A HREF="#KB1_ram_block1a54">KB1_ram_block1a54</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][53]">N1_acq_data_in_pipe_reg[3][53]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][53]">N1_acq_data_in_pipe_reg[2][53]</A>);


<P> --N1_acq_data_in_pipe_reg[2][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][52]">N1_acq_data_in_pipe_reg[2][52]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][52]">N1_acq_data_in_pipe_reg[1][52]</A>);


<P> --N1_acq_data_in_pipe_reg[1][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][51]">N1_acq_data_in_pipe_reg[1][51]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][51]">N1_acq_data_in_pipe_reg[0][51]</A>);


<P> --N1_acq_data_in_pipe_reg[0][50] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][50]">N1_acq_data_in_pipe_reg[0][50]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[50]">B1_acq_data_in_reg[50]</A>);


<P> --V142_dffs[56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]
<P> --register power-up is low

<P><A NAME="V142_dffs[56]">V142_dffs[56]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L57">V142L57</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L56 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~55
<P><A NAME="V142L56">V142L56</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[56]">V142_dffs[56]</A>, <A HREF="#KB1_ram_block1a55">KB1_ram_block1a55</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][54]">N1_acq_data_in_pipe_reg[3][54]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][54]">N1_acq_data_in_pipe_reg[2][54]</A>);


<P> --N1_acq_data_in_pipe_reg[2][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][53]">N1_acq_data_in_pipe_reg[2][53]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][53]">N1_acq_data_in_pipe_reg[1][53]</A>);


<P> --N1_acq_data_in_pipe_reg[1][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][52]">N1_acq_data_in_pipe_reg[1][52]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][52]">N1_acq_data_in_pipe_reg[0][52]</A>);


<P> --N1_acq_data_in_pipe_reg[0][51] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][51]">N1_acq_data_in_pipe_reg[0][51]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[51]">B1_acq_data_in_reg[51]</A>);


<P> --V142_dffs[57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]
<P> --register power-up is low

<P><A NAME="V142_dffs[57]">V142_dffs[57]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L58">V142L58</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L57 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~56
<P><A NAME="V142L57">V142L57</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[57]">V142_dffs[57]</A>, <A HREF="#KB1_ram_block1a56">KB1_ram_block1a56</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][55]">N1_acq_data_in_pipe_reg[3][55]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][55]">N1_acq_data_in_pipe_reg[2][55]</A>);


<P> --N1_acq_data_in_pipe_reg[2][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][54]">N1_acq_data_in_pipe_reg[2][54]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][54]">N1_acq_data_in_pipe_reg[1][54]</A>);


<P> --N1_acq_data_in_pipe_reg[1][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][53]">N1_acq_data_in_pipe_reg[1][53]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][53]">N1_acq_data_in_pipe_reg[0][53]</A>);


<P> --N1_acq_data_in_pipe_reg[0][52] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][52]">N1_acq_data_in_pipe_reg[0][52]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[52]">B1_acq_data_in_reg[52]</A>);


<P> --V142_dffs[58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]
<P> --register power-up is low

<P><A NAME="V142_dffs[58]">V142_dffs[58]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L59">V142L59</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L58 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~57
<P><A NAME="V142L58">V142L58</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[58]">V142_dffs[58]</A>, <A HREF="#KB1_ram_block1a57">KB1_ram_block1a57</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][56]">N1_acq_data_in_pipe_reg[3][56]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][56]">N1_acq_data_in_pipe_reg[2][56]</A>);


<P> --N1_acq_data_in_pipe_reg[2][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][55]">N1_acq_data_in_pipe_reg[2][55]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][55]">N1_acq_data_in_pipe_reg[1][55]</A>);


<P> --N1_acq_data_in_pipe_reg[1][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][54]">N1_acq_data_in_pipe_reg[1][54]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][54]">N1_acq_data_in_pipe_reg[0][54]</A>);


<P> --N1_acq_data_in_pipe_reg[0][53] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][53]">N1_acq_data_in_pipe_reg[0][53]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[53]">B1_acq_data_in_reg[53]</A>);


<P> --V142_dffs[59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]
<P> --register power-up is low

<P><A NAME="V142_dffs[59]">V142_dffs[59]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L60">V142L60</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L59 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~58
<P><A NAME="V142L59">V142L59</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[59]">V142_dffs[59]</A>, <A HREF="#KB1_ram_block1a58">KB1_ram_block1a58</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][57]">N1_acq_data_in_pipe_reg[3][57]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][57]">N1_acq_data_in_pipe_reg[2][57]</A>);


<P> --N1_acq_data_in_pipe_reg[2][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][56]">N1_acq_data_in_pipe_reg[2][56]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][56]">N1_acq_data_in_pipe_reg[1][56]</A>);


<P> --N1_acq_data_in_pipe_reg[1][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][55]">N1_acq_data_in_pipe_reg[1][55]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][55]">N1_acq_data_in_pipe_reg[0][55]</A>);


<P> --N1_acq_data_in_pipe_reg[0][54] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][54]">N1_acq_data_in_pipe_reg[0][54]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[54]">B1_acq_data_in_reg[54]</A>);


<P> --V142_dffs[60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]
<P> --register power-up is low

<P><A NAME="V142_dffs[60]">V142_dffs[60]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L61">V142L61</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L60 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~59
<P><A NAME="V142L60">V142L60</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[60]">V142_dffs[60]</A>, <A HREF="#KB1_ram_block1a59">KB1_ram_block1a59</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][58]">N1_acq_data_in_pipe_reg[3][58]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][58]">N1_acq_data_in_pipe_reg[2][58]</A>);


<P> --N1_acq_data_in_pipe_reg[2][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][57]">N1_acq_data_in_pipe_reg[2][57]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][57]">N1_acq_data_in_pipe_reg[1][57]</A>);


<P> --N1_acq_data_in_pipe_reg[1][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][56]">N1_acq_data_in_pipe_reg[1][56]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][56]">N1_acq_data_in_pipe_reg[0][56]</A>);


<P> --N1_acq_data_in_pipe_reg[0][55] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][55]">N1_acq_data_in_pipe_reg[0][55]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[55]">B1_acq_data_in_reg[55]</A>);


<P> --V142_dffs[61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]
<P> --register power-up is low

<P><A NAME="V142_dffs[61]">V142_dffs[61]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L62">V142L62</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L61 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~60
<P><A NAME="V142L61">V142L61</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[61]">V142_dffs[61]</A>, <A HREF="#KB1_ram_block1a60">KB1_ram_block1a60</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][59]">N1_acq_data_in_pipe_reg[3][59]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][59]">N1_acq_data_in_pipe_reg[2][59]</A>);


<P> --N1_acq_data_in_pipe_reg[2][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][58]">N1_acq_data_in_pipe_reg[2][58]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][58]">N1_acq_data_in_pipe_reg[1][58]</A>);


<P> --N1_acq_data_in_pipe_reg[1][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][57]">N1_acq_data_in_pipe_reg[1][57]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][57]">N1_acq_data_in_pipe_reg[0][57]</A>);


<P> --N1_acq_data_in_pipe_reg[0][56] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][56]">N1_acq_data_in_pipe_reg[0][56]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[56]">B1_acq_data_in_reg[56]</A>);


<P> --V142_dffs[62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]
<P> --register power-up is low

<P><A NAME="V142_dffs[62]">V142_dffs[62]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L63">V142L63</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L62 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~61
<P><A NAME="V142L62">V142L62</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[62]">V142_dffs[62]</A>, <A HREF="#KB1_ram_block1a61">KB1_ram_block1a61</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][60]">N1_acq_data_in_pipe_reg[3][60]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][60]">N1_acq_data_in_pipe_reg[2][60]</A>);


<P> --N1_acq_data_in_pipe_reg[2][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][59]">N1_acq_data_in_pipe_reg[2][59]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][59]">N1_acq_data_in_pipe_reg[1][59]</A>);


<P> --N1_acq_data_in_pipe_reg[1][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][58]">N1_acq_data_in_pipe_reg[1][58]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][58]">N1_acq_data_in_pipe_reg[0][58]</A>);


<P> --N1_acq_data_in_pipe_reg[0][57] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][57]">N1_acq_data_in_pipe_reg[0][57]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[57]">B1_acq_data_in_reg[57]</A>);


<P> --V142_dffs[63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]
<P> --register power-up is low

<P><A NAME="V142_dffs[63]">V142_dffs[63]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L64">V142L64</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L63 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~62
<P><A NAME="V142L63">V142L63</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[63]">V142_dffs[63]</A>, <A HREF="#KB1_ram_block1a62">KB1_ram_block1a62</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][61]">N1_acq_data_in_pipe_reg[3][61]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][61]">N1_acq_data_in_pipe_reg[2][61]</A>);


<P> --N1_acq_data_in_pipe_reg[2][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][60]">N1_acq_data_in_pipe_reg[2][60]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][60]">N1_acq_data_in_pipe_reg[1][60]</A>);


<P> --N1_acq_data_in_pipe_reg[1][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][59]">N1_acq_data_in_pipe_reg[1][59]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][59]">N1_acq_data_in_pipe_reg[0][59]</A>);


<P> --N1_acq_data_in_pipe_reg[0][58] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][58]">N1_acq_data_in_pipe_reg[0][58]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[58]">B1_acq_data_in_reg[58]</A>);


<P> --V142_dffs[64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]
<P> --register power-up is low

<P><A NAME="V142_dffs[64]">V142_dffs[64]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L65">V142L65</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L64 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~63
<P><A NAME="V142L64">V142L64</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[64]">V142_dffs[64]</A>, <A HREF="#KB1_ram_block1a63">KB1_ram_block1a63</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][62]">N1_acq_data_in_pipe_reg[3][62]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][62]">N1_acq_data_in_pipe_reg[2][62]</A>);


<P> --N1_acq_data_in_pipe_reg[2][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][61]">N1_acq_data_in_pipe_reg[2][61]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][61]">N1_acq_data_in_pipe_reg[1][61]</A>);


<P> --N1_acq_data_in_pipe_reg[1][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][60]">N1_acq_data_in_pipe_reg[1][60]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][60]">N1_acq_data_in_pipe_reg[0][60]</A>);


<P> --N1_acq_data_in_pipe_reg[0][59] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][59]">N1_acq_data_in_pipe_reg[0][59]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[59]">B1_acq_data_in_reg[59]</A>);


<P> --V142_dffs[65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]
<P> --register power-up is low

<P><A NAME="V142_dffs[65]">V142_dffs[65]</A> = AMPP_FUNCTION(<A HREF="#B1_raw_tck">B1_raw_tck</A>, <A HREF="#V142L66">V142L66</A>, !<A HREF="#N1_reset_all">N1_reset_all</A>);


<P> --V142L65 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~64
<P><A NAME="V142L65">V142L65</A> = AMPP_FUNCTION(<A HREF="#V142_dffs[65]">V142_dffs[65]</A>, <A HREF="#KB1_ram_block1a64">KB1_ram_block1a64</A>, <A HREF="#P1L8">P1L8</A>);


<P> --N1_acq_data_in_pipe_reg[3][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][63]">N1_acq_data_in_pipe_reg[3][63]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][63]">N1_acq_data_in_pipe_reg[2][63]</A>);


<P> --N1_acq_data_in_pipe_reg[2][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][62]">N1_acq_data_in_pipe_reg[2][62]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][62]">N1_acq_data_in_pipe_reg[1][62]</A>);


<P> --N1_acq_data_in_pipe_reg[1][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][61]">N1_acq_data_in_pipe_reg[1][61]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][61]">N1_acq_data_in_pipe_reg[0][61]</A>);


<P> --N1_acq_data_in_pipe_reg[0][60] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][60]">N1_acq_data_in_pipe_reg[0][60]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[60]">B1_acq_data_in_reg[60]</A>);


<P> --V142L66 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~65
<P><A NAME="V142L66">V142L66</A> = AMPP_FUNCTION(<A HREF="#P1L8">P1L8</A>, <A HREF="#KB1_ram_block1a65">KB1_ram_block1a65</A>);


<P> --N1_acq_data_in_pipe_reg[3][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][64]">N1_acq_data_in_pipe_reg[3][64]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][64]">N1_acq_data_in_pipe_reg[2][64]</A>);


<P> --N1_acq_data_in_pipe_reg[2][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][63]">N1_acq_data_in_pipe_reg[2][63]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][63]">N1_acq_data_in_pipe_reg[1][63]</A>);


<P> --N1_acq_data_in_pipe_reg[1][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][62]">N1_acq_data_in_pipe_reg[1][62]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][62]">N1_acq_data_in_pipe_reg[0][62]</A>);


<P> --N1_acq_data_in_pipe_reg[0][61] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][61]">N1_acq_data_in_pipe_reg[0][61]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[61]">B1_acq_data_in_reg[61]</A>);


<P> --N1_acq_data_in_pipe_reg[3][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[3][65]">N1_acq_data_in_pipe_reg[3][65]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[2][65]">N1_acq_data_in_pipe_reg[2][65]</A>);


<P> --N1_acq_data_in_pipe_reg[2][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][64]">N1_acq_data_in_pipe_reg[2][64]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][64]">N1_acq_data_in_pipe_reg[1][64]</A>);


<P> --N1_acq_data_in_pipe_reg[1][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][63]">N1_acq_data_in_pipe_reg[1][63]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][63]">N1_acq_data_in_pipe_reg[0][63]</A>);


<P> --N1_acq_data_in_pipe_reg[0][62] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][62]">N1_acq_data_in_pipe_reg[0][62]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[62]">B1_acq_data_in_reg[62]</A>);


<P> --N1_acq_data_in_pipe_reg[2][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[2][65]">N1_acq_data_in_pipe_reg[2][65]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[1][65]">N1_acq_data_in_pipe_reg[1][65]</A>);


<P> --N1_acq_data_in_pipe_reg[1][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][64]">N1_acq_data_in_pipe_reg[1][64]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][64]">N1_acq_data_in_pipe_reg[0][64]</A>);


<P> --N1_acq_data_in_pipe_reg[0][63] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][63]">N1_acq_data_in_pipe_reg[0][63]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[63]">B1_acq_data_in_reg[63]</A>);


<P> --N1_acq_data_in_pipe_reg[1][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[1][65]">N1_acq_data_in_pipe_reg[1][65]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#N1_acq_data_in_pipe_reg[0][65]">N1_acq_data_in_pipe_reg[0][65]</A>);


<P> --N1_acq_data_in_pipe_reg[0][64] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][64]">N1_acq_data_in_pipe_reg[0][64]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[64]">B1_acq_data_in_reg[64]</A>);


<P> --N1_acq_data_in_pipe_reg[0][65] is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]
<P> --register power-up is low

<P><A NAME="N1_acq_data_in_pipe_reg[0][65]">N1_acq_data_in_pipe_reg[0][65]</A> = AMPP_FUNCTION(<A HREF="#B1_acq_clk">B1_acq_clk</A>, <A HREF="#B1_acq_data_in_reg[65]">B1_acq_data_in_reg[65]</A>);


<P> --W1L127 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3
<P><A NAME="W1L127">W1L127</A> = AMPP_FUNCTION(<A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>, <A HREF="#W1L122">W1L122</A>, <A HREF="#W1_\buffer_manager:base_address[0]">W1_\buffer_manager:base_address[0]</A>, <A HREF="#W1L198">W1L198</A>);


<P> --T1L13 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~8
<P><A NAME="T1L13">T1L13</A> = AMPP_FUNCTION(<A HREF="#T1_word_counter[1]">T1_word_counter[1]</A>, <A HREF="#T1_word_counter[0]">T1_word_counter[0]</A>, <A HREF="#T1L5">T1L5</A>, <A HREF="#T1_word_counter[2]">T1_word_counter[2]</A>);


<P> --W1L124 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4
<P><A NAME="W1L124">W1L124</A> = AMPP_FUNCTION(<A HREF="#N1_run">N1_run</A>, <A HREF="#N1_condition_delay_reg[3]">N1_condition_delay_reg[3]</A>, <A HREF="#W1L197">W1L197</A>);


<P> --RB1L12 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|WideAnd0~7
<P><A NAME="RB1L12">RB1L12</A> = AMPP_FUNCTION(<A HREF="#V132_dffs[0]">V132_dffs[0]</A>, <A HREF="#RB5L1">RB5L1</A>, <A HREF="#RB4L6">RB4L6</A>, <A HREF="#RB1L11">RB1L11</A>);


<P> --RB1L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|Mux0~1
<P><A NAME="RB1L2">RB1L2</A> = AMPP_FUNCTION(<A HREF="#V82_dffs[1]">V82_dffs[1]</A>, <A HREF="#RB1_WideAnd0">RB1_WideAnd0</A>, <A HREF="#V82_dffs[0]">V82_dffs[0]</A>, <A HREF="#RB1L1">RB1L1</A>);


<P> --RB1L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|Mux0~2
<P><A NAME="RB1L3">RB1L3</A> = AMPP_FUNCTION(<A HREF="#V82_dffs[1]">V82_dffs[1]</A>, <A HREF="#RB1L2">RB1L2</A>, <A HREF="#V82_dffs[2]">V82_dffs[2]</A>, <A HREF="#RB1L5">RB1L5</A>);


<P> --RB1L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|Mux0~3
<P><A NAME="RB1L4">RB1L4</A> = AMPP_FUNCTION(<A HREF="#V82_dffs[1]">V82_dffs[1]</A>, <A HREF="#V82_dffs[0]">V82_dffs[0]</A>, <A HREF="#RB1L24">RB1L24</A>, <A HREF="#RB6L3">RB6L3</A>);


<P> --RB1L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_1|Mux0~4
<P><A NAME="RB1L5">RB1L5</A> = AMPP_FUNCTION(<A HREF="#V82_dffs[1]">V82_dffs[1]</A>, <A HREF="#RB1L4">RB1L4</A>, <A HREF="#V82_dffs[0]">V82_dffs[0]</A>, <A HREF="#V82_dffs[2]">V82_dffs[2]</A>);


<P> --RB4L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~4
<P><A NAME="RB4L5">RB4L5</A> = AMPP_FUNCTION(<A HREF="#V50_dffs[2]">V50_dffs[2]</A>, <A HREF="#RB4L4">RB4L4</A>, <A HREF="#RB4L3">RB4L3</A>, <A HREF="#V50_dffs[1]">V50_dffs[1]</A>);


<P> --RB4L6 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_151|Mux0~5
<P><A NAME="RB4L6">RB4L6</A> = AMPP_FUNCTION(<A HREF="#V50_dffs[2]">V50_dffs[2]</A>, <A HREF="#RB4L5">RB4L5</A>, <A HREF="#RB4L2">RB4L2</A>, <A HREF="#V50_dffs[0]">V50_dffs[0]</A>);


<P> --RB2L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|Mux0~1
<P><A NAME="RB2L2">RB2L2</A> = AMPP_FUNCTION(<A HREF="#V92_dffs[1]">V92_dffs[1]</A>, <A HREF="#RB2_WideAnd0">RB2_WideAnd0</A>, <A HREF="#V92_dffs[0]">V92_dffs[0]</A>, <A HREF="#RB2L1">RB2L1</A>);


<P> --RB2L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|Mux0~2
<P><A NAME="RB2L3">RB2L3</A> = AMPP_FUNCTION(<A HREF="#V92_dffs[1]">V92_dffs[1]</A>, <A HREF="#RB2L2">RB2L2</A>, <A HREF="#V92_dffs[2]">V92_dffs[2]</A>, <A HREF="#RB2L5">RB2L5</A>);


<P> --RB2L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|Mux0~3
<P><A NAME="RB2L4">RB2L4</A> = AMPP_FUNCTION(<A HREF="#V92_dffs[1]">V92_dffs[1]</A>, <A HREF="#V92_dffs[0]">V92_dffs[0]</A>, <A HREF="#RB2L12">RB2L12</A>, <A HREF="#RB2L11">RB2L11</A>);


<P> --RB2L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_10|Mux0~4
<P><A NAME="RB2L5">RB2L5</A> = AMPP_FUNCTION(<A HREF="#V92_dffs[1]">V92_dffs[1]</A>, <A HREF="#RB2L4">RB2L4</A>, <A HREF="#V92_dffs[0]">V92_dffs[0]</A>, <A HREF="#V92_dffs[2]">V92_dffs[2]</A>);


<P> --RB6L2 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|Mux0~1
<P><A NAME="RB6L2">RB6L2</A> = AMPP_FUNCTION(<A HREF="#V26_dffs[1]">V26_dffs[1]</A>, <A HREF="#RB6_WideAnd0">RB6_WideAnd0</A>, <A HREF="#V26_dffs[0]">V26_dffs[0]</A>, <A HREF="#RB6L1">RB6L1</A>);


<P> --RB6L3 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|Mux0~2
<P><A NAME="RB6L3">RB6L3</A> = AMPP_FUNCTION(<A HREF="#V26_dffs[1]">V26_dffs[1]</A>, <A HREF="#RB6L2">RB6L2</A>, <A HREF="#V26_dffs[2]">V26_dffs[2]</A>, <A HREF="#RB6L5">RB6L5</A>);


<P> --RB6L4 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|Mux0~3
<P><A NAME="RB6L4">RB6L4</A> = AMPP_FUNCTION(<A HREF="#V26_dffs[1]">V26_dffs[1]</A>, <A HREF="#V26_dffs[0]">V26_dffs[0]</A>, <A HREF="#RB6L36">RB6L36</A>, <A HREF="#RB6L31">RB6L31</A>);


<P> --RB6L5 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_orn:auto_generated|sld_reserved_RESDMAC_ReSDMAC_1_79ee:mgl_prim1|sld_alt_reduction:unary_36|Mux0~4
<P><A NAME="RB6L5">RB6L5</A> = AMPP_FUNCTION(<A HREF="#V26_dffs[1]">V26_dffs[1]</A>, <A HREF="#RB6L4">RB6L4</A>, <A HREF="#V26_dffs[0]">V26_dffs[0]</A>, <A HREF="#V26_dffs[2]">V26_dffs[2]</A>);


<P> --W1L131 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3
<P><A NAME="W1L131">W1L131</A> = AMPP_FUNCTION(<A HREF="#W1_final_trigger_set">W1_final_trigger_set</A>, <A HREF="#W1L122">W1L122</A>, <A HREF="#W1L129">W1L129</A>, <A HREF="#W1L128">W1L128</A>);


<P> --W1L132 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~4
<P><A NAME="W1L132">W1L132</A> = AMPP_FUNCTION(<A HREF="#W1L130">W1L130</A>, <A HREF="#W1L131">W1L131</A>, <A HREF="#W1L198">W1L198</A>, <A HREF="#W1_\buffer_manager:is_buffer_wrapped">W1_\buffer_manager:is_buffer_wrapped</A>);


<P> --N1L283 is sld_signaltap:ReSDMAC|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~0
<P><A NAME="N1L283">N1L283</A> = AMPP_FUNCTION(<A HREF="#W1_\buffer_manager:done">W1_\buffer_manager:done</A>);


<P> --B1L557 is sld_signaltap:ReSDMAC|~GND
<P><A NAME="B1L557">B1L557</A> = GND;


<P> --B1L558 is sld_signaltap:ReSDMAC|~VCC
<P><A NAME="B1L558">B1L558</A> = VCC;


</body></html>