Greetings, fellow VLSI enthusiasts! 
I'm Sai kumar perumalla, VLSI enthusiast, engaging in RTL design with Verilog HDL using Intel's Quartus Prime 17.1 and ModelSim for synthesis and simulation.
