{
  "processor": "Matsushita MN601",
  "manufacturer": "Matsushita",
  "year": 1978,
  "schema_version": "1.0",
  "source": "MN601 datasheet, Matsushita microNova-compatible microprocessor documentation",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "16-bit add (Nova-style)"},
    {"mnemonic": "SUB", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Subtract"},
    {"mnemonic": "AND", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical AND"},
    {"mnemonic": "INC", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Increment"},
    {"mnemonic": "NEG", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Negate"},
    {"mnemonic": "COM", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Complement"},
    {"mnemonic": "MOV", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "SWAP", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Swap bytes in word"},
    {"mnemonic": "SHL", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Shift left"},
    {"mnemonic": "SHR", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Shift right"},
    {"mnemonic": "ROL", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Rotate left"},
    {"mnemonic": "ROR", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Rotate right"},
    {"mnemonic": "LD", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load word from memory"},
    {"mnemonic": "ST", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store word to memory"},
    {"mnemonic": "LDA", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load absolute"},
    {"mnemonic": "STA", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store absolute"},
    {"mnemonic": "LDX", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed"},
    {"mnemonic": "STX", "bytes": 2, "cycles": 4, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed"},
    {"mnemonic": "LDI", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load indirect"},
    {"mnemonic": "STI", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store indirect"},
    {"mnemonic": "JMP", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JSR", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 2, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "SKZ", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip if zero"},
    {"mnemonic": "SKNZ", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip if not zero"},
    {"mnemonic": "SKC", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip if carry"},
    {"mnemonic": "SKNC", "bytes": 2, "cycles": 4, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Skip if no carry"},
    {"mnemonic": "ISZ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Increment and skip if zero"},
    {"mnemonic": "DSZ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Decrement and skip if zero"},
    {"mnemonic": "PUSH", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "DIA", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Data in from device A bus"},
    {"mnemonic": "DOA", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Data out to device A bus"},
    {"mnemonic": "DIB", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Data in from device B bus"},
    {"mnemonic": "DOB", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Data out to device B bus"},
    {"mnemonic": "INTA", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Interrupt acknowledge"},
    {"mnemonic": "MSKO", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Mask out (set interrupt mask)"},
    {"mnemonic": "HALT", "bytes": 2, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "NOP", "bytes": 2, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
