INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_2/sim/floating_point_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_1/sim/floating_point_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_3/sim/floating_point_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floating_point_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/axi_dpe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dpe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/umer-javed/Pictures/upload/project_simulation/project_simulation.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
