Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: bram_hlsm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bram_hlsm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bram_hlsm"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : bram_hlsm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../Lab4_new"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/Lab4_new/lab4/bram_hlsm.vhd" in Library work.
Entity <bram_hlsm> compiled.
Entity <bram_hlsm> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <bram_hlsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <bram_hlsm> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <WADDR> in unit <bram_hlsm> has a constant value of 00000 during circuit operation. The register is replaced by logic.
Entity <bram_hlsm> analyzed. Unit <bram_hlsm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bram_hlsm>.
    Related source file is "//thayerfs/d36937q/network_digitaldesign/DigitalDesign/Lab4_new/lab4/bram_hlsm.vhd".
    Register <W_CLR> equivalent to <E_LIGHT> has been removed
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK25                     (rising_edge)        |
    | Power Up State     | hold                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <R_CLR>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <F_LIGHT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_LIGHT>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <R_LD>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <W_EN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <R_EN>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <TX_START_TICK>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <TX_DATA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <R_TC>.
    Found 5-bit updown counter for signal <RADDR>.
    Found 1-bit register for signal <W_TC>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <bram_hlsm> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit updown counter                                  : 1
# Registers                                            : 2
 1-bit register                                        : 2
# Latches                                              : 8
 1-bit latch                                           : 7
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PS/FSM> on signal <PS[1:10]> with one-hot encoding.
-------------------------
 State     | Encoding
-------------------------
 hold      | 0000000001
 bwrite    | 0000000100
 full      | 0000001000
 pre_dump  | 0000000010
 pre_fifo  | 0000010000
 fifo_dump | 0001000000
 lifo_dump | 0000100000
 lifo_wait | 1000000000
 fifo_wait | 0010000000
 empty     | 0100000000
-------------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block R_CLR.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block R_LD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R_TC hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block E_LIGHT.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch W_TC hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block F_LIGHT.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 5-bit updown counter                                  : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Latches                                              : 8
 1-bit latch                                           : 7
 8-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch R_TC hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch W_TC hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R_CLR hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch R_LD hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch E_LIGHT hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch F_LIGHT hinder the constant cleaning in the block bram_hlsm.
   You should achieve better results by setting this init to 1.

Optimizing unit <bram_hlsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bram_hlsm, actual ratio is 3.
Latch E_LIGHT has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bram_hlsm.ngr
Top Level Output File Name         : bram_hlsm
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 51

Cell Usage :
# BELS                             : 50
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 16
#      LUT2_L                      : 1
#      LUT3                        : 6
#      LUT3_L                      : 2
#      LUT4                        : 20
#      LUT4_L                      : 2
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FD                          : 6
#      FDE                         : 2
#      FDRE                        : 5
#      FDS                         : 2
#      FDSE                        : 2
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 20
#      OBUF                        : 30
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       29  out of    960     3%  
 Number of Slice Flip Flops:             22  out of   1920     1%  
 Number of 4 input LUTs:                 48  out of   1920     2%  
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of     83    61%  
    IOB Flip Flops:                      11
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
CLK25                                        | BUFGP                  | 17    |
TX_START_TICK_or0000(TX_START_TICK_or00001:O)| NONE(*)(TX_START_TICK) | 1     |
R_EN_mux0000(R_EN_mux00001:O)                | NONE(*)(R_EN)          | 1     |
W_EN_or0000(W_EN_or00001:O)                  | NONE(*)(W_EN)          | 1     |
PS_FSM_FFd9                                  | NONE(R_LD)             | 1     |
PS_FSM_FFd2                                  | NONE(E_LIGHT)          | 2     |
PS_FSM_FFd7                                  | NONE(F_LIGHT)          | 1     |
PS_FSM_FFd6                                  | NONE(R_CLR)            | 1     |
TX_DATA_or0000(TX_DATA_or00001:O)            | NONE(*)(TX_DATA_0)     | 8     |
---------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.146ns (Maximum Frequency: 241.196MHz)
   Minimum input arrival time before clock: 4.241ns
   Maximum output required time after clock: 6.196ns
   Maximum combinational path delay: 6.140ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK25'
  Clock period: 4.146ns (frequency: 241.196MHz)
  Total number of paths / destination ports: 71 / 23
-------------------------------------------------------------------------
Delay:               4.146ns (Levels of Logic = 2)
  Source:            RADDR_0 (FF)
  Destination:       RADDR_0 (FF)
  Source Clock:      CLK25 rising
  Destination Clock: CLK25 rising

  Data Path: RADDR_0 to RADDR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.855  RADDR_0 (RADDR_0)
     LUT3_L:I2->LO         1   0.704   0.104  RADDR_not00011_SW0 (N17)
     LUT4:I3->O            5   0.704   0.633  RADDR_not00011 (RADDR_not0001)
     FDRE:CE                   0.555          RADDR_0
    ----------------------------------------
    Total                      4.146ns (2.554ns logic, 1.592ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TX_START_TICK_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.992ns (Levels of Logic = 2)
  Source:            RX_DONE_TICK (PAD)
  Destination:       TX_START_TICK (LATCH)
  Destination Clock: TX_START_TICK_or0000 falling

  Data Path: RX_DONE_TICK to TX_START_TICK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  RX_DONE_TICK_IBUF (RX_DONE_TICK_IBUF)
     LUT3:I0->O            1   0.704   0.000  TX_START_TICK_mux00001 (TX_START_TICK_mux0000)
     LD:D                      0.308          TX_START_TICK
    ----------------------------------------
    Total                      2.992ns (2.230ns logic, 0.762ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK25'
  Total number of paths / destination ports: 19 / 15
-------------------------------------------------------------------------
Offset:              4.241ns (Levels of Logic = 3)
  Source:            ORDER (PAD)
  Destination:       RADDR_4 (FF)
  Destination Clock: CLK25 rising

  Data Path: ORDER to RADDR_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  ORDER_IBUF (ORDER_IBUF)
     LUT4:I0->O            1   0.704   0.424  Result<4>_SW1 (N11)
     LUT4:I3->O            1   0.704   0.000  Result<4> (Result<4>)
     FDRE:D                    0.308          RADDR_4
    ----------------------------------------
    Total                      4.241ns (2.934ns logic, 1.307ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'TX_DATA_or0000'
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 2)
  Source:            DOUTA<0> (PAD)
  Destination:       TX_DATA_0 (LATCH)
  Destination Clock: TX_DATA_or0000 falling

  Data Path: DOUTA<0> to TX_DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  DOUTA_0_IBUF (DOUTA_0_IBUF)
     LUT4:I0->O            1   0.704   0.000  TX_DATA_mux0000<0>1 (TX_DATA_mux0000<0>)
     LD:D                      0.308          TX_DATA_0
    ----------------------------------------
    Total                      2.825ns (2.230ns logic, 0.595ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TX_START_TICK_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            TX_START_TICK (LATCH)
  Destination:       TX_START_TICK (PAD)
  Source Clock:      TX_START_TICK_or0000 falling

  Data Path: TX_START_TICK to TX_START_TICK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  TX_START_TICK (TX_START_TICK_OBUF)
     OBUF:I->O                 3.272          TX_START_TICK_OBUF (TX_START_TICK)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PS_FSM_FFd7'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            F_LIGHT (LATCH)
  Destination:       F_LIGHT (PAD)
  Source Clock:      PS_FSM_FFd7 falling

  Data Path: F_LIGHT to F_LIGHT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  F_LIGHT (F_LIGHT_OBUF)
     OBUF:I->O                 3.272          F_LIGHT_OBUF (F_LIGHT)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PS_FSM_FFd2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            E_LIGHT_1 (LATCH)
  Destination:       E_LIGHT (PAD)
  Source Clock:      PS_FSM_FFd2 falling

  Data Path: E_LIGHT_1 to E_LIGHT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  E_LIGHT_1 (E_LIGHT_1)
     OBUF:I->O                 3.272          E_LIGHT_OBUF (E_LIGHT)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK25'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              6.196ns (Levels of Logic = 2)
  Source:            PS_FSM_FFd8 (FF)
  Destination:       DINA<7> (PAD)
  Source Clock:      CLK25 rising

  Data Path: PS_FSM_FFd8 to DINA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.591   1.209  PS_FSM_FFd8 (PS_FSM_FFd8)
     LUT2:I0->O            1   0.704   0.420  DINA<7>1 (DINA_7_OBUF)
     OBUF:I->O                 3.272          DINA_7_OBUF (DINA<7>)
    ----------------------------------------
    Total                      6.196ns (4.567ns logic, 1.629ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'TX_DATA_or0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            TX_DATA_7 (LATCH)
  Destination:       TX_DATA<7> (PAD)
  Source Clock:      TX_DATA_or0000 falling

  Data Path: TX_DATA_7 to TX_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  TX_DATA_7 (TX_DATA_7)
     OBUF:I->O                 3.272          TX_DATA_7_OBUF (TX_DATA<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.140ns (Levels of Logic = 3)
  Source:            RX_DATA<7> (PAD)
  Destination:       DINA<7> (PAD)

  Data Path: RX_DATA<7> to DINA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  RX_DATA_7_IBUF (RX_DATA_7_IBUF)
     LUT2:I1->O            1   0.704   0.420  DINA<7>1 (DINA_7_OBUF)
     OBUF:I->O                 3.272          DINA_7_OBUF (DINA<7>)
    ----------------------------------------
    Total                      6.140ns (5.194ns logic, 0.946ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.19 secs
 
--> 

Total memory usage is 262128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    6 (   0 filtered)

