Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon May  1 23:38:31 2023
| Host         : LAPTOP-OF4B8OJA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_test_control_sets_placed.rpt
| Design       : display_test
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              49 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------+------------------------+------------------+----------------+
|       Clock Signal       |   Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-------------------+------------------------+------------------+----------------+
|  dp/vgam/cv/inst/clk_out | dp/vgam/vc/cnt_v0 | dp/ss/css/cnt_reg[0]_0 |                5 |             11 |
|  dp/vgam/cv/inst/clk_out |                   | dp/ss/css/cnt_reg[0]_0 |                5 |             12 |
|  dp/ss/css/clk_out       |                   | dp/ss/css/cnt_reg[0]_0 |                8 |             18 |
|  clk_IBUF                |                   | dp/ss/css/cnt_reg[0]_0 |                4 |             19 |
+--------------------------+-------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 11     |                     1 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


