#! /data/data/com.termux/files/usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/system.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/data/data/com.termux/files/usr/lib/ivl/va_math.vpi";
S_0xb4000078a526a000 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -11;
P_0xb4000078a520a480 .param/l "DURATION" 1 2 19, +C4<00000000000000000010011100010000>;
v0xb4000078a5238fa0_0 .var "next_queue_add_i", 1 0;
v0xb4000078a5239040_0 .var "next_queue_add_ip1", 1 0;
v0xb4000078a52390e0_0 .net "next_queue_sub_i", 1 0, L_0xb4000078a5239720;  1 drivers
v0xb4000078a5239180_0 .var "next_queue_sub_i_expected", 1 0;
v0xb4000078a5239220_0 .var "next_tail_add", 2 0;
v0xb4000078a52392c0_0 .var "pos_lvl", 1 0;
v0xb4000078a5239360_0 .net "shift_i", 0 0, L_0xb4000078a5231e00;  1 drivers
v0xb4000078a5239400_0 .var "shift_i_expected", 0 0;
v0xb4000078a52394a0_0 .var "shift_im1", 0 0;
S_0xb4000078a526a780 .scope task, "check_ans" "check_ans" 2 33, 2 33 0, S_0xb4000078a526a000;
 .timescale -9 -11;
TD_testbench.check_ans ;
    %load/vec4 v0xb4000078a52390e0_0;
    %load/vec4 v0xb4000078a5239180_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 36 "$display", "ERROR: next_queue_sub_i mismatch!" {0 0 0};
    %vpi_call 2 37 "$display", "expected: %b", v0xb4000078a5239180_0 {0 0 0};
    %vpi_call 2 38 "$display", "got:      %b", v0xb4000078a52390e0_0 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
T_0.0 ;
    %load/vec4 v0xb4000078a5239360_0;
    %load/vec4 v0xb4000078a5239400_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 42 "$display", "ERROR: shift_i mismatch!" {0 0 0};
    %vpi_call 2 43 "$display", "expected: %b", v0xb4000078a5239400_0 {0 0 0};
    %vpi_call 2 44 "$display", "got:      %b", v0xb4000078a5239360_0 {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
T_0.2 ;
    %end;
S_0xb4000078a526a900 .scope module, "uut" "lvl_i_logic" 2 22, 3 1 0, S_0xb4000078a526a000;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "next_queue_add_i";
    .port_info 1 /INPUT 2 "next_queue_add_ip1";
    .port_info 2 /INPUT 3 "next_tail_add";
    .port_info 3 /INPUT 2 "pos_lvl";
    .port_info 4 /INPUT 1 "shift_im1";
    .port_info 5 /OUTPUT 2 "next_queue_sub_i";
    .port_info 6 /OUTPUT 1 "shift_i";
P_0xb4000078a5274180 .param/l "i" 0 3 1, +C4<00000000000000000000000000000001>;
L_0xb4000078a5231d90 .functor AND 1, L_0xb4000078a52395e0, L_0xb4000078a5239680, C4<1>, C4<1>;
L_0xb4000078a5231e00 .functor OR 1, v0xb4000078a52394a0_0, L_0xb4000078a5231d90, C4<0>, C4<0>;
v0xb4000078a5238780_0 .net *"_ivl_0", 31 0, L_0xb4000078a5239540;  1 drivers
v0xb4000078a5238820_0 .net *"_ivl_10", 0 0, L_0xb4000078a5231d90;  1 drivers
L_0xb4000078a52db0c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xb4000078a52388c0_0 .net *"_ivl_3", 28 0, L_0xb4000078a52db0c8;  1 drivers
L_0xb4000078a52db110 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xb4000078a5238960_0 .net/2u *"_ivl_4", 31 0, L_0xb4000078a52db110;  1 drivers
v0xb4000078a5238a00_0 .net *"_ivl_6", 0 0, L_0xb4000078a52395e0;  1 drivers
v0xb4000078a5238aa0_0 .net *"_ivl_8", 0 0, L_0xb4000078a5239680;  1 drivers
v0xb4000078a5238b40_0 .net "next_queue_add_i", 1 0, v0xb4000078a5238fa0_0;  1 drivers
v0xb4000078a5238be0_0 .net "next_queue_add_ip1", 1 0, v0xb4000078a5239040_0;  1 drivers
v0xb4000078a5238c80_0 .net "next_queue_sub_i", 1 0, L_0xb4000078a5239720;  alias, 1 drivers
v0xb4000078a5238d20_0 .net "next_tail_add", 2 0, v0xb4000078a5239220_0;  1 drivers
v0xb4000078a5238dc0_0 .net "pos_lvl", 1 0, v0xb4000078a52392c0_0;  1 drivers
v0xb4000078a5238e60_0 .net "shift_i", 0 0, L_0xb4000078a5231e00;  alias, 1 drivers
v0xb4000078a5238f00_0 .net "shift_im1", 0 0, v0xb4000078a52394a0_0;  1 drivers
L_0xb4000078a5239540 .concat [ 3 29 0 0], v0xb4000078a5239220_0, L_0xb4000078a52db0c8;
L_0xb4000078a52395e0 .cmp/gt 32, L_0xb4000078a5239540, L_0xb4000078a52db110;
L_0xb4000078a5239680 .cmp/eq 2, v0xb4000078a52392c0_0, v0xb4000078a5238fa0_0;
L_0xb4000078a5239720 .functor MUXZ 2, v0xb4000078a5238fa0_0, v0xb4000078a5239040_0, L_0xb4000078a5231e00, C4<>;
    .scope S_0xb4000078a526a000;
T_1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb4000078a5238fa0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a5239040_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb4000078a5239220_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a52392c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4000078a52394a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb4000078a5239180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4000078a5239400_0, 0, 1;
    %delay 1000, 0;
    %fork TD_testbench.check_ans, S_0xb4000078a526a780;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xb4000078a5238fa0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a5239040_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb4000078a5239220_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a52392c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4000078a52394a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a5239180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4000078a5239400_0, 0, 1;
    %delay 1000, 0;
    %fork TD_testbench.check_ans, S_0xb4000078a526a780;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a5238fa0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb4000078a5239040_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xb4000078a5239220_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xb4000078a52392c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4000078a52394a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb4000078a5239180_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb4000078a5239400_0, 0, 1;
    %delay 1000, 0;
    %fork TD_testbench.check_ans, S_0xb4000078a526a780;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb4000078a5238fa0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xb4000078a5239040_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb4000078a5239220_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb4000078a52392c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4000078a52394a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xb4000078a5239180_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4000078a5239400_0, 0, 1;
    %delay 1000, 0;
    %fork TD_testbench.check_ans, S_0xb4000078a526a780;
    %join;
    %end;
    .thread T_1;
    .scope S_0xb4000078a526a000;
T_2 ;
    %vpi_call 2 104 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 106 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb4000078a526a000 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 110 "$display", "Finished!" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lvl_i_logic/testbench.v";
    "lvl_i_logic/lvl_i_logic.v";
