Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 21 22:25:54 2023
| Host         : LAPTOP-1QF2NU10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Turbocode_top_timing_summary_routed.rpt -pb Turbocode_top_timing_summary_routed.pb -rpx Turbocode_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Turbocode_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/i_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_1/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/i_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/decoder_2/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TD/disassembler/out_3_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.008        0.000                      0                  551        0.176        0.000                      0                  551        3.500        0.000                       0                   224  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.008        0.000                      0                  551        0.176        0.000                      0                  551        3.500        0.000                       0                   224  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.596ns (34.022%)  route 3.095ns (65.978%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.492    10.096    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  TD/decoder_1/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.561    12.953    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  TD/decoder_1/data_out_reg[2]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.104    TD/decoder_1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.596ns (34.022%)  route 3.095ns (65.978%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.492    10.096    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X39Y25         FDRE                                         r  TD/decoder_1/data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.561    12.953    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  TD/decoder_1/data_out_reg[7]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y25         FDRE (Setup_fdre_C_CE)      -0.205    13.104    TD/decoder_1/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.104    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[0]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[1]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[3]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[4]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[5]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 TD/decoder_1/i_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.596ns (35.203%)  route 2.938ns (64.797%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.737     5.405    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X40Y25         FDSE                                         r  TD/decoder_1/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDSE (Prop_fdse_C_Q)         0.456     5.861 f  TD/decoder_1/i_reg[2]/Q
                         net (fo=8, routed)           1.116     6.977    TD/decoder_1/i_reg[2]_0
    SLICE_X43Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  TD/decoder_1/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.101    TD/decoder_1/i__carry_i_7__1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.651 r  TD/decoder_1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.651    TD/decoder_1/state0_inferred__0/i__carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.765 r  TD/decoder_1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.765    TD/decoder_1/state0_inferred__0/i__carry__0_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  TD/decoder_1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    TD/decoder_1/state0_inferred__0/i__carry__1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.993 r  TD/decoder_1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.488     9.481    TD/decoder_1/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.605 r  TD/decoder_1/data_out[7]_i_1/O
                         net (fo=8, routed)           0.334     9.939    TD/decoder_1/data_out[7]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.564    12.956    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[6]/C
                         clock pessimism              0.429    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.205    13.145    TD/decoder_1/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 TD/decoder_2/i_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_2/ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.596ns (35.353%)  route 2.918ns (64.647%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.957 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.738     5.406    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X39Y27         FDSE                                         r  TD/decoder_2/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.456     5.862 f  TD/decoder_2/i_reg[3]/Q
                         net (fo=6, routed)           0.985     6.847    TD/decoder_2/i_reg[3]_0
    SLICE_X37Y29         LUT2 (Prop_lut2_I1_O)        0.124     6.971 r  TD/decoder_2/i__carry_i_7__2/O
                         net (fo=1, routed)           0.000     6.971    TD/decoder_2/i__carry_i_7__2_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.522 r  TD/decoder_2/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    TD/decoder_2/state0_inferred__0/i__carry_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  TD/decoder_2/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.635    TD/decoder_2/state0_inferred__0/i__carry__0_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  TD/decoder_2/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.749    TD/decoder_2/state0_inferred__0/i__carry__1_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 f  TD/decoder_2/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.933     9.797    TD/decoder_2/state0_inferred__0/i__carry__2_n_0
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.124     9.921 r  TD/decoder_2/ready_out_i_1__0/O
                         net (fo=1, routed)           0.000     9.921    TD/decoder_2/ready_out_i_1__0_n_0
    SLICE_X41Y27         FDRE                                         r  TD/decoder_2/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.565    12.957    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  TD/decoder_2/ready_out_reg/C
                         clock pessimism              0.391    13.348    
                         clock uncertainty           -0.035    13.313    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.029    13.342    TD/decoder_2/ready_out_reg
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 TE/RSC1/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.640ns (38.418%)  route 2.629ns (61.582%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 12.959 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.744     5.412    TE/RSC1/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  TE/RSC1/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518     5.930 f  TE/RSC1/i_reg[0]/Q
                         net (fo=6, routed)           0.968     6.899    TE/RSC1/i_reg_n_0_[0]
    SLICE_X40Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.023 r  TE/RSC1/i__carry_i_8/O
                         net (fo=1, routed)           0.000     7.023    TE/RSC1/i__carry_i_8_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.555 r  TE/RSC1/state0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.555    TE/RSC1/state0_inferred__0/i__carry_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  TE/RSC1/state0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.669    TE/RSC1/state0_inferred__0/i__carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  TE/RSC1/state0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.783    TE/RSC1/state0_inferred__0/i__carry__1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.897 r  TE/RSC1/state0_inferred__0/i__carry__2/CO[3]
                         net (fo=36, routed)          1.041     8.937    TE/RSC1/state0_inferred__0/i__carry__2_n_0
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.124     9.061 r  TE/RSC1/data_out[14]_i_1/O
                         net (fo=8, routed)           0.620     9.681    TE/RSC1/data_out[14]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  TE/RSC1/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         1.567    12.959    TE/RSC1/clk_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  TE/RSC1/data_out_reg[0]/C
                         clock pessimism              0.428    13.387    
                         clock uncertainty           -0.035    13.352    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169    13.183    TE/RSC1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.582     1.494    TE/assemble/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  TE/assemble/data_assembled_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  TE/assemble/data_assembled_reg[6]/Q
                         net (fo=1, routed)           0.101     1.736    TD/disassembler/Q[6]
    SLICE_X38Y28         FDRE                                         r  TD/disassembler/out_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.849     2.008    TD/disassembler/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  TD/disassembler/out_3_reg[12]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.052     1.560    TD/disassembler/out_3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.585     1.497    TE/assemble/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  TE/assemble/data_assembled_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  TE/assemble/data_assembled_reg[15]/Q
                         net (fo=1, routed)           0.100     1.761    TD/disassembler/Q[15]
    SLICE_X41Y29         FDRE                                         r  TD/disassembler/out_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.852     2.011    TD/disassembler/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  TD/disassembler/out_2_reg[14]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.070     1.581    TD/disassembler/out_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 TE/RSC1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/assemble/data_assembled_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.584     1.496    TE/RSC1/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  TE/RSC1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  TE/RSC1/data_out_reg[2]/Q
                         net (fo=2, routed)           0.124     1.761    TE/assemble/data_assembled_reg[15]_0[1]
    SLICE_X37Y31         FDRE                                         r  TE/assemble/data_assembled_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.852     2.011    TE/assemble/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  TE/assemble/data_assembled_reg[9]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.070     1.581    TE/assemble/data_assembled_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 TE/RSC2/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.582     1.494    TE/RSC2/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  TE/RSC2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  TE/RSC2/data_out_reg[2]/Q
                         net (fo=2, routed)           0.121     1.755    TE/RSC2/Q[1]
    SLICE_X36Y28         FDRE                                         r  TE/RSC2/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.849     2.008    TE/RSC2/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  TE/RSC2/data_out_reg[4]/C
                         clock pessimism             -0.514     1.494    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.075     1.569    TE/RSC2/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 TE/RSC2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC2/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.180%)  route 0.134ns (41.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.557     1.469    TE/RSC2/clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  TE/RSC2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  TE/RSC2/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.134     1.743    TE/RSC2/state[1]
    SLICE_X33Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  TE/RSC2/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.788    TE/RSC2/data_out[0]_i_1__0_n_0
    SLICE_X33Y30         FDRE                                         r  TE/RSC2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.823     1.982    TE/RSC2/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  TE/RSC2/data_out_reg[0]/C
                         clock pessimism             -0.480     1.502    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.593    TE/RSC2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.587     1.499    TE/assemble/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  TE/assemble/data_assembled_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  TE/assemble/data_assembled_reg[10]/Q
                         net (fo=1, routed)           0.112     1.775    TD/disassembler/Q[10]
    SLICE_X43Y30         FDRE                                         r  TD/disassembler/out_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.853     2.012    TD/disassembler/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  TD/disassembler/out_2_reg[4]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.066     1.578    TD/disassembler/out_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 TE/assemble/data_assembled_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/disassembler/out_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.585     1.497    TE/assemble/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  TE/assemble/data_assembled_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  TE/assemble/data_assembled_reg[11]/Q
                         net (fo=1, routed)           0.116     1.777    TD/disassembler/Q[11]
    SLICE_X43Y29         FDRE                                         r  TD/disassembler/out_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.852     2.011    TD/disassembler/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  TD/disassembler/out_2_reg[6]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.070     1.580    TD/disassembler/out_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 TE/RSC1/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TE/RSC1/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.416%)  route 0.075ns (33.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.586     1.498    TE/RSC1/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  TE/RSC1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  TE/RSC1/data_out_reg[8]/Q
                         net (fo=2, routed)           0.075     1.721    TE/RSC1/Q[4]
    SLICE_X42Y30         FDRE                                         r  TE/RSC1/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.853     2.012    TE/RSC1/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  TE/RSC1/data_out_reg[10]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.022     1.520    TE/RSC1/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 TD/decoder_2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_2/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.284%)  route 0.114ns (44.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.582     1.494    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  TD/decoder_2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  TD/decoder_2/data_out_reg[0]/Q
                         net (fo=2, routed)           0.114     1.749    TD/decoder_2/Q[0]
    SLICE_X41Y26         FDRE                                         r  TD/decoder_2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.848     2.007    TD/decoder_2/clk_IBUF_BUFG
    SLICE_X41Y26         FDRE                                         r  TD/decoder_2/data_out_reg[1]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.047     1.541    TD/decoder_2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 TD/decoder_1/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TD/decoder_1/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.217%)  route 0.140ns (49.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.582     1.494    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  TD/decoder_1/data_out_reg[4]/Q
                         net (fo=3, routed)           0.140     1.775    TD/decoder_1/data_out_reg_n_0_[4]
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=223, routed)         0.848     2.007    TD/decoder_1/clk_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  TD/decoder_1/data_out_reg[5]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.071     1.565    TD/decoder_1/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y25    TD/check/led0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y25    TD/check/led1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y25    TD/check/led2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y27    TD/check/led3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y26    TD/decoder_1/data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y26    TD/decoder_1/data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y25    TD/decoder_1/data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y26    TD/decoder_1/data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y26    TD/decoder_1/data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y27    TD/check/led3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    TD/decoder_1/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    TD/decoder_1/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y29    TD/decoder_1/i_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y25    TD/check/led0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y25    TD/check/led0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    TD/check/led1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y25    TD/check/led1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    TD/check/led2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y25    TD/check/led2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y25    TD/decoder_1/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    TD/decoder_1/data_out_reg[3]/C



