// Seed: 1511201002
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2,
    input tri  id_3
);
  wire id_5;
  module_2(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wire id_3
    , id_6,
    input wor id_4
);
  wire id_7 = id_6;
  module_0(
      id_3, id_1, id_4, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
endmodule
