==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'kernel4.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.164 ; gain = 12.586 ; free physical = 96 ; free virtual = 217
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.164 ; gain = 12.586 ; free physical = 92 ; free virtual = 217
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.164 ; gain = 12.586 ; free physical = 84 ; free virtual = 216
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 325.164 ; gain = 12.586 ; free physical = 84 ; free virtual = 216
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 453.160 ; gain = 140.582 ; free physical = 63 ; free virtual = 196
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 453.160 ; gain = 140.582 ; free physical = 70 ; free virtual = 204
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kernel4' ...
@W [SYN-107] Renaming port name 'kernel4/array' to 'kernel4/array_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'kernel4' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.6 seconds; current allocated memory: 55.749 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 55.958 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kernel4' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kernel4/array_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'kernel4/index' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'kernel4/offset' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'kernel4' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'kernel4_mul_32s_32s_32_6' to 'kernel4_mul_32s_3bkb' due to the length limit 20
@I [RTGEN-100] Generating core module 'kernel4_mul_32s_3bkb': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'kernel4'.
@I [HLS-111]  Elapsed time: 0.07 seconds; current allocated memory: 56.323 MB.
@I [RTMG-282] Generating pipelined core: 'kernel4_mul_32s_3bkb_MulnS_0'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 453.160 ; gain = 140.582 ; free physical = 72 ; free virtual = 201
@I [SYSC-301] Generating SystemC RTL for kernel4.
@I [VHDL-304] Generating VHDL RTL for kernel4.
@I [VLOG-307] Generating Verilog RTL for kernel4.
@I [HLS-112] Total elapsed time: 3.97 seconds; peak allocated memory: 56.323 MB.
