// Seed: 4057036553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  always @(negedge id_2 or posedge id_2++) id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wand id_7
);
  wire id_9;
  assign id_5 = 1'b0 + id_6;
  assign id_0 = 1;
  wire id_10;
  assign id_9 = id_9;
  module_0(
      id_10, id_10, id_10, id_9
  ); id_11(
      id_6, id_3, id_2
  );
endmodule
