#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563acee5d8b0 .scope module, "ALU" "ALU" 2 200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero";
    .port_info 1 /OUTPUT 32 "ALUResult";
    .port_info 2 /OUTPUT 1 "C_out";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 32 "SrcA";
    .port_info 5 /INPUT 32 "SrcB";
o0x7f495447b378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x563acee98250 .functor NOT 32, o0x7f495447b378, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f495447b0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x563acee984e0 .functor AND 32, L_0x563acee98330, o0x7f495447b0a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x563acee985c0 .functor OR 32, L_0x563acee98330, o0x7f495447b0a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f495447b7c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x563acee8cc90_0 .net "ALUControl", 2 0, o0x7f495447b7c8;  0 drivers
v0x563acee8cd90_0 .net "ALUResult", 31 0, L_0x563aceea9830;  1 drivers
v0x563acee8ce50_0 .net "C_out", 0 0, L_0x563acee986a0;  1 drivers
v0x563acee8cf50_0 .net "N0", 31 0, L_0x563acee984e0;  1 drivers
v0x563acee8d020_0 .net "N1", 31 0, L_0x563acee985c0;  1 drivers
v0x563acee8d0c0_0 .net "N2", 31 0, L_0x563acee98790;  1 drivers
v0x563acee8d1b0_0 .net "N3", 31 0, L_0x563aceea9260;  1 drivers
v0x563acee8d250_0 .net "SrcA", 31 0, o0x7f495447b0a8;  0 drivers
v0x563acee8d320_0 .net "SrcB", 31 0, o0x7f495447b378;  0 drivers
v0x563acee8d480_0 .net "SrcB_not", 31 0, L_0x563acee98250;  1 drivers
v0x563acee8d550_0 .net "Zero", 0 0, L_0x563aceea9e90;  1 drivers
v0x563acee8d5f0_0 .net *"_ivl_11", 0 0, L_0x563aceea9060;  1 drivers
v0x563acee8d6b0_0 .net *"_ivl_12", 0 0, L_0x563aceea9190;  1 drivers
L_0x7f49544320f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee8d790_0 .net *"_ivl_17", 30 0, L_0x7f49544320f0;  1 drivers
L_0x7f4954432138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee8d870_0 .net/2u *"_ivl_20", 31 0, L_0x7f4954432138;  1 drivers
v0x563acee8d950_0 .net *"_ivl_22", 0 0, L_0x563aceea9bc0;  1 drivers
L_0x7f4954432180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563acee8da10_0 .net/2s *"_ivl_24", 1 0, L_0x7f4954432180;  1 drivers
L_0x7f49544321c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563acee8dc00_0 .net/2s *"_ivl_26", 1 0, L_0x7f49544321c8;  1 drivers
v0x563acee8dce0_0 .net *"_ivl_28", 1 0, L_0x563aceea9cb0;  1 drivers
v0x563acee8ddc0_0 .net "mux1_out", 31 0, L_0x563acee98330;  1 drivers
L_0x563acee983f0 .part o0x7f495447b7c8, 2, 1;
L_0x563aceea8f20 .part o0x7f495447b7c8, 2, 1;
L_0x563aceea9060 .part L_0x563acee98790, 31, 1;
L_0x563aceea9190 .concat [ 1 0 0 0], L_0x563aceea9060;
L_0x563aceea9260 .concat [ 1 31 0 0], L_0x563aceea9190, L_0x7f49544320f0;
L_0x563aceea9a50 .part o0x7f495447b7c8, 0, 2;
L_0x563aceea9bc0 .cmp/eq 32, L_0x563aceea9830, L_0x7f4954432138;
L_0x563aceea9cb0 .functor MUXZ 2, L_0x7f49544321c8, L_0x7f4954432180, L_0x563aceea9bc0, C4<>;
L_0x563aceea9e90 .part L_0x563aceea9cb0, 0, 1;
S_0x563acee2ade0 .scope module, "add1" "adder" 2 220, 2 127 0, S_0x563acee5d8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /OUTPUT 1 "C_out";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /INPUT 32 "SrcA";
    .port_info 4 /INPUT 32 "SrcB";
v0x563acee2afc0_0 .net "C_in", 0 0, L_0x563aceea8f20;  1 drivers
v0x563acee8ae30_0 .net "C_out", 0 0, L_0x563acee986a0;  alias, 1 drivers
v0x563acee8aef0_0 .net "SrcA", 31 0, L_0x563acee98330;  alias, 1 drivers
v0x563acee8afb0_0 .net "SrcB", 31 0, o0x7f495447b0a8;  alias, 0 drivers
v0x563acee8b090_0 .net "Y", 31 0, L_0x563acee98790;  alias, 1 drivers
L_0x7f4954432060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563acee8b1c0_0 .net *"_ivl_10", 0 0, L_0x7f4954432060;  1 drivers
v0x563acee8b2a0_0 .net *"_ivl_11", 32 0, L_0x563acee98af0;  1 drivers
v0x563acee8b380_0 .net *"_ivl_13", 32 0, L_0x563acee98ca0;  1 drivers
L_0x7f49544320a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee8b460_0 .net *"_ivl_16", 31 0, L_0x7f49544320a8;  1 drivers
v0x563acee8b540_0 .net *"_ivl_17", 32 0, L_0x563aceea8de0;  1 drivers
v0x563acee8b620_0 .net *"_ivl_3", 32 0, L_0x563acee98880;  1 drivers
L_0x7f4954432018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563acee8b700_0 .net *"_ivl_6", 0 0, L_0x7f4954432018;  1 drivers
v0x563acee8b7e0_0 .net *"_ivl_7", 32 0, L_0x563acee98990;  1 drivers
L_0x563acee986a0 .part L_0x563aceea8de0, 32, 1;
L_0x563acee98790 .part L_0x563aceea8de0, 0, 32;
L_0x563acee98880 .concat [ 32 1 0 0], L_0x563acee98330, L_0x7f4954432018;
L_0x563acee98990 .concat [ 32 1 0 0], o0x7f495447b0a8, L_0x7f4954432060;
L_0x563acee98af0 .arith/sum 33, L_0x563acee98880, L_0x563acee98990;
L_0x563acee98ca0 .concat [ 1 32 0 0], L_0x563aceea8f20, L_0x7f49544320a8;
L_0x563aceea8de0 .arith/sum 33, L_0x563acee98af0, L_0x563acee98ca0;
S_0x563acee8b960 .scope module, "mux1" "mux_2_32b" 2 213, 2 247 0, S_0x563acee5d8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
v0x563acee8bb80_0 .net "D0", 31 0, o0x7f495447b378;  alias, 0 drivers
v0x563acee8bc60_0 .net "D1", 31 0, L_0x563acee98250;  alias, 1 drivers
v0x563acee8bd40_0 .net "out", 31 0, L_0x563acee98330;  alias, 1 drivers
v0x563acee8bde0_0 .net "sel", 0 0, L_0x563acee983f0;  1 drivers
L_0x563acee98330 .functor MUXZ 32, o0x7f495447b378, L_0x563acee98250, L_0x563acee983f0, C4<>;
S_0x563acee8bf00 .scope module, "mux2" "mux_4_32b" 2 223, 2 258 0, S_0x563acee5d8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /INPUT 32 "D0";
    .port_info 3 /INPUT 32 "D1";
    .port_info 4 /INPUT 32 "D2";
    .port_info 5 /INPUT 32 "D3";
v0x563acee8c180_0 .net "D0", 31 0, L_0x563acee984e0;  alias, 1 drivers
v0x563acee8c260_0 .net "D1", 31 0, L_0x563acee985c0;  alias, 1 drivers
v0x563acee8c340_0 .net "D2", 31 0, L_0x563acee98790;  alias, 1 drivers
v0x563acee8c410_0 .net "D3", 31 0, L_0x563aceea9260;  alias, 1 drivers
v0x563acee8c4d0_0 .net *"_ivl_1", 0 0, L_0x563aceea93f0;  1 drivers
v0x563acee8c600_0 .net *"_ivl_3", 0 0, L_0x563aceea9490;  1 drivers
v0x563acee8c6e0_0 .net *"_ivl_4", 31 0, L_0x563aceea9580;  1 drivers
v0x563acee8c7c0_0 .net *"_ivl_7", 0 0, L_0x563aceea9670;  1 drivers
v0x563acee8c8a0_0 .net *"_ivl_8", 31 0, L_0x563aceea9740;  1 drivers
v0x563acee8ca10_0 .net "out", 31 0, L_0x563aceea9830;  alias, 1 drivers
v0x563acee8caf0_0 .net "sel", 1 0, L_0x563aceea9a50;  1 drivers
L_0x563aceea93f0 .part L_0x563aceea9a50, 1, 1;
L_0x563aceea9490 .part L_0x563aceea9a50, 0, 1;
L_0x563aceea9580 .functor MUXZ 32, L_0x563acee98790, L_0x563aceea9260, L_0x563aceea9490, C4<>;
L_0x563aceea9670 .part L_0x563aceea9a50, 0, 1;
L_0x563aceea9740 .functor MUXZ 32, L_0x563acee984e0, L_0x563acee985c0, L_0x563aceea9670, C4<>;
L_0x563aceea9830 .functor MUXZ 32, L_0x563aceea9740, L_0x563aceea9580, L_0x563aceea93f0, C4<>;
S_0x563acee73900 .scope module, "And" "And" 2 188;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f495447bac8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f495447baf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x563acee98b90 .functor AND 32, o0x7f495447bac8, o0x7f495447baf8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x563acee8df40_0 .net "SrcA", 31 0, o0x7f495447bac8;  0 drivers
v0x563acee8e040_0 .net "SrcB", 31 0, o0x7f495447baf8;  0 drivers
v0x563acee8e120_0 .net "Y", 31 0, L_0x563acee98b90;  1 drivers
S_0x563acee716d0 .scope module, "Dflipflop" "Dflipflop" 2 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /INPUT 1 "reset";
o0x7f495447bbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee8e280_0 .net "Clk", 0 0, o0x7f495447bbe8;  0 drivers
o0x7f495447bc18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee8e360_0 .net "D", 31 0, o0x7f495447bc18;  0 drivers
v0x563acee8e440_0 .var "Q", 31 0;
o0x7f495447bc78 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee8e530_0 .net "reset", 0 0, o0x7f495447bc78;  0 drivers
E_0x563acee33ce0 .event posedge, v0x563acee8e530_0, v0x563acee8e280_0;
S_0x563acee2d9c0 .scope module, "Instruction_memory" "Instruction_memory" 2 67;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0x563aceeaa160 .functor BUFZ 32, L_0x563aceea9f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x7f495447bd68 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x563acee8e6a0_0 .net "A", 5 0, o0x7f495447bd68;  0 drivers
v0x563acee8e7a0 .array "RAM", 0 63, 31 0;
v0x563acee8e860_0 .net "RD", 31 0, L_0x563aceeaa160;  1 drivers
v0x563acee8e920_0 .net *"_ivl_0", 31 0, L_0x563aceea9f80;  1 drivers
v0x563acee8ea00_0 .net *"_ivl_2", 7 0, L_0x563aceeaa020;  1 drivers
L_0x7f4954432210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563acee8eb30_0 .net *"_ivl_5", 1 0, L_0x7f4954432210;  1 drivers
L_0x563aceea9f80 .array/port v0x563acee8e7a0, L_0x563aceeaa020;
L_0x563aceeaa020 .concat [ 6 2 0 0], o0x7f495447bd68, L_0x7f4954432210;
S_0x563acee2db50 .scope module, "Or" "Or" 2 178;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Y";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
o0x7f495447beb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
o0x7f495447bee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x563aceeaa220 .functor OR 32, o0x7f495447beb8, o0x7f495447bee8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563acee8ec70_0 .net "SrcA", 31 0, o0x7f495447beb8;  0 drivers
v0x563acee8ed50_0 .net "SrcB", 31 0, o0x7f495447bee8;  0 drivers
v0x563acee8ee30_0 .net "Y", 31 0, L_0x563aceeaa220;  1 drivers
S_0x563acee31450 .scope module, "SignExtender" "SignExtender" 2 118;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v0x563acee8ef70_0 .net *"_ivl_1", 0 0, L_0x563aceeaa290;  1 drivers
v0x563acee8f050_0 .net *"_ivl_2", 15 0, L_0x563aceeaa360;  1 drivers
o0x7f495447c038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee8f130_0 .net "extend", 15 0, o0x7f495447c038;  0 drivers
v0x563acee8f220_0 .net "extended", 31 0, L_0x563aceeaa8c0;  1 drivers
L_0x563aceeaa290 .part o0x7f495447c038, 15, 1;
LS_0x563aceeaa360_0_0 .concat [ 1 1 1 1], L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290;
LS_0x563aceeaa360_0_4 .concat [ 1 1 1 1], L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290;
LS_0x563aceeaa360_0_8 .concat [ 1 1 1 1], L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290;
LS_0x563aceeaa360_0_12 .concat [ 1 1 1 1], L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290, L_0x563aceeaa290;
L_0x563aceeaa360 .concat [ 4 4 4 4], LS_0x563aceeaa360_0_0, LS_0x563aceeaa360_0_4, LS_0x563aceeaa360_0_8, LS_0x563aceeaa360_0_12;
L_0x563aceeaa8c0 .concat [ 16 16 0 0], o0x7f495447c038, L_0x563aceeaa360;
S_0x563acee315e0 .scope module, "controller" "controller" 2 300;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 1 "Zero";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "PCSrc";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
o0x7f495447c5d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x563aceeab210 .functor AND 1, L_0x563aceeaacd0, o0x7f495447c5d8, C4<1>, C4<1>;
v0x563acee90740_0 .net "ALUControl", 2 0, v0x563acee8f630_0;  1 drivers
v0x563acee90820_0 .net "ALUOp", 1 0, L_0x563aceeab0b0;  1 drivers
v0x563acee908c0_0 .net "ALUSrc", 0 0, L_0x563aceeaabe0;  1 drivers
v0x563acee90990_0 .net "Branch", 0 0, L_0x563aceeaacd0;  1 drivers
o0x7f495447c158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x563acee90a60_0 .net "Funct", 5 0, o0x7f495447c158;  0 drivers
v0x563acee90b50_0 .net "Jump", 0 0, L_0x563aceeaafc0;  1 drivers
v0x563acee90c20_0 .net "MemWrite", 0 0, L_0x563aceeaadf0;  1 drivers
v0x563acee90cf0_0 .net "MemtoReg", 0 0, L_0x563aceeaae90;  1 drivers
o0x7f495447c308 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x563acee90dc0_0 .net "Opcode", 5 0, o0x7f495447c308;  0 drivers
v0x563acee90f20_0 .net "PCSrc", 0 0, L_0x563aceeab210;  1 drivers
v0x563acee90fc0_0 .net "RegDst", 0 0, L_0x563aceeaaaa0;  1 drivers
v0x563acee91090_0 .net "RegWrite", 0 0, L_0x563aceeaa9b0;  1 drivers
v0x563acee91160_0 .net "Zero", 0 0, o0x7f495447c5d8;  0 drivers
S_0x563acee8f360 .scope module, "aludec1" "AluDecoder" 2 320, 2 151 0, S_0x563acee315e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "AluOP";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0x563acee8f630_0 .var "ALUControl", 2 0;
v0x563acee8f730_0 .net "AluOP", 1 0, L_0x563aceeab0b0;  alias, 1 drivers
v0x563acee8f810_0 .net "Funct", 5 0, o0x7f495447c158;  alias, 0 drivers
E_0x563acee8f5b0 .event edge, v0x563acee8f730_0, v0x563acee8f810_0;
S_0x563acee8f980 .scope module, "md1" "mainDecoder" 2 318, 2 273 0, S_0x563acee315e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "MemtoReg";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 2 "ALUOp";
v0x563acee8fcf0_0 .net "ALUOp", 1 0, L_0x563aceeab0b0;  alias, 1 drivers
v0x563acee8fe00_0 .net "ALUSrc", 0 0, L_0x563aceeaabe0;  alias, 1 drivers
v0x563acee8fea0_0 .net "Branch", 0 0, L_0x563aceeaacd0;  alias, 1 drivers
v0x563acee8ff70_0 .net "Jump", 0 0, L_0x563aceeaafc0;  alias, 1 drivers
v0x563acee90030_0 .net "MemWrite", 0 0, L_0x563aceeaadf0;  alias, 1 drivers
v0x563acee90140_0 .net "MemtoReg", 0 0, L_0x563aceeaae90;  alias, 1 drivers
v0x563acee90200_0 .net "Opcode", 5 0, o0x7f495447c308;  alias, 0 drivers
v0x563acee902e0_0 .net "RegDst", 0 0, L_0x563aceeaaaa0;  alias, 1 drivers
v0x563acee903a0_0 .net "RegWrite", 0 0, L_0x563aceeaa9b0;  alias, 1 drivers
v0x563acee90460_0 .net *"_ivl_10", 8 0, v0x563acee90540_0;  1 drivers
v0x563acee90540_0 .var "controls", 8 0;
E_0x563acee8fc90 .event edge, v0x563acee90200_0;
L_0x563aceeaa9b0 .part v0x563acee90540_0, 8, 1;
L_0x563aceeaaaa0 .part v0x563acee90540_0, 7, 1;
L_0x563aceeaabe0 .part v0x563acee90540_0, 6, 1;
L_0x563aceeaacd0 .part v0x563acee90540_0, 5, 1;
L_0x563aceeaadf0 .part v0x563acee90540_0, 4, 1;
L_0x563aceeaae90 .part v0x563acee90540_0, 3, 1;
L_0x563aceeaafc0 .part v0x563acee90540_0, 2, 1;
L_0x563aceeab0b0 .part v0x563acee90540_0, 0, 2;
S_0x563acede6cf0 .scope module, "data_memory" "data_memory" 2 88;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
o0x7f495447c818 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee915d0_0 .net "A", 31 0, o0x7f495447c818;  0 drivers
o0x7f495447c848 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee916d0_0 .net "Clk", 0 0, o0x7f495447c848;  0 drivers
v0x563acee91790_0 .var "RD", 31 0;
o0x7f495447c8a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee91880_0 .net "WD", 31 0, o0x7f495447c8a8;  0 drivers
o0x7f495447c8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee91960_0 .net "WE", 0 0, o0x7f495447c8d8;  0 drivers
v0x563acee91a20 .array "data", 0 63, 31 0;
E_0x563acee91300 .event posedge, v0x563acee916d0_0;
v0x563acee91a20_0 .array/port v0x563acee91a20, 0;
v0x563acee91a20_1 .array/port v0x563acee91a20, 1;
v0x563acee91a20_2 .array/port v0x563acee91a20, 2;
E_0x563acee91380/0 .event edge, v0x563acee915d0_0, v0x563acee91a20_0, v0x563acee91a20_1, v0x563acee91a20_2;
v0x563acee91a20_3 .array/port v0x563acee91a20, 3;
v0x563acee91a20_4 .array/port v0x563acee91a20, 4;
v0x563acee91a20_5 .array/port v0x563acee91a20, 5;
v0x563acee91a20_6 .array/port v0x563acee91a20, 6;
E_0x563acee91380/1 .event edge, v0x563acee91a20_3, v0x563acee91a20_4, v0x563acee91a20_5, v0x563acee91a20_6;
v0x563acee91a20_7 .array/port v0x563acee91a20, 7;
v0x563acee91a20_8 .array/port v0x563acee91a20, 8;
v0x563acee91a20_9 .array/port v0x563acee91a20, 9;
v0x563acee91a20_10 .array/port v0x563acee91a20, 10;
E_0x563acee91380/2 .event edge, v0x563acee91a20_7, v0x563acee91a20_8, v0x563acee91a20_9, v0x563acee91a20_10;
v0x563acee91a20_11 .array/port v0x563acee91a20, 11;
v0x563acee91a20_12 .array/port v0x563acee91a20, 12;
v0x563acee91a20_13 .array/port v0x563acee91a20, 13;
v0x563acee91a20_14 .array/port v0x563acee91a20, 14;
E_0x563acee91380/3 .event edge, v0x563acee91a20_11, v0x563acee91a20_12, v0x563acee91a20_13, v0x563acee91a20_14;
v0x563acee91a20_15 .array/port v0x563acee91a20, 15;
v0x563acee91a20_16 .array/port v0x563acee91a20, 16;
v0x563acee91a20_17 .array/port v0x563acee91a20, 17;
v0x563acee91a20_18 .array/port v0x563acee91a20, 18;
E_0x563acee91380/4 .event edge, v0x563acee91a20_15, v0x563acee91a20_16, v0x563acee91a20_17, v0x563acee91a20_18;
v0x563acee91a20_19 .array/port v0x563acee91a20, 19;
v0x563acee91a20_20 .array/port v0x563acee91a20, 20;
v0x563acee91a20_21 .array/port v0x563acee91a20, 21;
v0x563acee91a20_22 .array/port v0x563acee91a20, 22;
E_0x563acee91380/5 .event edge, v0x563acee91a20_19, v0x563acee91a20_20, v0x563acee91a20_21, v0x563acee91a20_22;
v0x563acee91a20_23 .array/port v0x563acee91a20, 23;
v0x563acee91a20_24 .array/port v0x563acee91a20, 24;
v0x563acee91a20_25 .array/port v0x563acee91a20, 25;
v0x563acee91a20_26 .array/port v0x563acee91a20, 26;
E_0x563acee91380/6 .event edge, v0x563acee91a20_23, v0x563acee91a20_24, v0x563acee91a20_25, v0x563acee91a20_26;
v0x563acee91a20_27 .array/port v0x563acee91a20, 27;
v0x563acee91a20_28 .array/port v0x563acee91a20, 28;
v0x563acee91a20_29 .array/port v0x563acee91a20, 29;
v0x563acee91a20_30 .array/port v0x563acee91a20, 30;
E_0x563acee91380/7 .event edge, v0x563acee91a20_27, v0x563acee91a20_28, v0x563acee91a20_29, v0x563acee91a20_30;
v0x563acee91a20_31 .array/port v0x563acee91a20, 31;
v0x563acee91a20_32 .array/port v0x563acee91a20, 32;
v0x563acee91a20_33 .array/port v0x563acee91a20, 33;
v0x563acee91a20_34 .array/port v0x563acee91a20, 34;
E_0x563acee91380/8 .event edge, v0x563acee91a20_31, v0x563acee91a20_32, v0x563acee91a20_33, v0x563acee91a20_34;
v0x563acee91a20_35 .array/port v0x563acee91a20, 35;
v0x563acee91a20_36 .array/port v0x563acee91a20, 36;
v0x563acee91a20_37 .array/port v0x563acee91a20, 37;
v0x563acee91a20_38 .array/port v0x563acee91a20, 38;
E_0x563acee91380/9 .event edge, v0x563acee91a20_35, v0x563acee91a20_36, v0x563acee91a20_37, v0x563acee91a20_38;
v0x563acee91a20_39 .array/port v0x563acee91a20, 39;
v0x563acee91a20_40 .array/port v0x563acee91a20, 40;
v0x563acee91a20_41 .array/port v0x563acee91a20, 41;
v0x563acee91a20_42 .array/port v0x563acee91a20, 42;
E_0x563acee91380/10 .event edge, v0x563acee91a20_39, v0x563acee91a20_40, v0x563acee91a20_41, v0x563acee91a20_42;
v0x563acee91a20_43 .array/port v0x563acee91a20, 43;
v0x563acee91a20_44 .array/port v0x563acee91a20, 44;
v0x563acee91a20_45 .array/port v0x563acee91a20, 45;
v0x563acee91a20_46 .array/port v0x563acee91a20, 46;
E_0x563acee91380/11 .event edge, v0x563acee91a20_43, v0x563acee91a20_44, v0x563acee91a20_45, v0x563acee91a20_46;
v0x563acee91a20_47 .array/port v0x563acee91a20, 47;
v0x563acee91a20_48 .array/port v0x563acee91a20, 48;
v0x563acee91a20_49 .array/port v0x563acee91a20, 49;
v0x563acee91a20_50 .array/port v0x563acee91a20, 50;
E_0x563acee91380/12 .event edge, v0x563acee91a20_47, v0x563acee91a20_48, v0x563acee91a20_49, v0x563acee91a20_50;
v0x563acee91a20_51 .array/port v0x563acee91a20, 51;
v0x563acee91a20_52 .array/port v0x563acee91a20, 52;
v0x563acee91a20_53 .array/port v0x563acee91a20, 53;
v0x563acee91a20_54 .array/port v0x563acee91a20, 54;
E_0x563acee91380/13 .event edge, v0x563acee91a20_51, v0x563acee91a20_52, v0x563acee91a20_53, v0x563acee91a20_54;
v0x563acee91a20_55 .array/port v0x563acee91a20, 55;
v0x563acee91a20_56 .array/port v0x563acee91a20, 56;
v0x563acee91a20_57 .array/port v0x563acee91a20, 57;
v0x563acee91a20_58 .array/port v0x563acee91a20, 58;
E_0x563acee91380/14 .event edge, v0x563acee91a20_55, v0x563acee91a20_56, v0x563acee91a20_57, v0x563acee91a20_58;
v0x563acee91a20_59 .array/port v0x563acee91a20, 59;
v0x563acee91a20_60 .array/port v0x563acee91a20, 60;
v0x563acee91a20_61 .array/port v0x563acee91a20, 61;
v0x563acee91a20_62 .array/port v0x563acee91a20, 62;
E_0x563acee91380/15 .event edge, v0x563acee91a20_59, v0x563acee91a20_60, v0x563acee91a20_61, v0x563acee91a20_62;
v0x563acee91a20_63 .array/port v0x563acee91a20, 63;
E_0x563acee91380/16 .event edge, v0x563acee91a20_63;
E_0x563acee91380 .event/or E_0x563acee91380/0, E_0x563acee91380/1, E_0x563acee91380/2, E_0x563acee91380/3, E_0x563acee91380/4, E_0x563acee91380/5, E_0x563acee91380/6, E_0x563acee91380/7, E_0x563acee91380/8, E_0x563acee91380/9, E_0x563acee91380/10, E_0x563acee91380/11, E_0x563acee91380/12, E_0x563acee91380/13, E_0x563acee91380/14, E_0x563acee91380/15, E_0x563acee91380/16;
S_0x563acede6e80 .scope module, "flopr" "flopr" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x563acede7010 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001000>;
o0x7f495447d5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee92400_0 .net "Clk", 0 0, o0x7f495447d5f8;  0 drivers
o0x7f495447d628 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee924e0_0 .net "Reset", 0 0, o0x7f495447d628;  0 drivers
o0x7f495447d658 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563acee925a0_0 .net "d", 7 0, o0x7f495447d658;  0 drivers
v0x563acee92660_0 .var "q", 7 0;
E_0x563acee92380 .event posedge, v0x563acee924e0_0, v0x563acee92400_0;
S_0x563acee269d0 .scope module, "hazard_unit_tb" "hazard_unit_tb" 3 5;
 .timescale 0 0;
v0x563acee94fa0_0 .var "BranchD", 0 0;
v0x563acee95060_0 .net "FlushE", 0 0, v0x563acee92ea0_0;  1 drivers
v0x563acee95130_0 .net "ForwardAD", 0 0, v0x563acee92f60_0;  1 drivers
v0x563acee95230_0 .net "ForwardAE", 1 0, v0x563acee93000_0;  1 drivers
v0x563acee95300_0 .net "ForwardBD", 0 0, v0x563acee930e0_0;  1 drivers
v0x563acee953a0_0 .net "ForwardBE", 1 0, v0x563acee931f0_0;  1 drivers
v0x563acee95470_0 .var "MemtoRegE", 0 0;
v0x563acee95540_0 .var "MemtoRegM", 0 0;
v0x563acee95610_0 .var "RegWriteE", 0 0;
v0x563acee956e0_0 .var "RegWriteM", 0 0;
v0x563acee957b0_0 .var "RegWriteW", 0 0;
v0x563acee95880_0 .var "RsD", 4 0;
v0x563acee95950_0 .var "RsE", 4 0;
v0x563acee95a20_0 .var "RtD", 4 0;
v0x563acee95af0_0 .var "RtE", 4 0;
v0x563acee95bc0_0 .net "StallD", 0 0, v0x563acee93aa0_0;  1 drivers
v0x563acee95c90_0 .net "StallF", 0 0, v0x563acee93b60_0;  1 drivers
v0x563acee95d60_0 .var "WriteRegE", 4 0;
v0x563acee95e30_0 .var "WriteRegM", 4 0;
v0x563acee95f00_0 .var "WriteRegW", 4 0;
S_0x563acee927f0 .scope module, "dut" "hazard_unit" 3 24, 2 339 0, S_0x563acee269d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD";
    .port_info 1 /INPUT 5 "RsD";
    .port_info 2 /INPUT 5 "RtD";
    .port_info 3 /INPUT 5 "RsE";
    .port_info 4 /INPUT 5 "RtE";
    .port_info 5 /INPUT 5 "WriteRegE";
    .port_info 6 /INPUT 5 "WriteRegM";
    .port_info 7 /INPUT 1 "MemtoRegE";
    .port_info 8 /INPUT 1 "RegWriteE";
    .port_info 9 /INPUT 1 "MemtoRegM";
    .port_info 10 /INPUT 1 "RegWriteM";
    .port_info 11 /INPUT 5 "WriteRegW";
    .port_info 12 /INPUT 1 "RegWriteW";
    .port_info 13 /OUTPUT 1 "StallF";
    .port_info 14 /OUTPUT 1 "StallD";
    .port_info 15 /OUTPUT 1 "ForwardAD";
    .port_info 16 /OUTPUT 1 "ForwardBD";
    .port_info 17 /OUTPUT 1 "FlushE";
    .port_info 18 /OUTPUT 2 "ForwardAE";
    .port_info 19 /OUTPUT 2 "ForwardBE";
L_0x563aceeab280 .functor AND 1, v0x563acee94fa0_0, v0x563acee95610_0, C4<1>, C4<1>;
L_0x563aceeab5c0 .functor OR 1, L_0x563aceeab390, L_0x563aceeab4d0, C4<0>, C4<0>;
L_0x563aceeab6d0 .functor AND 1, L_0x563aceeab280, L_0x563aceeab5c0, C4<1>, C4<1>;
L_0x563aceeab7e0 .functor AND 1, v0x563acee94fa0_0, v0x563acee95540_0, C4<1>, C4<1>;
L_0x563aceeaba30 .functor OR 1, L_0x563aceeab8a0, L_0x563aceeab990, C4<0>, C4<0>;
L_0x563aceeabb40 .functor AND 1, L_0x563aceeab7e0, L_0x563aceeaba30, C4<1>, C4<1>;
L_0x563aceeabc90 .functor OR 1, L_0x563aceeab6d0, L_0x563aceeabb40, C4<0>, C4<0>;
L_0x563aceeabfb0 .functor OR 1, L_0x563aceeabda0, L_0x563aceeabe40, C4<0>, C4<0>;
L_0x563aceeac0c0 .functor AND 1, L_0x563aceeabfb0, v0x563acee95470_0, C4<1>, C4<1>;
v0x563acee92de0_0 .net "BranchD", 0 0, v0x563acee94fa0_0;  1 drivers
v0x563acee92ea0_0 .var "FlushE", 0 0;
v0x563acee92f60_0 .var "ForwardAD", 0 0;
v0x563acee93000_0 .var "ForwardAE", 1 0;
v0x563acee930e0_0 .var "ForwardBD", 0 0;
v0x563acee931f0_0 .var "ForwardBE", 1 0;
v0x563acee932d0_0 .net "MemtoRegE", 0 0, v0x563acee95470_0;  1 drivers
v0x563acee93390_0 .net "MemtoRegM", 0 0, v0x563acee95540_0;  1 drivers
v0x563acee93450_0 .net "RegWriteE", 0 0, v0x563acee95610_0;  1 drivers
v0x563acee935a0_0 .net "RegWriteM", 0 0, v0x563acee956e0_0;  1 drivers
v0x563acee93660_0 .net "RegWriteW", 0 0, v0x563acee957b0_0;  1 drivers
v0x563acee93720_0 .net "RsD", 4 0, v0x563acee95880_0;  1 drivers
v0x563acee93800_0 .net "RsE", 4 0, v0x563acee95950_0;  1 drivers
v0x563acee938e0_0 .net "RtD", 4 0, v0x563acee95a20_0;  1 drivers
v0x563acee939c0_0 .net "RtE", 4 0, v0x563acee95af0_0;  1 drivers
v0x563acee93aa0_0 .var "StallD", 0 0;
v0x563acee93b60_0 .var "StallF", 0 0;
v0x563acee93d30_0 .net "WriteRegE", 4 0, v0x563acee95d60_0;  1 drivers
v0x563acee93e10_0 .net "WriteRegM", 4 0, v0x563acee95e30_0;  1 drivers
v0x563acee93ef0_0 .net "WriteRegW", 4 0, v0x563acee95f00_0;  1 drivers
v0x563acee93fd0_0 .net *"_ivl_1", 0 0, L_0x563aceeab280;  1 drivers
v0x563acee94090_0 .net *"_ivl_11", 0 0, L_0x563aceeab7e0;  1 drivers
v0x563acee94150_0 .net *"_ivl_12", 0 0, L_0x563aceeab8a0;  1 drivers
v0x563acee94210_0 .net *"_ivl_14", 0 0, L_0x563aceeab990;  1 drivers
v0x563acee942d0_0 .net *"_ivl_17", 0 0, L_0x563aceeaba30;  1 drivers
v0x563acee94390_0 .net *"_ivl_19", 0 0, L_0x563aceeabb40;  1 drivers
v0x563acee94450_0 .net *"_ivl_2", 0 0, L_0x563aceeab390;  1 drivers
v0x563acee94510_0 .net *"_ivl_22", 0 0, L_0x563aceeabda0;  1 drivers
v0x563acee945d0_0 .net *"_ivl_24", 0 0, L_0x563aceeabe40;  1 drivers
v0x563acee94690_0 .net *"_ivl_27", 0 0, L_0x563aceeabfb0;  1 drivers
v0x563acee94750_0 .net *"_ivl_4", 0 0, L_0x563aceeab4d0;  1 drivers
v0x563acee94810_0 .net *"_ivl_7", 0 0, L_0x563aceeab5c0;  1 drivers
v0x563acee948d0_0 .net *"_ivl_9", 0 0, L_0x563aceeab6d0;  1 drivers
v0x563acee94ba0_0 .net "branchstall", 0 0, L_0x563aceeabc90;  1 drivers
v0x563acee94c60_0 .net "lwstall", 0 0, L_0x563aceeac0c0;  1 drivers
E_0x563acee92be0 .event edge, v0x563acee93720_0, v0x563acee93e10_0, v0x563acee935a0_0, v0x563acee938e0_0;
E_0x563acee92c70 .event edge, v0x563acee94c60_0, v0x563acee94ba0_0;
E_0x563acee92cd0/0 .event edge, v0x563acee939c0_0, v0x563acee93e10_0, v0x563acee935a0_0, v0x563acee93ef0_0;
E_0x563acee92cd0/1 .event edge, v0x563acee93660_0;
E_0x563acee92cd0 .event/or E_0x563acee92cd0/0, E_0x563acee92cd0/1;
E_0x563acee92d40/0 .event edge, v0x563acee93800_0, v0x563acee93e10_0, v0x563acee935a0_0, v0x563acee93ef0_0;
E_0x563acee92d40/1 .event edge, v0x563acee93660_0;
E_0x563acee92d40 .event/or E_0x563acee92d40/0, E_0x563acee92d40/1;
L_0x563aceeab390 .cmp/eq 5, v0x563acee95d60_0, v0x563acee95880_0;
L_0x563aceeab4d0 .cmp/eq 5, v0x563acee95d60_0, v0x563acee95a20_0;
L_0x563aceeab8a0 .cmp/eq 5, v0x563acee95e30_0, v0x563acee95880_0;
L_0x563aceeab990 .cmp/eq 5, v0x563acee95e30_0, v0x563acee95a20_0;
L_0x563aceeabda0 .cmp/eq 5, v0x563acee95880_0, v0x563acee95af0_0;
L_0x563aceeabe40 .cmp/eq 5, v0x563acee95a20_0, v0x563acee95af0_0;
S_0x563acee26b60 .scope module, "mux2" "mux2" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0x563acee2dce0 .param/l "WIDTH" 0 2 29, +C4<00000000000000000000000000001000>;
o0x7f495447e1c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563acee95fd0_0 .net "d0", 7 0, o0x7f495447e1c8;  0 drivers
o0x7f495447e1f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563acee96070_0 .net "d1", 7 0, o0x7f495447e1f8;  0 drivers
o0x7f495447e228 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee96110_0 .net "s", 0 0, o0x7f495447e228;  0 drivers
v0x563acee961e0_0 .net "y", 7 0, L_0x563aceeac1d0;  1 drivers
L_0x563aceeac1d0 .functor MUXZ 8, o0x7f495447e1c8, o0x7f495447e1f8, o0x7f495447e228, C4<>;
S_0x563acee30170 .scope module, "mux_2_5b" "mux_2_5b" 2 427;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 5 "D0";
    .port_info 3 /INPUT 5 "D1";
o0x7f495447e348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563acee962b0_0 .net "D0", 4 0, o0x7f495447e348;  0 drivers
o0x7f495447e378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563acee96390_0 .net "D1", 4 0, o0x7f495447e378;  0 drivers
v0x563acee96470_0 .net "out", 4 0, L_0x563aceeac270;  1 drivers
o0x7f495447e3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee96530_0 .net "sel", 0 0, o0x7f495447e3d8;  0 drivers
L_0x563aceeac270 .functor MUXZ 5, o0x7f495447e348, o0x7f495447e378, o0x7f495447e3d8, C4<>;
S_0x563acee30370 .scope module, "registerFile" "registerFile" 2 44;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
o0x7f495447e4c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563acee96720_0 .net "A1", 4 0, o0x7f495447e4c8;  0 drivers
o0x7f495447e4f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563acee96820_0 .net "A2", 4 0, o0x7f495447e4f8;  0 drivers
o0x7f495447e528 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x563acee96900_0 .net "A3", 4 0, o0x7f495447e528;  0 drivers
o0x7f495447e558 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee969c0_0 .net "Clk", 0 0, o0x7f495447e558;  0 drivers
v0x563acee96a80_0 .net "RD1", 31 0, L_0x563aceeac7e0;  1 drivers
v0x563acee96b60_0 .net "RD2", 31 0, L_0x563aceeace60;  1 drivers
o0x7f495447e5e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee96c40_0 .net "WD3", 31 0, o0x7f495447e5e8;  0 drivers
o0x7f495447e618 .functor BUFZ 1, C4<z>; HiZ drive
v0x563acee96d20_0 .net "WE3", 0 0, o0x7f495447e618;  0 drivers
v0x563acee96de0_0 .net *"_ivl_0", 31 0, L_0x563aceeac310;  1 drivers
v0x563acee96ec0_0 .net *"_ivl_10", 6 0, L_0x563aceeac620;  1 drivers
L_0x7f49544322e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563acee96fa0_0 .net *"_ivl_13", 1 0, L_0x7f49544322e8;  1 drivers
L_0x7f4954432330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97080_0 .net/2u *"_ivl_14", 31 0, L_0x7f4954432330;  1 drivers
v0x563acee97160_0 .net *"_ivl_18", 31 0, L_0x563aceeac970;  1 drivers
L_0x7f4954432378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97240_0 .net *"_ivl_21", 26 0, L_0x7f4954432378;  1 drivers
L_0x7f49544323c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97320_0 .net/2u *"_ivl_22", 31 0, L_0x7f49544323c0;  1 drivers
v0x563acee97400_0 .net *"_ivl_24", 0 0, L_0x563aceeacaa0;  1 drivers
v0x563acee974c0_0 .net *"_ivl_26", 31 0, L_0x563aceeacbe0;  1 drivers
v0x563acee976b0_0 .net *"_ivl_28", 6 0, L_0x563aceeaccd0;  1 drivers
L_0x7f4954432258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97790_0 .net *"_ivl_3", 26 0, L_0x7f4954432258;  1 drivers
L_0x7f4954432408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563acee97870_0 .net *"_ivl_31", 1 0, L_0x7f4954432408;  1 drivers
L_0x7f4954432450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97950_0 .net/2u *"_ivl_32", 31 0, L_0x7f4954432450;  1 drivers
L_0x7f49544322a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563acee97a30_0 .net/2u *"_ivl_4", 31 0, L_0x7f49544322a0;  1 drivers
v0x563acee97b10_0 .net *"_ivl_6", 0 0, L_0x563aceeac490;  1 drivers
v0x563acee97bd0_0 .net *"_ivl_8", 31 0, L_0x563aceeac580;  1 drivers
v0x563acee97cb0 .array "internal_mem", 0 31, 31 0;
E_0x563acee966a0 .event posedge, v0x563acee969c0_0;
L_0x563aceeac310 .concat [ 5 27 0 0], o0x7f495447e4c8, L_0x7f4954432258;
L_0x563aceeac490 .cmp/ne 32, L_0x563aceeac310, L_0x7f49544322a0;
L_0x563aceeac580 .array/port v0x563acee97cb0, L_0x563aceeac620;
L_0x563aceeac620 .concat [ 5 2 0 0], o0x7f495447e4c8, L_0x7f49544322e8;
L_0x563aceeac7e0 .functor MUXZ 32, L_0x7f4954432330, L_0x563aceeac580, L_0x563aceeac490, C4<>;
L_0x563aceeac970 .concat [ 5 27 0 0], o0x7f495447e4f8, L_0x7f4954432378;
L_0x563aceeacaa0 .cmp/ne 32, L_0x563aceeac970, L_0x7f49544323c0;
L_0x563aceeacbe0 .array/port v0x563acee97cb0, L_0x563aceeaccd0;
L_0x563aceeaccd0 .concat [ 5 2 0 0], o0x7f495447e4f8, L_0x7f4954432408;
L_0x563aceeace60 .functor MUXZ 32, L_0x7f4954432450, L_0x563aceeacbe0, L_0x563aceeacaa0, C4<>;
S_0x563acee2ac50 .scope module, "shift_left_2" "shift_left_2" 2 237;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "shifted_out";
    .port_info 1 /INPUT 32 "shift_in";
v0x563acee97e70_0 .net *"_ivl_2", 29 0, L_0x563aceead000;  1 drivers
L_0x7f4954432498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563acee97f70_0 .net *"_ivl_4", 1 0, L_0x7f4954432498;  1 drivers
o0x7f495447eb28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563acee98050_0 .net "shift_in", 31 0, o0x7f495447eb28;  0 drivers
v0x563acee98110_0 .net "shifted_out", 31 0, L_0x563aceead1b0;  1 drivers
L_0x563aceead000 .part o0x7f495447eb28, 0, 30;
L_0x563aceead1b0 .concat [ 2 30 0 0], L_0x7f4954432498, L_0x563aceead000;
    .scope S_0x563acee716d0;
T_0 ;
    %wait E_0x563acee33ce0;
    %load/vec4 v0x563acee8e530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563acee8e440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563acee8e360_0;
    %assign/vec4 v0x563acee8e440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563acee2d9c0;
T_1 ;
    %vpi_call 2 75 "$readmemh", "memfile.dat", v0x563acee8e7a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x563acee8f980;
T_2 ;
    %wait E_0x563acee8fc90;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x563acee90200_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x563acee90540_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x563acee90540_0, 0;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563acee8f360;
T_3 ;
    %wait E_0x563acee8f5b0;
    %load/vec4 v0x563acee8f730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %load/vec4 v0x563acee8f810_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.3;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x563acee8f630_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563acede6cf0;
T_4 ;
    %wait E_0x563acee91380;
    %load/vec4 v0x563acee915d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x563acee91a20, 4;
    %assign/vec4 v0x563acee91790_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563acede6cf0;
T_5 ;
    %wait E_0x563acee91300;
    %load/vec4 v0x563acee91960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x563acee91880_0;
    %load/vec4 v0x563acee915d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563acee91a20, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563acede6e80;
T_6 ;
    %wait E_0x563acee92380;
    %load/vec4 v0x563acee924e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563acee92660_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563acee925a0_0;
    %assign/vec4 v0x563acee92660_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563acee927f0;
T_7 ;
    %wait E_0x563acee92d40;
    %load/vec4 v0x563acee93800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee93800_0;
    %load/vec4 v0x563acee93e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee935a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563acee93000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563acee93800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee93800_0;
    %load/vec4 v0x563acee93ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee93660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563acee93000_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563acee93000_0, 0, 2;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563acee927f0;
T_8 ;
    %wait E_0x563acee92cd0;
    %load/vec4 v0x563acee939c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee939c0_0;
    %load/vec4 v0x563acee93e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee935a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563acee931f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563acee939c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee939c0_0;
    %load/vec4 v0x563acee93ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee93660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563acee931f0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563acee931f0_0, 0, 2;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563acee927f0;
T_9 ;
    %wait E_0x563acee92c70;
    %load/vec4 v0x563acee94c60_0;
    %load/vec4 v0x563acee94ba0_0;
    %or;
    %assign/vec4 v0x563acee93aa0_0, 0;
    %load/vec4 v0x563acee94c60_0;
    %load/vec4 v0x563acee94ba0_0;
    %or;
    %assign/vec4 v0x563acee93b60_0, 0;
    %load/vec4 v0x563acee94c60_0;
    %load/vec4 v0x563acee94ba0_0;
    %or;
    %assign/vec4 v0x563acee92ea0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563acee927f0;
T_10 ;
    %wait E_0x563acee92be0;
    %load/vec4 v0x563acee93720_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee93720_0;
    %load/vec4 v0x563acee93e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee935a0_0;
    %and;
    %assign/vec4 v0x563acee92f60_0, 0;
    %load/vec4 v0x563acee938e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x563acee938e0_0;
    %load/vec4 v0x563acee93e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563acee935a0_0;
    %and;
    %assign/vec4 v0x563acee930e0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563acee269d0;
T_11 ;
    %vpi_call 3 19 "$display", "Starting hazard tb test" {0 0 0};
    %vpi_call 3 20 "$dumpfile", "hazard_tb.vcd" {0 0 0};
    %vpi_call 3 21 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x563acee269d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563acee94fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563acee95610_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x563acee95d60_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x563acee95880_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x563acee95af0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x563acee95880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563acee95470_0, 0;
    %delay 10, 0;
    %vpi_call 3 164 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x563acee30370;
T_13 ;
    %wait E_0x563acee966a0;
    %load/vec4 v0x563acee96d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x563acee96c40_0;
    %load/vec4 v0x563acee96900_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563acee97cb0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./MIPS_Single_Cycle.v";
    "Hazard_Unit_tb.v";
