// Seed: 2265089993
module module_0 (
    input  wand id_0,
    output tri1 id_1,
    input  wand id_2,
    input  wor  id_3,
    input  tri1 id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  assign module_1.id_4 = 0;
  logic id_17;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  wire  id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_5
  );
endmodule
