{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764949575662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764949575663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  5 10:46:15 2025 " "Processing started: Fri Dec  5 10:46:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764949575663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764949575663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE287-Final-Project -c ECE287-Final-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE287-Final-Project -c ECE287-Final-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764949575663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764949575897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764949575897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.v " "Can't analyze file -- file main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764949579934 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ECE287-Final-Project.v " "Can't analyze file -- file ECE287-Final-Project.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764949579935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764949579943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764949579943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764949579944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764949579944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764949579962 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_r topmodule.v(12) " "Output port \"vga_r\" at topmodule.v(12) has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764949579964 "|topmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_g topmodule.v(13) " "Output port \"vga_g\" at topmodule.v(13) has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764949579965 "|topmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_b topmodule.v(15) " "Output port \"vga_b\" at topmodule.v(15) has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764949579965 "|topmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync topmodule.v(10) " "Output port \"hsync\" at topmodule.v(10) has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764949579965 "|topmodule"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync topmodule.v(11) " "Output port \"vsync\" at topmodule.v(11) has no driver" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1764949579965 "|topmodule"}
{ "Warning" "WSGN_EMPTY_SHELL" "topmodule " "Entity \"topmodule\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1764949579966 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764949580209 "|topmodule|vga_b[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764949580209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764949580308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764949580308 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_btn " "No output dependent on input pin \"start_btn\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|start_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select_btn " "No output dependent on input pin \"select_btn\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|select_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "up_btn " "No output dependent on input pin \"up_btn\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|up_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "down_btn " "No output dependent on input pin \"down_btn\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|down_btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lane_btn\[0\] " "No output dependent on input pin \"lane_btn\[0\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|lane_btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lane_btn\[1\] " "No output dependent on input pin \"lane_btn\[1\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|lane_btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lane_btn\[2\] " "No output dependent on input pin \"lane_btn\[2\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|lane_btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lane_btn\[3\] " "No output dependent on input pin \"lane_btn\[3\]\"" {  } { { "topmodule.v" "" { Text "C:/Users/macenslh/Documents/GitHub/ECE287-Final-Project/Quartus/topmodule.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764949580369 "|topmodule|lane_btn[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764949580369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764949580369 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764949580369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764949580369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764949580377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  5 10:46:20 2025 " "Processing ended: Fri Dec  5 10:46:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764949580377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764949580377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764949580377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764949580377 ""}
