---
title: Digtal Circuit & Computer Architecture
summary: 通过理解数字电路基础，配合 Verilog HDL 的学习，进而理解计算机架构
type: project
tags: 
- 基础知识
- Computer Architecture
- Digital Circuit
- Verilog HDL
authors:
- Zobin Huang

date: "2021-04-18T00:00:00Z"
lastmod: "2021-04-18T00:00:00Z"

# Optional external URL for project (replaces project detail page).
external_link: ""

image:
  caption: Photo by ZobinlHuang
  focal_point: Smart

links:
#- icon: twitter
#  icon_pack: fab
#  name: Follow
#  url: https://twitter.com/georgecushen
# url_code: 
# url_pdf: 
#url_slides: ""
#url_video: ""

# Slides (optional).
#   Associate this project with Markdown slides.
#   Simply enter your slide deck's filename without extension.
#   E.g. `slides = "example-slides"` references `content/slides/example-slides.md`.
#   Otherwise, set `slides = ""`.
#slides: example
---
<head>
    <style>
        img{margin-left: 10px;}
        img{margin-right: 20px;}
        .post_fs14_ws0{font-size: 18px; word-spacing:0px;}
    </style>
</head>

<body>

<div class="post_fs14_ws0">
<div align="center">

|<b>💻 数字逻辑电路和计算机架构基础</b>|
|:-|
|![Introduction](https://neth-lab.netlify.app/allprojects/Computer_Architerture/pic/intro.png)|
|👉 [组合逻辑电路:](https://neth-lab.netlify.app/publication/21-4-18-Combinational_Circuit/)<br>&nbsp;&nbsp;&nbsp;&nbsp;介绍组合逻辑电路的功能规范和时序规范|
|👉 [时序逻辑电路:](https://neth-lab.netlify.app/publication/21-4-18-Sequential_Circuit/)<br>&nbsp;&nbsp;&nbsp;&nbsp;介绍时序逻辑电路的功能规范和时序规范|
|👉 [数值系统:](https://neth-lab.netlify.app/publication/21-4-18-Nubmer_System/)<br>&nbsp;&nbsp;&nbsp;&nbsp;介绍计算机底层所使用的数值系统|
|👉 [数字模块[未完成]:](https://neth-lab.netlify.app/publication/21-4-18-Digital_Module/)<br>&nbsp;&nbsp;&nbsp;&nbsp;基于组合逻辑电路和时序逻辑电路基础，介绍各种数字模块，作为介绍计算机体系结构的铺垫|
|👉 [计算机体系结构(Architecture)[未开始]]()|
|👉 [微处理器体系结构(Microarchitecture)[未开始]]()|
|👉 [存储器系统和输入/输出系统[未开始]]()|
</div>

</body>