#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ef270ba81d0 .scope module, "memory_tb" "memory_tb" 2 23;
 .timescale 0 0;
P_0x5ef270ba8360 .param/l "adder" 0 2 26, +C4<00000000000000000000000000000110>;
P_0x5ef270ba83a0 .param/l "depth" 0 2 25, +C4<00000000000000000000000001000000>;
P_0x5ef270ba83e0 .param/l "width" 0 2 24, +C4<00000000000000000000000000001000>;
v0x5ef270bc3a50_0 .var "address", 5 0;
v0x5ef270bc3b60_0 .var "clk", 0 0;
v0x5ef270bc3c30_0 .net "rd_data", 7 0, v0x5ef270bc3140_0;  1 drivers
v0x5ef270bc3d30_0 .var "w_en", 0 0;
v0x5ef270bc3e00_0 .var "wr_data", 7 0;
S_0x5ef270b6d490 .scope module, "inst" "memory" 2 35, 2 1 0, S_0x5ef270ba81d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 6 "address";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /OUTPUT 8 "rd_data";
P_0x5ef270ba8550 .param/l "adder" 0 2 1, +C4<00000000000000000000000000000110>;
P_0x5ef270ba8590 .param/l "depth" 0 2 1, +C4<00000000000000000000000001000000>;
P_0x5ef270ba85d0 .param/l "width" 0 2 1, +C4<00000000000000000000000000001000>;
v0x5ef270b96290_0 .net "address", 5 0, v0x5ef270bc3a50_0;  1 drivers
v0x5ef270b94f60_0 .net "clk", 0 0, v0x5ef270bc3b60_0;  1 drivers
v0x5ef270bc3070 .array "mem", 0 63, 7 0;
v0x5ef270bc3140_0 .var "rd_data", 7 0;
v0x5ef270bc3220_0 .net "w_en", 0 0, v0x5ef270bc3d30_0;  1 drivers
v0x5ef270bc3330_0 .net "wr_data", 7 0, v0x5ef270bc3e00_0;  1 drivers
E_0x5ef270ba77a0 .event posedge, v0x5ef270b94f60_0;
S_0x5ef270bc34b0 .scope task, "read_mem" "read_mem" 2 60, 2 60 0, S_0x5ef270ba81d0;
 .timescale 0 0;
v0x5ef270bc36b0_0 .var/i "i", 31 0;
TD_memory_tb.read_mem ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef270bc3d30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5ef270bc3e00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef270bc36b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ef270bc36b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5ef270bc36b0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5ef270bc3a50_0, 0, 6;
    %wait E_0x5ef270ba77a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ef270bc36b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5ef270bc36b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5ef270bc3790 .scope task, "write_mem" "write_mem" 2 46, 2 46 0, S_0x5ef270ba81d0;
 .timescale 0 0;
v0x5ef270bc3970_0 .var/i "i", 31 0;
TD_memory_tb.write_mem ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef270bc3d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef270bc3970_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5ef270bc3970_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5ef270bc3970_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5ef270bc3a50_0, 0, 6;
    %vpi_func 2 52 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x5ef270bc3e00_0, 0, 8;
    %wait E_0x5ef270ba77a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ef270bc3970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5ef270bc3970_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5ef270b6d490;
T_2 ;
    %wait E_0x5ef270ba77a0;
    %load/vec4 v0x5ef270bc3220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5ef270bc3330_0;
    %load/vec4 v0x5ef270b96290_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef270bc3070, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5ef270b96290_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5ef270bc3070, 4;
    %assign/vec4 v0x5ef270bc3140_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5ef270ba81d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef270bc3b60_0, 0, 1;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ef270bc3b60_0;
    %inv;
    %store/vec4 v0x5ef270bc3b60_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x5ef270ba81d0;
T_4 ;
    %vpi_call 2 75 "$monitor", "$time=%0t | clk=%b | w_en=%b | address=%b [%d] | wr_data=%b |rd_data=%b |", $time, v0x5ef270bc3b60_0, v0x5ef270bc3d30_0, v0x5ef270bc3a50_0, v0x5ef270bc3a50_0, v0x5ef270bc3e00_0, v0x5ef270bc3c30_0 {0 0 0};
    %fork TD_memory_tb.write_mem, S_0x5ef270bc3790;
    %join;
    %fork TD_memory_tb.read_mem, S_0x5ef270bc34b0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef270bc3d30_0, 0, 1;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5ef270bc3a50_0, 0, 6;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef270bc3d30_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5ef270bc3a50_0, 0, 6;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5ef270bc3e00_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef270bc3d30_0, 0, 1;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5ef270bc3a50_0, 0, 6;
    %delay 5, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "single_port_ram.v";
