

================================================================
== Vivado HLS Report for 'mat2gray'
================================================================
* Date:           Thu Jun  3 20:17:02 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fishery-nets
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.349|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  129656|  129656|  129656|  129656|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  129654|  129654|        56|          1|          1|  129600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|     270|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|    5174|    3955|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     120|    -|
|Register         |        0|      -|    2082|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|    7256|    4473|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |       1|       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |net_holes_detectidhF_U152  |net_holes_detectidhF  |        0|      0|  5174|  3955|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+
    |Total                      |                      |        0|      0|  5174|  3955|    0|
    +---------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln88_fu_228_p2                  |     *    |      2|  0|  20|           7|          32|
    |add_ln887_fu_167_p2                 |     +    |      0|  0|  24|          17|           1|
    |ret_V_7_fu_262_p2                   |     +    |      0|  0|  23|           1|          16|
    |ret_V_6_fu_151_p2                   |     -    |      0|  0|  40|          33|          33|
    |ret_V_8_fu_207_p2                   |     -    |      0|  0|  40|          33|          33|
    |and_ln87_fu_197_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state57_pp0_stage0_iter55  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_431                    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1495_fu_192_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln851_fu_256_p2                |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln87_fu_181_p2                 |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln887_fu_161_p2                |   icmp   |      0|  0|  20|          17|          12|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |I_data_stream_V_din                 |  select  |      0|  0|  16|           1|          16|
    |select_ln851_fu_268_p3              |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |xor_ln87_fu_186_p2                  |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      2|  0| 270|         200|         235|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |I_data_stream_V_blk_n                |   9|          2|    1|          2|
    |M_data_stream_V_blk_n                |   9|          2|    1|          2|
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter55             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_i_V_3_reg_116   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter55_i_V_3_reg_116  |   9|          2|   32|         64|
    |indvar_flatten_reg_105               |   9|          2|   17|         34|
    |max_value_blk_n                      |   9|          2|    1|          2|
    |min_value_blk_n                      |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 120|         26|   90|        182|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln87_reg_314                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_i_V_3_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_i_V_3_reg_116   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_i_V_3_reg_116   |  32|   0|   32|          0|
    |icmp_ln887_reg_305                   |   1|   0|    1|          0|
    |indvar_flatten_reg_105               |  17|   0|   17|          0|
    |max_V_reg_285                        |  16|   0|   32|         16|
    |min_V_reg_290                        |  16|   0|   32|         16|
    |rhs_V_reg_295                        |  17|   0|   33|         16|
    |sdiv_ln1148_reg_323                  |  32|   0|   32|          0|
    |sext_ln1148_reg_300                  |  33|   0|   49|         16|
    |start_once_reg                       |   1|   0|    1|          0|
    |and_ln87_reg_314                     |  64|  64|    1|          0|
    |icmp_ln887_reg_305                   |  64|  64|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |2082| 128| 2020|         64|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     mat2gray    | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     mat2gray    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     mat2gray    | return value |
|start_out                | out |    1| ap_ctrl_hs |     mat2gray    | return value |
|start_write              | out |    1| ap_ctrl_hs |     mat2gray    | return value |
|M_data_stream_V_dout     |  in |   16|   ap_fifo  | M_data_stream_V |    pointer   |
|M_data_stream_V_empty_n  |  in |    1|   ap_fifo  | M_data_stream_V |    pointer   |
|M_data_stream_V_read     | out |    1|   ap_fifo  | M_data_stream_V |    pointer   |
|I_data_stream_V_din      | out |   16|   ap_fifo  | I_data_stream_V |    pointer   |
|I_data_stream_V_full_n   |  in |    1|   ap_fifo  | I_data_stream_V |    pointer   |
|I_data_stream_V_write    | out |    1|   ap_fifo  | I_data_stream_V |    pointer   |
|min_value_dout           |  in |   16|   ap_fifo  |    min_value    |    pointer   |
|min_value_empty_n        |  in |    1|   ap_fifo  |    min_value    |    pointer   |
|min_value_read           | out |    1|   ap_fifo  |    min_value    |    pointer   |
|max_value_dout           |  in |   16|   ap_fifo  |    max_value    |    pointer   |
|max_value_empty_n        |  in |    1|   ap_fifo  |    max_value    |    pointer   |
|max_value_read           | out |    1|   ap_fifo  |    max_value    |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 1, D = 56, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 58 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 2 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %M_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %I_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %min_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %max_value, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.83ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %min_value)" [fishery-nets/code/src/core.cpp:63]   --->   Operation 63 'read' 'p_Val2_9' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 64 [1/1] (1.83ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %max_value)" [fishery-nets/code/src/core.cpp:63]   --->   Operation 64 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%max_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_s, i16 0)" [fishery-nets/code/src/extra-functions.cpp:78->fishery-nets/code/src/core.cpp:63]   --->   Operation 65 'bitconcatenate' 'max_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%min_V = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %p_Val2_9, i16 0)" [fishery-nets/code/src/extra-functions.cpp:79->fishery-nets/code/src/core.cpp:63]   --->   Operation 66 'bitconcatenate' 'min_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %min_V to i33" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 67 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i32 %max_V to i33" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 68 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.01ns)   --->   "%ret_V_6 = sub nsw i33 %lhs_V_1, %rhs_V" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 69 'sub' 'ret_V_6' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i33 %ret_V_6 to i49" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 70 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.65ns)   --->   "br label %.preheader.i.i" [fishery-nets/code/src/extra-functions.cpp:81->fishery-nets/code/src/core.cpp:63]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %entry ], [ %add_ln887, %hls_label_3 ]" [fishery-nets/code/src/extra-functions.cpp:81->fishery-nets/code/src/core.cpp:63]   --->   Operation 72 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.09ns)   --->   "%icmp_ln887 = icmp eq i17 %indvar_flatten, -1472" [fishery-nets/code/src/extra-functions.cpp:81->fishery-nets/code/src/core.cpp:63]   --->   Operation 73 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.86ns)   --->   "%add_ln887 = add i17 %indvar_flatten, 1" [fishery-nets/code/src/extra-functions.cpp:81->fishery-nets/code/src/core.cpp:63]   --->   Operation 74 'add' 'add_ln887' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.exit, label %hls_label_3_begin" [fishery-nets/code/src/extra-functions.cpp:81->fishery-nets/code/src/core.cpp:63]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_47_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:85->fishery-nets/code/src/core.cpp:63]   --->   Operation 76 'specregionbegin' 'tmp_47_i_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str229) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:85->fishery-nets/code/src/core.cpp:63]   --->   Operation 77 'specprotocol' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.83ns)   --->   "%tmp_24 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %M_data_stream_V)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:85->fishery-nets/code/src/core.cpp:63]   --->   Operation 78 'read' 'tmp_24' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_47_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:711->fishery-nets/code/src/extra-functions.cpp:85->fishery-nets/code/src/core.cpp:63]   --->   Operation 79 'specregionend' 'empty_70' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp_24, i16 0)" [fishery-nets/code/src/extra-functions.cpp:86->fishery-nets/code/src/core.cpp:63]   --->   Operation 80 'bitconcatenate' 'p_Val2_11' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.99ns)   --->   "%icmp_ln87 = icmp slt i32 %p_Val2_11, %min_V" [fishery-nets/code/src/extra-functions.cpp:87->fishery-nets/code/src/core.cpp:63]   --->   Operation 81 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln887)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%xor_ln87 = xor i1 %icmp_ln87, true" [fishery-nets/code/src/extra-functions.cpp:87->fishery-nets/code/src/core.cpp:63]   --->   Operation 82 'xor' 'xor_ln87' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.99ns)   --->   "%icmp_ln1495 = icmp slt i32 %p_Val2_11, %max_V" [fishery-nets/code/src/extra-functions.cpp:87->fishery-nets/code/src/core.cpp:63]   --->   Operation 83 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln887)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln87 = and i1 %xor_ln87, %icmp_ln1495" [fishery-nets/code/src/extra-functions.cpp:87->fishery-nets/code/src/core.cpp:63]   --->   Operation 84 'and' 'and_ln87' <Predicate = (!icmp_ln887)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.65ns)   --->   "br i1 %and_ln87, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i, label %hls_label_3" [fishery-nets/code/src/extra-functions.cpp:87->fishery-nets/code/src/core.cpp:63]   --->   Operation 85 'br' <Predicate = (!icmp_ln887)> <Delay = 0.65>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %p_Val2_11 to i33" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 86 'sext' 'lhs_V' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.01ns)   --->   "%ret_V_8 = sub nsw i33 %lhs_V, %rhs_V" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 87 'sub' 'ret_V_8' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%t_V = call i49 @_ssdm_op_BitConcatenate.i49.i33.i16(i33 %ret_V_8, i16 0)" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 88 'bitconcatenate' 't_V' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 0.00>
ST_3 : Operation 89 [53/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 89 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 90 [52/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 90 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 91 [51/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 91 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 92 [50/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 92 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 93 [49/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 93 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 94 [48/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 95 [47/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 96 [46/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.49>
ST_11 : Operation 97 [45/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 98 [44/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 99 [43/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 100 [42/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 101 [41/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 102 [40/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 103 [39/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 104 [38/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 105 [37/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 106 [36/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 107 [35/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 108 [34/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 108 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 109 [33/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 109 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 110 [32/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 110 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 111 [31/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 111 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 112 [30/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 112 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 113 [29/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 113 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 114 [28/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 114 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.49>
ST_29 : Operation 115 [27/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 115 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.49>
ST_30 : Operation 116 [26/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 116 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.49>
ST_31 : Operation 117 [25/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 117 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.49>
ST_32 : Operation 118 [24/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 118 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.49>
ST_33 : Operation 119 [23/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 119 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.49>
ST_34 : Operation 120 [22/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 120 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.49>
ST_35 : Operation 121 [21/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 121 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.49>
ST_36 : Operation 122 [20/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 122 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.49>
ST_37 : Operation 123 [19/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 123 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.49>
ST_38 : Operation 124 [18/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 124 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.49>
ST_39 : Operation 125 [17/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 125 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.49>
ST_40 : Operation 126 [16/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 126 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.49>
ST_41 : Operation 127 [15/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 127 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.49>
ST_42 : Operation 128 [14/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 128 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.49>
ST_43 : Operation 129 [13/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 129 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.49>
ST_44 : Operation 130 [12/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 130 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.49>
ST_45 : Operation 131 [11/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 131 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.49>
ST_46 : Operation 132 [10/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 132 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.49>
ST_47 : Operation 133 [9/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 133 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.49>
ST_48 : Operation 134 [8/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 134 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.49>
ST_49 : Operation 135 [7/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 135 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.49>
ST_50 : Operation 136 [6/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 136 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.49>
ST_51 : Operation 137 [5/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 137 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.49>
ST_52 : Operation 138 [4/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 138 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.49>
ST_53 : Operation 139 [3/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 139 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.49>
ST_54 : Operation 140 [2/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 140 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.49>
ST_55 : Operation 141 [1/53] (1.49ns)   --->   "%sdiv_ln1148 = sdiv i49 %t_V, %sext_ln1148" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 141 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 1.49> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 52> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.42>
ST_56 : Operation 142 [1/1] (0.00ns)   --->   "%i_V = trunc i49 %sdiv_ln1148 to i32" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 142 'trunc' 'i_V' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 0.00>
ST_56 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln88 = mul i32 100, %i_V" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 143 'mul' 'mul_ln88' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 3.42> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 144 [1/1] (0.65ns)   --->   "br label %hls_label_3" [fishery-nets/code/src/extra-functions.cpp:88->fishery-nets/code/src/core.cpp:63]   --->   Operation 144 'br' <Predicate = (!icmp_ln887 & and_ln87)> <Delay = 0.65>

State 57 <SV = 56> <Delay = 3.29>
ST_57 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 129600, i64 129600, i64 129600)"   --->   Operation 145 'speclooptripcount' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_46_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str532)" [fishery-nets/code/src/extra-functions.cpp:83->fishery-nets/code/src/core.cpp:63]   --->   Operation 146 'specregionbegin' 'tmp_46_i_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str229) nounwind" [fishery-nets/code/src/extra-functions.cpp:84->fishery-nets/code/src/core.cpp:63]   --->   Operation 147 'specpipeline' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 148 [1/1] (0.00ns)   --->   "%i_V_3 = phi i32 [ %mul_ln88, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i56.i.i ], [ 6553600, %hls_label_3_begin ]" [fishery-nets/code/src/extra-functions.cpp:91->fishery-nets/code/src/core.cpp:63]   --->   Operation 148 'phi' 'i_V_3' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 149 [1/1] (0.00ns)   --->   "%ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %i_V_3, i32 16, i32 31)" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 149 'partselect' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_V_3, i32 31)" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %i_V_3 to i16" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 151 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 152 [1/1] (1.10ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 152 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln887)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 153 [1/1] (0.85ns)   --->   "%ret_V_7 = add i16 1, %ret_V" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 153 'add' 'ret_V_7' <Predicate = (!icmp_ln887)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln851 = select i1 %icmp_ln851, i16 %ret_V, i16 %ret_V_7" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 154 'select' 'select_ln851' <Predicate = (!icmp_ln887)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 155 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp = select i1 %p_Result_s, i16 %select_ln851, i16 %ret_V" [fishery-nets/code/src/extra-functions.cpp:92->fishery-nets/code/src/core.cpp:63]   --->   Operation 155 'select' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_48_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str512)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->fishery-nets/code/src/extra-functions.cpp:93->fishery-nets/code/src/core.cpp:63]   --->   Operation 156 'specregionbegin' 'tmp_48_i_i' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str27) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->fishery-nets/code/src/extra-functions.cpp:93->fishery-nets/code/src/core.cpp:63]   --->   Operation 157 'specprotocol' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 158 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %I_data_stream_V, i16 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->fishery-nets/code/src/extra-functions.cpp:93->fishery-nets/code/src/core.cpp:63]   --->   Operation 158 'write' <Predicate = (!icmp_ln887)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_57 : Operation 159 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str512, i32 %tmp_48_i_i)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->fishery-nets/code/src/extra-functions.cpp:93->fishery-nets/code/src/core.cpp:63]   --->   Operation 159 'specregionend' 'empty' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 160 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str532, i32 %tmp_46_i_i)" [fishery-nets/code/src/extra-functions.cpp:94->fishery-nets/code/src/core.cpp:63]   --->   Operation 160 'specregionend' 'empty_69' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_57 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [fishery-nets/code/src/extra-functions.cpp:82->fishery-nets/code/src/core.cpp:63]   --->   Operation 161 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 58 <SV = 2> <Delay = 0.00>
ST_58 : Operation 162 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ I_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ min_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ max_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Val2_9              (read             ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Val2_s              (read             ) [ 00000000000000000000000000000000000000000000000000000000000]
max_V                 (bitconcatenate   ) [ 00111111111111111111111111111111111111111111111111111111110]
min_V                 (bitconcatenate   ) [ 00111111111111111111111111111111111111111111111111111111110]
rhs_V                 (sext             ) [ 00111111111111111111111111111111111111111111111111111111110]
lhs_V_1               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
ret_V_6               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln1148           (sext             ) [ 00111111111111111111111111111111111111111111111111111111110]
br_ln81               (br               ) [ 01111111111111111111111111111111111111111111111111111111110]
indvar_flatten        (phi              ) [ 00100000000000000000000000000000000000000000000000000000000]
icmp_ln887            (icmp             ) [ 00111111111111111111111111111111111111111111111111111111110]
add_ln887             (add              ) [ 01111111111111111111111111111111111111111111111111111111110]
br_ln81               (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_47_i_i            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000]
specprotocol_ln676    (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_24                (read             ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_70              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Val2_11             (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln87             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
xor_ln87              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln1495           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
and_ln87              (and              ) [ 00111111111111111111111111111111111111111111111111111111110]
br_ln87               (br               ) [ 00111111111111111111111111111111111111111111111111111111110]
lhs_V                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
ret_V_8               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
t_V                   (bitconcatenate   ) [ 00101111111111111111111111111111111111111111111111111111000]
sdiv_ln1148           (sdiv             ) [ 00100000000000000000000000000000000000000000000000000000100]
i_V                   (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
mul_ln88              (mul              ) [ 00111111111111111111111111111111111111111111111111111111110]
br_ln88               (br               ) [ 00111111111111111111111111111111111111111111111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_46_i_i            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000]
specpipeline_ln84     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000]
i_V_3                 (phi              ) [ 00100000000000000000000000000000000000000000000000000000010]
ret_V                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Result_s            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln851           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
icmp_ln851            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000]
ret_V_7               (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
select_ln851          (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp                   (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_48_i_i            (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000]
specprotocol_ln700    (specprotocol     ) [ 00000000000000000000000000000000000000000000000000000000000]
write_ln703           (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
empty_69              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln82               (br               ) [ 01111111111111111111111111111111111111111111111111111111110]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="I_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_value"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_value">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str532"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="54"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_Val2_9_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_s_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_24_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln703_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln703/57 "/>
</bind>
</comp>

<comp id="105" class="1005" name="indvar_flatten_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="17" slack="1"/>
<pin id="107" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="indvar_flatten_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="17" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_V_3_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="54"/>
<pin id="118" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="i_V_3 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_V_3_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="24" slack="54"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V_3/57 "/>
</bind>
</comp>

<comp id="127" class="1004" name="max_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="max_V/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="min_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="min_V/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="rhs_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="lhs_V_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ret_V_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1148_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="33" slack="0"/>
<pin id="159" dir="1" index="1" bw="49" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln887_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="17" slack="0"/>
<pin id="163" dir="0" index="1" bw="17" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln887_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_11_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln87_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln87_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln87/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln1495_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="and_ln87_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln87/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="lhs_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ret_V_8_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2"/>
<pin id="210" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="t_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="49" slack="0"/>
<pin id="214" dir="0" index="1" bw="33" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="49" slack="0"/>
<pin id="222" dir="0" index="1" bw="33" slack="2"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="i_V/56 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul_ln88_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln88/56 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ret_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="0" index="3" bw="6" slack="0"/>
<pin id="239" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/57 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/57 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln851_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/57 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln851_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/57 "/>
</bind>
</comp>

<comp id="262" class="1004" name="ret_V_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/57 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln851_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="0"/>
<pin id="271" dir="0" index="2" bw="16" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/57 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="0" index="2" bw="16" slack="0"/>
<pin id="280" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/57 "/>
</bind>
</comp>

<comp id="285" class="1005" name="max_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="2"/>
<pin id="287" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="290" class="1005" name="min_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="min_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="rhs_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="33" slack="2"/>
<pin id="297" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="300" class="1005" name="sext_ln1148_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="49" slack="2"/>
<pin id="302" dir="1" index="1" bw="49" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="305" class="1005" name="icmp_ln887_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add_ln887_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln887 "/>
</bind>
</comp>

<comp id="314" class="1005" name="and_ln87_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln87 "/>
</bind>
</comp>

<comp id="318" class="1005" name="t_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="49" slack="1"/>
<pin id="320" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="323" class="1005" name="sdiv_ln1148_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln1148 "/>
</bind>
</comp>

<comp id="328" class="1005" name="mul_ln88_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln88 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="86" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="80" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="127" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="109" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="109" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="92" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="186" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="173" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="207" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="50" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="120" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="120" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="120" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="234" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="256" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="234" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="244" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="268" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="234" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="288"><net_src comp="127" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="293"><net_src comp="135" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="298"><net_src comp="143" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="303"><net_src comp="157" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="308"><net_src comp="161" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="167" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="317"><net_src comp="197" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="212" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="326"><net_src comp="220" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="331"><net_src comp="228" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="120" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I_data_stream_V | {57 }
 - Input state : 
	Port: mat2gray : M_data_stream_V | {3 }
	Port: mat2gray : min_value | {1 }
	Port: mat2gray : max_value | {1 }
  - Chain level:
	State 1
		rhs_V : 1
		lhs_V_1 : 1
		ret_V_6 : 2
		sext_ln1148 : 3
	State 2
		icmp_ln887 : 1
		add_ln887 : 1
		br_ln81 : 2
	State 3
		empty_70 : 1
		icmp_ln87 : 1
		xor_ln87 : 2
		icmp_ln1495 : 1
		and_ln87 : 2
		br_ln87 : 2
		lhs_V : 1
		ret_V_8 : 2
		t_V : 3
		sdiv_ln1148 : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		mul_ln88 : 1
	State 57
		ret_V : 1
		p_Result_s : 1
		trunc_ln851 : 1
		icmp_ln851 : 2
		ret_V_7 : 2
		select_ln851 : 3
		tmp : 4
		write_ln703 : 5
		empty : 1
		empty_69 : 1
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   sdiv   |        grp_fu_220       |    0    |   5174  |   3955  |
|----------|-------------------------|---------|---------|---------|
|    sub   |      ret_V_6_fu_151     |    0    |    0    |    39   |
|          |      ret_V_8_fu_207     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln887_fu_161    |    0    |    0    |    20   |
|   icmp   |     icmp_ln87_fu_181    |    0    |    0    |    20   |
|          |    icmp_ln1495_fu_192   |    0    |    0    |    20   |
|          |    icmp_ln851_fu_256    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln887_fu_167    |    0    |    0    |    24   |
|          |      ret_V_7_fu_262     |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln851_fu_268   |    0    |    0    |    16   |
|          |        tmp_fu_276       |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln88_fu_228     |    2    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln87_fu_186     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln87_fu_197     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |   p_Val2_9_read_fu_80   |    0    |    0    |    0    |
|   read   |   p_Val2_s_read_fu_86   |    0    |    0    |    0    |
|          |    tmp_24_read_fu_92    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln703_write_fu_98 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       max_V_fu_127      |    0    |    0    |    0    |
|bitconcatenate|       min_V_fu_135      |    0    |    0    |    0    |
|          |     p_Val2_11_fu_173    |    0    |    0    |    0    |
|          |        t_V_fu_212       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_143      |    0    |    0    |    0    |
|   sext   |      lhs_V_1_fu_147     |    0    |    0    |    0    |
|          |    sext_ln1148_fu_157   |    0    |    0    |    0    |
|          |       lhs_V_fu_203      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |        i_V_fu_225       |    0    |    0    |    0    |
|          |    trunc_ln851_fu_252   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       ret_V_fu_234      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|    p_Result_s_fu_244    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |   5174  |   4209  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln887_reg_309  |   17   |
|   and_ln87_reg_314   |    1   |
|     i_V_3_reg_116    |   32   |
|  icmp_ln887_reg_305  |    1   |
|indvar_flatten_reg_105|   17   |
|     max_V_reg_285    |   32   |
|     min_V_reg_290    |   32   |
|   mul_ln88_reg_328   |   32   |
|     rhs_V_reg_295    |   33   |
|  sdiv_ln1148_reg_323 |   32   |
|  sext_ln1148_reg_300 |   49   |
|      t_V_reg_318     |   49   |
+----------------------+--------+
|         Total        |   327  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_220 |  p0  |   2  |  49  |   98   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   98   ||  0.656  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |  5174  |  4209  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |  5501  |  4218  |
+-----------+--------+--------+--------+--------+
