
*** Running vivado
    with args -log cnn_top_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cnn_top_tb.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Apr 23 10:02:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source cnn_top_tb.tcl -notrace
Command: synth_design -top cnn_top_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2000507
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2027.152 ; gain = 209.543 ; free physical = 910 ; free virtual = 19135
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv1_bias/conv1_bias_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv1_weights/conv1_weights_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv3_bias/conv3_bias_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv3_weights/conv3_weights_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv4_bias/conv4_bias_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv4_weights/conv4_weights_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_weights/convFC_weights_stub.vhdl:31]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'stub' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/generic_ram/generic_ram_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'cnn_top_tb' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:13]
INFO: [Synth 8-3491] module 'cnn_top' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:8' bound to instance 'u_DUT' of component 'cnn_top' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:42]
INFO: [Synth 8-638] synthesizing module 'cnn_top' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:19]
	Parameter init_file_name bound to: input_img/A_input_chanel_R.mif - type: string 
INFO: [Synth 8-3491] module 'image_chanel_0' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_0_stub.vhdl:6' bound to instance 'u_IMG_CHA_0' of component 'image_chanel_0' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:559]
INFO: [Synth 8-638] synthesizing module 'image_chanel_0' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_0_stub.vhdl:21]
	Parameter init_file_name bound to: input_img/A_input_chanel_G.mif - type: string 
INFO: [Synth 8-3491] module 'image_chanel_1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_1_stub.vhdl:6' bound to instance 'u_IMG_CHA_1' of component 'image_chanel_1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'image_chanel_1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_1_stub.vhdl:21]
	Parameter init_file_name bound to: input_img/A_input_chanel_B.mif - type: string 
INFO: [Synth 8-3491] module 'image_chanel_2' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_2_stub.vhdl:6' bound to instance 'u_IMG_CHA_2' of component 'image_chanel_2' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:578]
INFO: [Synth 8-638] synthesizing module 'image_chanel_2' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/image_chanel_2_stub.vhdl:21]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011010 
	Parameter OFMAP_HEIGHT bound to: 6'b100010 
	Parameter PAD_H bound to: 6'b100001 
	Parameter PAD_W bound to: 6'b011001 
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-3491] module 'rebuff1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:8' bound to instance 'u_REBUFF_1' of component 'rebuff1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:588]
INFO: [Synth 8-638] synthesizing module 'rebuff1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011010 
	Parameter OFMAP_HEIGHT bound to: 6'b100010 
	Parameter PAD_H bound to: 6'b100001 
	Parameter PAD_W bound to: 6'b011001 
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011010 
	Parameter OFMAP_HEIGHT bound to: 6'b100010 
	Parameter PAD_H bound to: 6'b100001 
	Parameter PAD_W bound to: 6'b011001 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-3491] module 'rebuffer_crt' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:34' bound to instance 'u_REBUFFER_CRT' of component 'rebuffer_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011010 
	Parameter OFMAP_HEIGHT bound to: 6'b100010 
	Parameter PAD_H bound to: 6'b100001 
	Parameter PAD_W bound to: 6'b011001 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'mux_4x1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:335' bound to instance 'u_MUX' of component 'mux_4x1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:299]
INFO: [Synth 8-638] synthesizing module 'mux_4x1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:344]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_4x1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:344]
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rebuffer_op' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_op.vhd:9' bound to instance 'u_REBUFFER_OP' of component 'rebuffer_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'rebuffer_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_op.vhd:31]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_op' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_op.vhd:31]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rebuffer_op' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_op.vhd:9' bound to instance 'u_REBUFFER_OP' of component 'rebuffer_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:167]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rebuffer_op' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_op.vhd:9' bound to instance 'u_REBUFFER_OP' of component 'rebuffer_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'rebuff1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 5'b11011 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b100010 
	Parameter LAST_COL bound to: 5'b11010 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 3 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 192'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001001 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv1.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv1_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:14' bound to instance 'u_CONV1' of component 'conv1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:616]
INFO: [Synth 8-638] synthesizing module 'conv1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:68]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 5'b11011 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b100010 
	Parameter LAST_COL bound to: 5'b11010 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 3 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 192'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001001 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv1.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv1_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter init_file_name bound to: weights_and_biases/conv1.mif - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'conv1_weights' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/conv1_weights_stub.vhdl:6' bound to instance 'u_ROM_WEIGHTS' of component 'conv1_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:340]
INFO: [Synth 8-638] synthesizing module 'conv1_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv1_weights/conv1_weights_stub.vhdl:31]
	Parameter init_file_name bound to: weights_and_biases/conv1_bias.mif - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv1_bias' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/conv1_bias_stub.vhdl:6' bound to instance 'u_ROM_BIAS' of component 'conv1_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:367]
INFO: [Synth 8-638] synthesizing module 'conv1_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv1_bias/conv1_bias_stub.vhdl:31]
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 5'b11011 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b100010 
	Parameter LAST_COL bound to: 5'b11010 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv1_crt' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:17' bound to instance 'u_CONTROLE' of component 'conv1_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:380]
INFO: [Synth 8-638] synthesizing module 'conv1_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 5'b11011 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b100010 
	Parameter LAST_COL bound to: 5'b11010 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_INPUT_ADDR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:361]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_ADDR0_OFFSET' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:385]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_ADDR1_OFFSET' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:394]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_ADDR2_OFFSET' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:403]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_ROW_SEL' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:428]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_CNT_REG_PIX' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:443]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_NC_O_SEL' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:466]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_CNT_COL' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:505]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_CNT_ROW' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:529]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized7' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized7' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_WEIGHT_ADDR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:550]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_WEIGHT_CNTR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:563]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_BIAS_ADDR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:578]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_BIAS_CNTR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:592]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_WEIGHT_FILTER_CNTR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:608]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_NC_ADDRESS' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:622]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_WEIGHT_COL_CNTR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:637]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_WEIGHT_ROW_CNTR' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:653]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:8' bound to instance 'u_OUT_SEL' of component 'counter' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:670]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized12' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized12' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv1_crt' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 3 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
	Parameter SCALE_SHIFT bound to: 192'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001001 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'conv1_op' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:23' bound to instance 'u_OPERACIONAL' of component 'conv1_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:429]
INFO: [Synth 8-638] synthesizing module 'conv1_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
	Parameter H bound to: 34 - type: integer 
	Parameter W bound to: 26 - type: integer 
	Parameter C bound to: 3 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 3 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 3 - type: integer 
	Parameter SCALE_SHIFT bound to: 192'b000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001001 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'IO_BUFFERS' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:388]
INFO: [Synth 8-638] synthesizing module 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'generic_ram' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/generic_ram_stub.vhdl:6' bound to instance 'ramx' of component 'generic_ram' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:131]
INFO: [Synth 8-638] synthesizing module 'generic_ram' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/generic_ram/generic_ram_stub.vhdl:33]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'generic_ram' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/generic_ram_stub.vhdl:6' bound to instance 'ramx' of component 'generic_ram' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:131]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'generic_ram' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/generic_ram_stub.vhdl:6' bound to instance 'ramx' of component 'generic_ram' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'io_buffer' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
INFO: [Synth 8-3491] module 'nucleo_convolucional' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:23' bound to instance 'NCX' of component 'nucleo_convolucional' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:429]
INFO: [Synth 8-638] synthesizing module 'nucleo_convolucional' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:54]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter w_CONV_OUT bound to: 16 - type: integer 
	Parameter o_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'demux_1x4' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/demux_1x4.vhd:12' bound to instance 'u_DEMUX_PEX' of component 'demux_1x4' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:171]
INFO: [Synth 8-638] synthesizing module 'demux_1x4' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/demux_1x4.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'demux_1x4' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/demux_1x4.vhd:20]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_0' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:180]
INFO: [Synth 8-638] synthesizing module 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:36]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplicador_conv' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:36]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_1' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:184]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_2' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:188]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_3' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:192]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_4' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:196]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_5' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:200]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_6' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:204]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_7' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:208]
	Parameter i_DATA_WIDTH bound to: 8 - type: integer 
	Parameter o_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'multiplicador_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/multiplicador_conv.vhd:19' bound to instance 'u_MUL_8' of component 'multiplicador_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:212]
	Parameter i_DATA_WIDTH bound to: 16 - type: integer 
	Parameter o_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'arvore_soma_conv' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/arvore_soma_conv.vhd:17' bound to instance 'u_ARVORE_SOMA_CONV' of component 'arvore_soma_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:217]
INFO: [Synth 8-638] synthesizing module 'arvore_soma_conv' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/arvore_soma_conv.vhd:37]
	Parameter i_DATA_WIDTH bound to: 16 - type: integer 
	Parameter o_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arvore_soma_conv' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/arvore_soma_conv.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'nucleo_convolucional' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:54]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:444]
INFO: [Synth 8-638] synthesizing module 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registrador' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:21]
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'IO_BUFFERS' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:388]
INFO: [Synth 8-3491] module 'nucleo_convolucional' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:23' bound to instance 'NCX' of component 'nucleo_convolucional' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:429]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:444]
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'IO_BUFFERS' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:388]
INFO: [Synth 8-3491] module 'nucleo_convolucional' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/nucleo_convolucional.vhd:23' bound to instance 'NCX' of component 'nucleo_convolucional' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:429]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:444]
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_multiplexer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:8' bound to instance 'MUXX' of component 'generic_multiplexer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:457]
INFO: [Synth 8-638] synthesizing module 'generic_multiplexer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter NC_SEL_WIDTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_multiplexer' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
INFO: [Synth 8-3491] module 'add32' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:15' bound to instance 'ADDX' of component 'add32' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:466]
INFO: [Synth 8-638] synthesizing module 'add32' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:26]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder0' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:50]
INFO: [Synth 8-638] synthesizing module 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'add1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:13]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder1' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:51]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder2' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:52]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder3' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:53]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder4' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:54]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder5' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:55]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder6' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:56]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder7' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:57]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder8' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:58]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder9' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:59]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder10' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:60]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder11' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:61]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder12' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:62]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder13' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:63]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder14' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:64]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder15' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:65]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder16' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:66]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder17' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:67]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder18' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:68]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder19' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:69]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder20' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:70]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder21' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:71]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder22' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:72]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder23' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:73]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder24' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:74]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder25' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:75]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder26' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:76]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder27' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:77]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder28' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:78]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder29' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:79]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder30' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:80]
INFO: [Synth 8-3491] module 'add1' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add1.vhd:7' bound to instance 'D_adder31' of component 'add1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'add32' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/add32.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:475]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'BIAS_REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:489]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'registrador' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:10' bound to instance 'SCALE_REGX' of component 'registrador' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:503]
	Parameter SEL_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_demultiplexer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:8' bound to instance 'u_DEMUX' of component 'generic_demultiplexer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:523]
INFO: [Synth 8-638] synthesizing module 'generic_demultiplexer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter SEL_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_demultiplexer' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'OUT_BUFFER' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:559]
INFO: [Synth 8-638] synthesizing module 'io_buffer__parameterized2' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'generic_ram' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/generic_ram_stub.vhdl:6' bound to instance 'ramx' of component 'generic_ram' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'io_buffer__parameterized2' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'OUT_BUFFER' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:559]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'OUT_BUFFER' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:559]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'OUT_BUFFER' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:559]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'io_buffer' declared at '/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:24' bound to instance 'OUT_BUFFER' of component 'io_buffer' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:559]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_op' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'conv1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1.vhd:68]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011000 
	Parameter OFMAP_HEIGHT bound to: 6'b100000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011000 
	Parameter OFMAP_HEIGHT bound to: 6'b100000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011000 
	Parameter OFMAP_HEIGHT bound to: 6'b100000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b011000 
	Parameter IFMAP_HEIGHT bound to: 6'b100000 
	Parameter OFMAP_WIDTH bound to: 6'b011000 
	Parameter OFMAP_HEIGHT bound to: 6'b100000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0110000000 
INFO: [Synth 8-638] synthesizing module 'pool1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0110000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0110000000 
INFO: [Synth 8-638] synthesizing module 'pool1_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0110000000 
INFO: [Synth 8-226] default block is never used [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:105]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_crt' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pool1_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'io_buffer__parameterized4' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'io_buffer__parameterized4' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'max_pooling' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/max_pooling.vhd:38]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arvore_comparadores' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/arvore_comparadores.vhd:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arvore_comparadores' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/arvore_comparadores.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'max_pooling' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/max_pooling.vhd:38]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'io_buffer__parameterized6' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'io_buffer__parameterized6' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_op' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pool1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001110 
	Parameter OFMAP_HEIGHT bound to: 6'b010010 
	Parameter PAD_H bound to: 6'b010001 
	Parameter PAD_W bound to: 6'b001101 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001110 
	Parameter OFMAP_HEIGHT bound to: 6'b010010 
	Parameter PAD_H bound to: 6'b010001 
	Parameter PAD_W bound to: 6'b001101 
	Parameter NUM_CHANNELS bound to: 6 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001110 
	Parameter OFMAP_HEIGHT bound to: 6'b010010 
	Parameter PAD_H bound to: 6'b010001 
	Parameter PAD_W bound to: 6'b001101 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001110 
	Parameter OFMAP_HEIGHT bound to: 6'b010010 
	Parameter PAD_H bound to: 6'b010001 
	Parameter PAD_W bound to: 6'b001101 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 6'b110110 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b010010 
	Parameter LAST_COL bound to: 5'b01110 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 6 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 32 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 512'b00000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000111 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv2.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv2_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv2' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv2.vhd:68]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 6'b110110 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b010010 
	Parameter LAST_COL bound to: 5'b01110 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 6 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 32 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 512'b00000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000111 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv2.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv2_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter init_file_name bound to: weights_and_biases/conv2.mif - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv2_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/conv2_weights_stub.vhdl:21]
	Parameter init_file_name bound to: weights_and_biases/conv2_bias.mif - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv2_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/synth_1/.Xil/Vivado-2000424-leds-inspiron3020/realtime/conv2_bias_stub.vhdl:21]
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 6'b110110 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b010010 
	Parameter LAST_COL bound to: 5'b01110 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_crt__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 6'b110110 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b010010 
	Parameter LAST_COL bound to: 5'b01110 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized14' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized14' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized16' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized16' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_crt__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 6 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 32 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
	Parameter SCALE_SHIFT bound to: 512'b00000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000111 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_op__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
	Parameter H bound to: 18 - type: integer 
	Parameter W bound to: 14 - type: integer 
	Parameter C bound to: 6 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 16 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 6 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 32 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 5 - type: integer 
	Parameter SCALE_SHIFT bound to: 512'b00000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000000111 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_multiplexer__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter NC_SEL_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_multiplexer__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_demultiplexer__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter SEL_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_demultiplexer__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_op__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'conv2' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv2.vhd:68]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001100 
	Parameter OFMAP_HEIGHT bound to: 6'b010000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001100 
	Parameter OFMAP_HEIGHT bound to: 6'b010000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001100 
	Parameter OFMAP_HEIGHT bound to: 6'b010000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b001100 
	Parameter IFMAP_HEIGHT bound to: 6'b010000 
	Parameter OFMAP_WIDTH bound to: 6'b001100 
	Parameter OFMAP_HEIGHT bound to: 6'b010000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0011000000 
INFO: [Synth 8-638] synthesizing module 'pool1__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0011000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0011000000 
INFO: [Synth 8-638] synthesizing module 'pool1_crt__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0011000000 
INFO: [Synth 8-226] default block is never used [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:105]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_crt__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pool1_op__parameterized1' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_op__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pool1__parameterized1' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b001000 
	Parameter OFMAP_HEIGHT bound to: 6'b001010 
	Parameter PAD_H bound to: 6'b001001 
	Parameter PAD_W bound to: 6'b000111 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized7' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b001000 
	Parameter OFMAP_HEIGHT bound to: 6'b001010 
	Parameter PAD_H bound to: 6'b001001 
	Parameter PAD_W bound to: 6'b000111 
	Parameter NUM_CHANNELS bound to: 16 - type: integer 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b001000 
	Parameter OFMAP_HEIGHT bound to: 6'b001010 
	Parameter PAD_H bound to: 6'b001001 
	Parameter PAD_W bound to: 6'b000111 
	Parameter WITH_PAD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized7' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b001000 
	Parameter OFMAP_HEIGHT bound to: 6'b001010 
	Parameter PAD_H bound to: 6'b001001 
	Parameter PAD_W bound to: 6'b000111 
	Parameter WITH_PAD bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized7' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized7' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 8'b10010000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b001010 
	Parameter LAST_COL bound to: 5'b01000 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 64 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter SCALE_SHIFT bound to: 1024'b0000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv3.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv3_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv3.vhd:68]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 8'b10010000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b001010 
	Parameter LAST_COL bound to: 5'b01000 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 64 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter SCALE_SHIFT bound to: 1024'b0000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv3.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv3_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter init_file_name bound to: weights_and_biases/conv3.mif - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv3_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv3_weights/conv3_weights_stub.vhdl:31]
	Parameter init_file_name bound to: weights_and_biases/conv3_bias.mif - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv3_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv3_bias/conv3_bias_stub.vhdl:31]
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 8'b10010000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b001010 
	Parameter LAST_COL bound to: 5'b01000 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_crt__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 8'b10010000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b001010 
	Parameter LAST_COL bound to: 5'b01000 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized18' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized18' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized20' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized20' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_crt__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 64 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 1024'b0000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter USE_REGISTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_op__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
	Parameter H bound to: 10 - type: integer 
	Parameter W bound to: 8 - type: integer 
	Parameter C bound to: 16 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 32 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 16 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 64 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 6 - type: integer 
	Parameter SCALE_SHIFT bound to: 1024'b0000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_multiplexer__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter NC_SEL_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_multiplexer__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_demultiplexer__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter SEL_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_demultiplexer__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized7' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized7' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized9' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized9' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_op__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'conv3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv3.vhd:68]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b000110 
	Parameter OFMAP_HEIGHT bound to: 6'b001000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized9' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b000110 
	Parameter OFMAP_HEIGHT bound to: 6'b001000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b000110 
	Parameter OFMAP_HEIGHT bound to: 6'b001000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized9' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b10 
	Parameter IFMAP_WIDTH bound to: 6'b000110 
	Parameter IFMAP_HEIGHT bound to: 6'b001000 
	Parameter OFMAP_WIDTH bound to: 6'b000110 
	Parameter OFMAP_HEIGHT bound to: 6'b001000 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized9' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized9' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0000110000 
INFO: [Synth 8-638] synthesizing module 'pool1__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0000110000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0000110000 
INFO: [Synth 8-638] synthesizing module 'pool1_crt__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter MAX_ADDR bound to: 10'b0000110000 
INFO: [Synth 8-226] default block is never used [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:105]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_crt__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_crt.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pool1_op__parameterized3' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NUM_BLOCKS bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pool1_op__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1_op.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'pool1__parameterized3' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/pool1.vhd:39]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000011 
	Parameter IFMAP_HEIGHT bound to: 6'b000100 
	Parameter OFMAP_WIDTH bound to: 6'b000011 
	Parameter OFMAP_HEIGHT bound to: 6'b000100 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuff1__parameterized11' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFFER_LINES bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000011 
	Parameter IFMAP_HEIGHT bound to: 6'b000100 
	Parameter OFMAP_WIDTH bound to: 6'b000011 
	Parameter OFMAP_HEIGHT bound to: 6'b000100 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter NUM_CHANNELS bound to: 32 - type: integer 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000011 
	Parameter IFMAP_HEIGHT bound to: 6'b000100 
	Parameter OFMAP_WIDTH bound to: 6'b000011 
	Parameter OFMAP_HEIGHT bound to: 6'b000100 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'rebuffer_crt__parameterized11' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter NUM_BUFF bound to: 2'b11 
	Parameter IFMAP_WIDTH bound to: 6'b000011 
	Parameter IFMAP_HEIGHT bound to: 6'b000100 
	Parameter OFMAP_WIDTH bound to: 6'b000011 
	Parameter OFMAP_HEIGHT bound to: 6'b000100 
	Parameter PAD_H bound to: 6'b000000 
	Parameter PAD_W bound to: 6'b000000 
	Parameter WITH_PAD bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuffer_crt__parameterized11' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuffer_crt.vhd:75]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rebuff1__parameterized11' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/rebuff1.vhd:48]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 9'b100100000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b000100 
	Parameter LAST_COL bound to: 5'b00011 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 32 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 128 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter SCALE_SHIFT bound to: 2048'b00000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv4.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv4_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv4' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv4.vhd:68]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 9'b100100000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b000100 
	Parameter LAST_COL bound to: 5'b00011 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 32 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 128 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter SCALE_SHIFT bound to: 2048'b00000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010 
	Parameter WEIGHT_FILE_NAME bound to: weights_and_biases/conv4.mif - type: string 
	Parameter BIAS_FILE_NAME bound to: weights_and_biases/conv4_bias.mif - type: string 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter init_file_name bound to: weights_and_biases/conv4.mif - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv4_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv4_weights/conv4_weights_stub.vhdl:31]
	Parameter init_file_name bound to: weights_and_biases/conv4_bias.mif - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv4_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv4_bias/conv4_bias_stub.vhdl:31]
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 9'b100100000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b000100 
	Parameter LAST_COL bound to: 5'b00011 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_crt__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 9'b100100000 
	Parameter LAST_BIAS bound to: 2'b10 
	Parameter LAST_ROW bound to: 6'b000100 
	Parameter LAST_COL bound to: 5'b00011 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized22' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized22' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized24' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized24' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 15 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized26' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized26' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized28' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized28' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/counter.vhd:22]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_crt__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_crt.vhd:110]
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 32 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 128 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
	Parameter SCALE_SHIFT bound to: 2048'b00000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010 
	Parameter USE_REGISTER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'conv1_op__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
	Parameter H bound to: 4 - type: integer 
	Parameter W bound to: 3 - type: integer 
	Parameter C bound to: 32 - type: integer 
	Parameter R bound to: 3 - type: integer 
	Parameter S bound to: 3 - type: integer 
	Parameter M bound to: 64 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter NC_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter NC_OHE_WIDTH bound to: 32 - type: integer 
	Parameter BIAS_OHE_WIDTH bound to: 128 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 15 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter OUT_SEL_WIDTH bound to: 7 - type: integer 
	Parameter SCALE_SHIFT bound to: 2048'b00000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000100000000000000000000000000000001010 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BLOCKS bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_multiplexer__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter NC_SEL_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_multiplexer__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_multiplexer.vhd:20]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SEL_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_demultiplexer__parameterized5' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter SEL_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_demultiplexer__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/generic_demultiplexer.vhd:20]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'io_buffer__parameterized8' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'io_buffer__parameterized8' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/io_buffer.vhd:61]
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter NUM_BLOCKS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter USE_REGISTER bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized11' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized11' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized13' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter OUT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized13' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv1_op__parameterized5' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv1_op.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'conv4' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/conv4.vhd:68]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 13'b1000110000000 
	Parameter LAST_BIAS bound to: 6'b100100 
	Parameter LAST_FEATURE bound to: 8'b10000000 
	Parameter NUM_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_UNITS bound to: 1 - type: integer 
	Parameter SCALE_SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fc' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc.vhd:46]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 13'b1000110000000 
	Parameter LAST_BIAS bound to: 6'b100100 
	Parameter LAST_FEATURE bound to: 8'b10000000 
	Parameter NUM_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_UNITS bound to: 1 - type: integer 
	Parameter SCALE_SHIFT bound to: 7 - type: integer 
	Parameter init_file_name bound to: weights_and_biases/fc.mif - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convFC_weights' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_weights/convFC_weights_stub.vhdl:31]
	Parameter init_file_name bound to: weights_and_biases/fc_bias.mif - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'convFC_bias' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias_stub.vhdl:31]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 13'b1000110000000 
	Parameter LAST_BIAS bound to: 6'b100100 
	Parameter LAST_FEATURE bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'fc_crt' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc_crt.vhd:53]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_ADDRESS_WIDTH bound to: 13 - type: integer 
	Parameter BIAS_ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter NUM_WEIGHT_FILTER_CHA bound to: 4'b1000 
	Parameter LAST_WEIGHT bound to: 13'b1000110000000 
	Parameter LAST_BIAS bound to: 6'b100100 
	Parameter LAST_FEATURE bound to: 8'b10000000 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 13 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fc_crt' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc_crt.vhd:53]
WARNING: [Synth 8-5640] Port 'i_reg_out_clr' is missing in component declaration [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc.vhd:76]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_UNITS bound to: 1 - type: integer 
	Parameter SCALE_SHIFT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fc_op' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc_op.vhd:60]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 64 - type: integer 
	Parameter NUM_UNITS bound to: 1 - type: integer 
	Parameter SCALE_SHIFT bound to: 7 - type: integer 
	Parameter IN_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'neuronio' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/neuronio.vhd:48]
	Parameter IN_DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'registrador__parameterized2' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:21]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registrador__parameterized2' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/registrador.vhd:21]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'neuronio' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/neuronio.vhd:48]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized15' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized15' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_hot_encoder__parameterized17' [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter OUT_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_hot_encoder__parameterized17' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/one_hot_encoder.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'fc_op' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc_op.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'fc' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/fc.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'cnn_top' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top.vhd:19]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:57]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:75]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:77]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:87]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'cnn_top_tb' (0#1) [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_top_tb.vhd:13]
WARNING: [Synth 8-7129] Port i_READ_ADDR1[9] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[8] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[7] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[6] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[5] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[4] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[3] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[2] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[1] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[0] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[9] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[8] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[7] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[6] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[5] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[4] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[3] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[2] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[1] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[0] in module io_buffer__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[9] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[8] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[7] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[6] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[5] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[4] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[3] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[2] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[1] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR1[0] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[9] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[8] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[7] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[6] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[5] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[4] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[3] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[2] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[1] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[0] in module io_buffer__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[9] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[8] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[7] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[6] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[5] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[4] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[3] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[2] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[1] in module io_buffer__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_READ_ADDR2[0] in module io_buffer__parameterized4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2196.121 ; gain = 378.512 ; free physical = 786 ; free virtual = 19014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2196.121 ; gain = 378.512 ; free physical = 786 ; free virtual = 19014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2196.121 ; gain = 378.512 ; free physical = 786 ; free virtual = 19014
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2196.121 ; gain = 0.000 ; free physical = 793 ; free virtual = 19021
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias/convFC_bias_in_context.xdc] for cell 'u_DUT/u_FC/u_ROM_BIAS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/convFC_bias/convFC_bias/convFC_bias_in_context.xdc] for cell 'u_DUT/u_FC/u_ROM_BIAS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/convFC_weights_synth_1/convFC_weights/convFC_weights_in_context.xdc] for cell 'u_DUT/u_FC/u_ROM_WEIGHTS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/convFC_weights_synth_1/convFC_weights/convFC_weights_in_context.xdc] for cell 'u_DUT/u_FC/u_ROM_WEIGHTS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV1/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL1/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV2/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL2/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[0].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[1].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[2].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[3].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[4].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[5].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[6].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[7].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[8].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[9].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[10].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[11].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[12].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[13].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[14].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[15].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[16].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[16].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[17].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[17].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[18].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[18].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[19].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[19].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[20].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[20].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[21].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[21].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[22].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[22].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[23].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[23].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[24].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[24].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[25].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[25].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[26].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[26].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[27].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[27].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[28].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[28].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[29].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[29].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[30].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[30].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[31].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV3/u_OPERACIONAL/GEN_FILTER_OUT[31].OUT_BUFFER/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[0].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[1].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[2].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[3].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[4].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[5].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[6].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[7].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[8].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[9].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[10].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[11].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[12].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[13].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[14].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[15].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[16].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[17].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[18].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[19].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[20].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[21].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[22].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[23].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[24].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[25].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[26].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[27].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[28].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[29].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[30].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_IN/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_POOL3/u_OPERACIONAL/GEN_CHANNELS[31].u_BUFFER_OUT/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[0].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[1].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[2].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[3].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[4].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[5].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[6].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[7].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[8].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[9].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[10].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[11].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[12].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[13].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[14].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[15].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[16].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[17].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[18].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[19].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[20].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[21].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[22].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[23].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[24].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[25].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[26].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[27].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[28].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[29].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[30].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[0].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[1].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc] for cell 'u_DUT/u_CONV4/u_OPERACIONAL/GEN_CHANNELS[31].IO_BUFFERS/GEN_MK10.GEN_BLOCK[2].ramx'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_bias_synth_1/conv4_bias/conv4_bias_in_context.xdc] for cell 'u_DUT/u_CONV4/u_ROM_BIAS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_bias_synth_1/conv4_bias/conv4_bias_in_context.xdc] for cell 'u_DUT/u_CONV4/u_ROM_BIAS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_weights_synth_1/conv4_weights/conv4_weights_in_context.xdc] for cell 'u_DUT/u_CONV4/u_ROM_WEIGHTS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv4_weights_synth_1/conv4_weights/conv4_weights_in_context.xdc] for cell 'u_DUT/u_CONV4/u_ROM_WEIGHTS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_bias_synth_1/conv3_bias/conv3_bias_in_context.xdc] for cell 'u_DUT/u_CONV3/u_ROM_BIAS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_bias_synth_1/conv3_bias/conv3_bias_in_context.xdc] for cell 'u_DUT/u_CONV3/u_ROM_BIAS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_weights_synth_1/conv3_weights/conv3_weights_in_context.xdc] for cell 'u_DUT/u_CONV3/u_ROM_WEIGHTS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv3_weights_synth_1/conv3_weights/conv3_weights_in_context.xdc] for cell 'u_DUT/u_CONV3/u_ROM_WEIGHTS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_bias_synth_1/conv1_bias/conv1_bias_in_context.xdc] for cell 'u_DUT/u_CONV1/u_ROM_BIAS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_bias_synth_1/conv1_bias/conv1_bias_in_context.xdc] for cell 'u_DUT/u_CONV1/u_ROM_BIAS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_weights_synth_1/conv1_weights/conv1_weights_in_context.xdc] for cell 'u_DUT/u_CONV1/u_ROM_WEIGHTS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/conv1_weights_synth_1/conv1_weights/conv1_weights_in_context.xdc] for cell 'u_DUT/u_CONV1/u_ROM_WEIGHTS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_bias/conv2_bias/conv2_bias_in_context.xdc] for cell 'u_DUT/u_CONV2/u_ROM_BIAS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_bias/conv2_bias/conv2_bias_in_context.xdc] for cell 'u_DUT/u_CONV2/u_ROM_BIAS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_weights/conv2_weights/conv2_weights_in_context.xdc] for cell 'u_DUT/u_CONV2/u_ROM_WEIGHTS'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/conv2_weights/conv2_weights/conv2_weights_in_context.xdc] for cell 'u_DUT/u_CONV2/u_ROM_WEIGHTS'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_0/image_chanel_0/image_chanel_0_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_0'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_0/image_chanel_0/image_chanel_0_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_0'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_1/image_chanel_1/image_chanel_1_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_1'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_1/image_chanel_1/image_chanel_1_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_1'
Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_2/image_chanel_2/image_chanel_2_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_2'
Finished Parsing XDC File [/home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.gen/sources_1/ip/image_chanel_2/image_chanel_2/image_chanel_2_in_context.xdc] for cell 'u_DUT/u_IMG_CHA_2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.586 ; gain = 0.000 ; free physical = 782 ; free virtual = 19012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2303.586 ; gain = 0.000 ; free physical = 782 ; free virtual = 19012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2303.586 ; gain = 485.977 ; free physical = 717 ; free virtual = 18978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.590 ; gain = 493.980 ; free physical = 717 ; free virtual = 18978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IS_IP_OOC_CELL could not find object (constraint file  /home/haas/Documents/GitHub/cnn_hardware_accelerator_XILINX/cnn_hardware_accelerator_VIVADO/cnn_hardware_accelerator_VIVADO.runs/generic_ram_synth_1/generic_ram/generic_ram_in_context.xdc, line 2).
Applied set_property KEEP_HIERARCHY = SOFT for u_DUT/u_CONV2/u_ROM_BIAS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_DUT/u_CONV2/u_ROM_WEIGHTS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_DUT/u_IMG_CHA_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_DUT/u_IMG_CHA_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_DUT/u_IMG_CHA_2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.590 ; gain = 493.980 ; free physical = 721 ; free virtual = 18979
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'conv1_crt'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'pool1_crt'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'conv1_crt__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'pool1_crt__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'conv1_crt__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'pool1_crt__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'rebuffer_crt__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'conv1_crt__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'r_STATE_reg' in module 'fc_crt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
             s_dado_zero |                10000000000000000 |                            00101
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |            000000000010000000000 |                            00000
       s_weight_read_ena |            000000010000000000000 |                            00010
      s_weight_write_ena |            000000000000100000000 |                            00011
       s_weight_inc_addr |            000000000001000000000 |                            00100
    s_weight_verify_addr |            000000000000001000000 |                            00001
         s_bias_read_ena |            000001000000000000000 |                            00110
        s_bias_write_ena |            001000000000000000000 |                            00111
         s_bias_inc_addr |            010000000000000000000 |                            01000
      s_bias_verify_addr |            100000000000000000000 |                            00101
              s_load_pix |            000000001000000000000 |                            01001
               s_reg_pix |            000100000000000000000 |                            01010
            s_reg_out_nc |            000010000000000000000 |                            01011
            s_acc_fil_ch |            000000000000000001000 |                            01100
             s_write_out |            000000000000000000100 |                            01101
           s_right_shift |            000000000000000000001 |                            01110
              s_last_col |            000000000000000000010 |                            01111
            s_down_shift |            000000100000000000000 |                            10000
              s_last_row |            000000000100000000000 |                            10001
           s_inc_sel_out |            000000000000010000000 |                            10010
            s_last_obuff |            000000000000000010000 |                            10011
                   s_end |            000000000000000100000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'conv1_crt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                         00000010 |                              000
             s_load_pix1 |                         00001000 |                              001
              s_reg_pix1 |                         10000000 |                              010
             s_load_pix2 |                         01000000 |                              011
              s_reg_pix2 |                         00100000 |                              100
             s_write_out |                         00010000 |                              101
              s_last_row |                         00000100 |                              110
                   s_end |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'pool1_crt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
             s_dado_zero |                10000000000000000 |                            00101
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |            000000000010000000000 |                            00000
       s_weight_read_ena |            000000010000000000000 |                            00010
      s_weight_write_ena |            000000000000100000000 |                            00011
       s_weight_inc_addr |            000000000001000000000 |                            00100
    s_weight_verify_addr |            000000000000001000000 |                            00001
         s_bias_read_ena |            000001000000000000000 |                            00110
        s_bias_write_ena |            001000000000000000000 |                            00111
         s_bias_inc_addr |            010000000000000000000 |                            01000
      s_bias_verify_addr |            100000000000000000000 |                            00101
              s_load_pix |            000000001000000000000 |                            01001
               s_reg_pix |            000100000000000000000 |                            01010
            s_reg_out_nc |            000010000000000000000 |                            01011
            s_acc_fil_ch |            000000000000000001000 |                            01100
             s_write_out |            000000000000000000100 |                            01101
           s_right_shift |            000000000000000000001 |                            01110
              s_last_col |            000000000000000000010 |                            01111
            s_down_shift |            000000100000000000000 |                            10000
              s_last_row |            000000000100000000000 |                            10001
           s_inc_sel_out |            000000000000010000000 |                            10010
            s_last_obuff |            000000000000000010000 |                            10011
                   s_end |            000000000000000100000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'conv1_crt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                         00000010 |                              000
             s_load_pix1 |                         00001000 |                              001
              s_reg_pix1 |                         10000000 |                              010
             s_load_pix2 |                         01000000 |                              011
              s_reg_pix2 |                         00100000 |                              100
             s_write_out |                         00010000 |                              101
              s_last_row |                         00000100 |                              110
                   s_end |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'pool1_crt__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
             s_dado_zero |                10000000000000000 |                            00101
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |            000000000010000000000 |                            00000
       s_weight_read_ena |            000000010000000000000 |                            00010
      s_weight_write_ena |            000000000000100000000 |                            00011
       s_weight_inc_addr |            000000000001000000000 |                            00100
    s_weight_verify_addr |            000000000000001000000 |                            00001
         s_bias_read_ena |            000001000000000000000 |                            00110
        s_bias_write_ena |            001000000000000000000 |                            00111
         s_bias_inc_addr |            010000000000000000000 |                            01000
      s_bias_verify_addr |            100000000000000000000 |                            00101
              s_load_pix |            000000001000000000000 |                            01001
               s_reg_pix |            000100000000000000000 |                            01010
            s_reg_out_nc |            000010000000000000000 |                            01011
            s_acc_fil_ch |            000000000000000001000 |                            01100
             s_write_out |            000000000000000000100 |                            01101
           s_right_shift |            000000000000000000001 |                            01110
              s_last_col |            000000000000000000010 |                            01111
            s_down_shift |            000000100000000000000 |                            10000
              s_last_row |            000000000100000000000 |                            10001
           s_inc_sel_out |            000000000000010000000 |                            10010
            s_last_obuff |            000000000000000010000 |                            10011
                   s_end |            000000000000000100000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'conv1_crt__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                         00000010 |                              000
             s_load_pix1 |                         00001000 |                              001
              s_reg_pix1 |                         10000000 |                              010
             s_load_pix2 |                         01000000 |                              011
              s_reg_pix2 |                         00100000 |                              100
             s_write_out |                         00010000 |                              101
              s_last_row |                         00000100 |                              110
                   s_end |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'pool1_crt__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                00000000010000000 |                            00000
               s_max_row |                00000000000000100 |                            00001
          s_rst_col_cntr |                00000000100000000 |                            00010
               s_max_col |                00000000000100000 |                            00011
                   s_pad |                00000000001000000 |                            00100
              s_read_ena |                00100000000000000 |                            00110
            s_dado_input |                00001000000000000 |                            00111
          s_inc_col_cntr |                00010000000000000 |                            01000
              s_sel_buff |                01000000000000000 |                            01001
            s_buff_line0 |                00000100000000000 |                            01010
            s_buff_line1 |                00000010000000000 |                            01011
            s_buff_line2 |                00000000000010000 |                            01100
          s_inc_row_cntr |                00000000000001000 |                            01101
               s_sel_max |                00000000000000001 |                            01110
          s_rst_sel_buff |                00000000000000010 |                            01111
                   s_end |                00000001000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'rebuffer_crt__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |            000000000010000000000 |                            00000
       s_weight_read_ena |            000000010000000000000 |                            00010
      s_weight_write_ena |            000000000000100000000 |                            00011
       s_weight_inc_addr |            000000000001000000000 |                            00100
    s_weight_verify_addr |            000000000000001000000 |                            00001
         s_bias_read_ena |            000001000000000000000 |                            00110
        s_bias_write_ena |            001000000000000000000 |                            00111
         s_bias_inc_addr |            010000000000000000000 |                            01000
      s_bias_verify_addr |            100000000000000000000 |                            00101
              s_load_pix |            000000001000000000000 |                            01001
               s_reg_pix |            000100000000000000000 |                            01010
            s_reg_out_nc |            000010000000000000000 |                            01011
            s_acc_fil_ch |            000000000000000001000 |                            01100
             s_write_out |            000000000000000000100 |                            01101
           s_right_shift |            000000000000000000001 |                            01110
              s_last_col |            000000000000000000010 |                            01111
            s_down_shift |            000000100000000000000 |                            10000
              s_last_row |            000000000100000000000 |                            10001
           s_inc_sel_out |            000000000000010000000 |                            10010
            s_last_obuff |            000000000000000010000 |                            10011
                   s_end |            000000000000000100000 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'conv1_crt__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                      00000000001 |                             0000
         s_bias_read_ena |                      00000000010 |                             0001
        s_bias_write_ena |                      00000000100 |                             0010
         s_bias_inc_addr |                      00000001000 |                             0011
       s_load_pix_weight |                      00000010000 |                             0100
               s_reg_pix |                      00000100000 |                             0101
           s_reg_out_nfc |                      00001000000 |                             0110
          s_last_feature |                      00010000000 |                             1001
             s_write_out |                      00100000000 |                             0111
             s_last_unit |                      01000000000 |                             1000
                   s_end |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_STATE_reg' using encoding 'one-hot' in module 'fc_crt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2311.590 ; gain = 493.980 ; free physical = 712 ; free virtual = 18977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   32 Bit       Adders := 57    
	   2 Input   32 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 71    
	   2 Input    8 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 27    
	   2 Input    5 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 256   
+---Registers : 
	               32 Bit    Registers := 71    
	               10 Bit    Registers := 59    
	                8 Bit    Registers := 1393  
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 11    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 24    
+---Multipliers : 
	              32x32  Multipliers := 5     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 16    
	   4 Input   32 Bit        Muxes := 1     
	  21 Input   21 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 32    
	  16 Input   17 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 52    
	  17 Input   17 Bit        Muxes := 3     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 418   
	   4 Input   10 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 967   
	  64 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 81    
	   2 Input    1 Bit        Muxes := 111   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
