Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 15:55:57 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/UniformILPNew/fir_gen_UniformILPNew_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 Delay1No_instance/Y_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.875ns (27.455%)  route 2.312ns (72.545%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 7.041 - 4.000 ) 
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.697ns, distribution 0.908ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.536ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=3139, routed)        2.605     3.636    Delay1No_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X150Y235       FDCE                                         r  Delay1No_instance/Y_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y235       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.714 r  Delay1No_instance/Y_reg[23]/Q
                         net (fo=10, routed)          0.501     4.215    Delay1No_instance/Q[23]
    SLICE_X143Y237       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     4.338 r  Delay1No_instance/shiftedFracY_d1[33]_i_5/O
                         net (fo=4, routed)           0.097     4.435    Delay1No_instance/shiftedFracY_d1[33]_i_5_n_0
    SLICE_X143Y237       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     4.557 r  Delay1No_instance/shiftedFracY_d1[49]_i_13/O
                         net (fo=3, routed)           0.267     4.824    Delay1No_instance/shiftedFracY_d1[49]_i_13_n_0
    SLICE_X146Y238       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     4.961 r  Delay1No_instance/shiftedFracY_d1[32]_i_15/O
                         net (fo=1, routed)           0.164     5.125    Delay1No_instance/shiftedFracY_d1[32]_i_15_n_0
    SLICE_X146Y238       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.177 r  Delay1No_instance/shiftedFracY_d1[32]_i_8/O
                         net (fo=4, routed)           0.243     5.420    Delay1No_instance/shiftedFracY_d1[32]_i_8_n_0
    SLICE_X145Y237       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.509 r  Delay1No_instance/shiftedFracY_d1[49]_i_3/O
                         net (fo=3, routed)           0.098     5.607    Delay1No_instance/Add_0_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X145Y237       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.644 r  Delay1No_instance/shiftedFracY_d1[33]_i_3/O
                         net (fo=48, routed)          0.548     6.192    Delay1No1_instance/shiftVal__5[1]
    SLICE_X151Y229       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     6.341 r  Delay1No1_instance/shiftedFracY_d1[33]_i_4/O
                         net (fo=2, routed)           0.344     6.685    Delay1No_instance/Y_reg[26]_0[10]
    SLICE_X147Y227       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     6.773 r  Delay1No_instance/shiftedFracY_d1[17]_i_1/O
                         net (fo=1, routed)           0.050     6.823    Add_0_impl_instance/FPAddSubOp_instance/D[6]
    SLICE_X147Y227       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=3139, routed)        2.302     7.041    Add_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y227       FDRE                                         r  Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]/C
                         clock pessimism              0.494     7.534    
                         clock uncertainty           -0.035     7.499    
    SLICE_X147Y227       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.524    Add_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          7.524    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  0.701    




