[VIC]
M_counter_q_RNIFKS8_0_cascade_=ltout:in1
M_this_internal_address_q_3_ns_1_10_cascade_=ltout:in0
M_this_internal_address_q_3_ns_1_3_cascade_=ltout:in0
M_this_sprites_ram_read_data_0_cascade_=ltout:in1
M_this_sprites_ram_read_data_3_cascade_=ltout:in1
M_this_state_q_srsts_0_a2_1_8_4_cascade_=ltout:in2
N_184_0_cascade_=ltout:in0
N_475_cascade_=ltout:in0
N_70_cascade_=ltout:in0
if_generate_plus_mult1_un68_sum_axbxc3_ns_cascade_=ltout:in1
if_generate_plus_mult1_un75_sum_axbxc3_cascade_=ltout:in1
this_ppu.M_N_11_mux_cascade_=ltout:in0
this_ppu.M_N_15_mux_cascade_=ltout:in1
this_ppu.M_N_16_1_cascade_=ltout:in0
this_ppu.M_N_6_0_cascade_=ltout:in1
this_ppu.M_m12_0_o2_381Z0Z_4_cascade_=ltout:in1
this_ppu.M_m12_0_o2_381_5_cascade_=ltout:in3
this_ppu.M_m12_0_x3_out_0_cascade_=ltout:in1
this_ppu.M_m12_0_x3_s_0_1Z0Z_0_cascade_=ltout:in0
this_ppu.M_m1_e_0_1_0_cascade_=ltout:in1
this_ppu.M_mZ0Z1_cascade_=ltout:in1
this_ppu.sprites_N_7_0_cascade_=ltout:in0
this_ppu.sprites_addr_1_i_0_0Z0Z_9_cascade_=ltout:in0
this_ppu.sprites_addr_1_i_0_2Z0Z_9_cascade_=ltout:in1
this_ppu.sprites_m7Z0Z_0_cascade_=ltout:in1
this_ppu.sprites_mZ0Z1_cascade_=ltout:in0
this_ppu.un1_M_state_d8_4_0_cascade_=ltout:in1
this_ppu.un5_sprites_addr_1_c2_cascade_=ltout:in0
this_sprites_ram.mem_DOUT_7_i_m2_ns_1_1_cascade_=ltout:in2
this_sprites_ram.mem_DOUT_7_i_m2_ns_1_2_cascade_=ltout:in2
this_sprites_ram.mem_mem_2_1_RNIPE6PZ0_cascade_=ltout:in1
this_vga_ramdac.m5_cascade_=ltout:in3
this_vga_signals.GZ0Z_210_cascade_=ltout:in2
this_vga_signals.M_this_state_q_srsts_0_i_a2_0_4_cascade_=ltout:in1
this_vga_signals.M_this_state_q_srsts_0_i_o4_4Z0Z_4_cascade_=ltout:in2
this_vga_signals.M_this_vga_ramdac_en_i_o2_0_0_cascade_=ltout:in2
this_vga_signals.M_vcounter_q_esr_RNIDB4TM3Z0Z_5_cascade_=ltout:in1
this_vga_signals.M_vcounter_q_fast_esr_RNISGOSZ0Z_4_cascade_=ltout:in2
this_vga_signals.N_177_0_cascade_=ltout:in0
this_vga_signals.N_188_0_0_0_cascade_=ltout:in0
this_vga_signals.N_188_0_cascade_=ltout:in0
this_vga_signals.N_287_cascade_=ltout:in0
this_vga_signals.N_336_0_cascade_=ltout:in0
this_vga_signals.N_343_cascade_=ltout:in3
this_vga_signals.N_386_cascade_=ltout:in3
this_vga_signals.N_387_cascade_=ltout:in0
this_vga_signals.N_391_cascade_=ltout:in0
this_vga_signals.N_3_0_cascade_=ltout:in0
this_vga_signals.N_490_cascade_=ltout:in0
this_vga_signals.N_9_i_0_0_cascade_=ltout:in0
this_vga_signals.g0_0_x2_0_0_a3_3_cascade_=ltout:in1
this_vga_signals.g0_10_1_cascade_=ltout:in1
this_vga_signals.g0_16_x0_cascade_=ltout:in1
this_vga_signals.g0_1_0_cascade_=ltout:in3
this_vga_signals.g0_2_x0_cascade_=ltout:in1
this_vga_signals.g0_3_0_a3_2_cascade_=ltout:in1
this_vga_signals.g1_0_cascade_=ltout:in2
this_vga_signals.g1_2_cascade_=ltout:in3
this_vga_signals.g1_3_0_cascade_=ltout:in0
this_vga_signals.g1_cascade_=ltout:in1
this_vga_signals.g2_0_x0_cascade_=ltout:in1
this_vga_signals.if_N_3_mux_cascade_=ltout:in0
this_vga_signals.if_N_6_mux_0_0_cascade_=ltout:in3
this_vga_signals.if_N_8_i_0_cascade_=ltout:in2
this_vga_signals.if_i3_mux_0_1_cascade_=ltout:in3
this_vga_signals.if_m10_0_a4_1_0_x0_cascade_=ltout:in1
this_vga_signals.if_m10_0_x2_0_0_cascade_=ltout:in3
this_vga_signals.if_m11_1_cascade_=ltout:in3
this_vga_signals.if_m12_cascade_=ltout:in3
this_vga_signals.mult1_un40_sum0_2_cascade_=ltout:in2
this_vga_signals.mult1_un40_sum_0_axb1_i_cascade_=ltout:in3
this_vga_signals.mult1_un40_sum_0_c3_0_cascade_=ltout:in2
this_vga_signals.mult1_un40_sum_c3_0_1_0_2_cascade_=ltout:in3
this_vga_signals.mult1_un40_sum_c3_0_1_0_cascade_=ltout:in3
this_vga_signals.mult1_un40_sum_c3_0_cascade_=ltout:in3
this_vga_signals.mult1_un40_sum_m_ns_1_cascade_=ltout:in2
this_vga_signals.mult1_un40_sum_m_ns_2_cascade_=ltout:in2
this_vga_signals.mult1_un40_sum_m_x0_1_cascade_=ltout:in1
this_vga_signals.mult1_un40_sum_m_x1_3_cascade_=ltout:in2
this_vga_signals.mult1_un47_sum_axb2_0_cascade_=ltout:in0
this_vga_signals.mult1_un47_sum_axbxc3_1_cascade_=ltout:in3
this_vga_signals.mult1_un47_sum_axbxc3_1_x0_cascade_=ltout:in1
this_vga_signals.mult1_un47_sum_c3_0_cascade_=ltout:in2
this_vga_signals.mult1_un54_sum_ac0_3_0_1_cascade_=ltout:in2
this_vga_signals.mult1_un54_sum_axb1_0_cascade_=ltout:in2
this_vga_signals.mult1_un54_sum_axbxc3_1_cascade_=ltout:in1
this_vga_signals.mult1_un54_sum_c3_0_0_cascade_=ltout:in2
this_vga_signals.mult1_un54_sum_c3_0_cascade_=ltout:in1
this_vga_signals.mult1_un61_sum_ac0_2_2_1_cascade_=ltout:in3
this_vga_signals.mult1_un61_sum_ac0_2_2_cascade_=ltout:in1
this_vga_signals.mult1_un61_sum_ac0_2_cascade_=ltout:in0
this_vga_signals.mult1_un61_sum_ac0_3_1_0_x1_cascade_=ltout:in2
this_vga_signals.mult1_un61_sum_axbxc3_1_i_cascade_=ltout:in2
this_vga_signals.mult1_un61_sum_axbxc3_2_2_cascade_=ltout:in2
this_vga_signals.mult1_un61_sum_c2_0_0_cascade_=ltout:in2
this_vga_signals.mult1_un68_sum_axbxc3_1_1_cascade_=ltout:in2
this_vga_signals.mult1_un68_sum_axbxc3_1_cascade_=ltout:in2
this_vga_signals.mult1_un68_sum_axbxc3_1_x0_cascade_=ltout:in1
this_vga_signals.mult1_un68_sum_c3_0_1_cascade_=ltout:in3
this_vga_signals.mult1_un82_sum_axbxc3_3_0_0_0_cascade_=ltout:in3
this_vga_signals_un3_haddress_if_generate_plus_mult1_un61_sum_0_3_cascade_=ltout:in3
this_vga_signals_un3_haddress_if_generate_plus_mult1_un75_sum_axb1_cascade_=ltout:in3
this_vga_signals_un3_haddress_if_generate_plus_mult1_un82_sum_axbxc3_0_cascade_=ltout:in3
this_vga_signals_un3_haddress_if_generate_plus_mult1_un82_sum_c3_cascade_=ltout:in0
this_vga_signals_un3_haddress_if_generate_plus_mult1_un89_sum_c3_0_cascade_=ltout:in2
this_vga_signals_un4_lcounter_if_generate_plus_mult1_un47_sum_c3_0_cascade_=ltout:in1
this_vga_signals_un4_lcounter_if_generate_plus_mult1_un54_sum_axb1_cascade_=ltout:in1
this_vga_signals_un4_lcounter_if_generate_plus_mult1_un61_sum_axbxc3_0_cascade_=ltout:in1
this_vga_signals_un4_lcounter_if_generate_plus_mult1_un68_sum_axb1_cascade_=ltout:in1
this_vga_signals_un4_lcounter_if_generate_plus_mult1_un68_sum_c3_0_cascade_=ltout:in1
this_vga_signals_un4_lcounter_if_i1_mux_cascade_=ltout:in2
[RCC]
M_this_internal_address_qZ0Z_0=WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;WADDR_0;
M_this_internal_address_qZ0Z_1=WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;WADDR_1;
M_this_internal_address_qZ0Z_10=WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;WADDR_10;
M_this_internal_address_qZ0Z_2=WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;WADDR_2;
M_this_internal_address_qZ0Z_3=WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;WADDR_3;
M_this_internal_address_qZ0Z_4=WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;WADDR_4;
M_this_internal_address_qZ0Z_5=WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;WADDR_5;
M_this_internal_address_qZ0Z_6=WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;WADDR_6;
M_this_internal_address_qZ0Z_7=WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;WADDR_7;
M_this_internal_address_qZ0Z_8=WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;WADDR_8;
M_this_internal_address_qZ0Z_9=WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;WADDR_9;
M_this_ppu_vram_addr_0=RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;RADDR_0;
M_this_ppu_vram_addr_1=RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;RADDR_1;
M_this_ppu_vram_addr_2=RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;RADDR_2;
M_this_ppu_vram_addr_3=RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;RADDR_3;
M_this_ppu_vram_addr_4=RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;RADDR_4;
M_this_ppu_vram_addr_5=RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;RADDR_5;
M_this_ppu_vram_addr_6=RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;RADDR_6;
N_134_0=RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;RADDR_7;
N_138_0=RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;RADDR_9;
N_140_i=RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;RADDR_10;
sprites_m7=RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;RADDR_8;
