{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588033245106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588033245107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 27 19:20:44 2020 " "Processing started: Mon Apr 27 19:20:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588033245107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033245107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad10 -c actividad09 " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad10 -c actividad09" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033245108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588033245354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588033245354 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MemInst.v " "Can't analyze file -- file MemInst.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033258091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF " "Found entity 1: BFF" {  } { { "BFF.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB.v 1 1 " "Found 1 design units, including 1 entities, in source file RB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchCycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchCycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle_tb " "Found entity 1: fetchCycle_tb" {  } { { "fetchCycle_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BFF_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file BFF_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BFF_tb " "Found entity 1: BFF_tb" {  } { { "BFF_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BFF_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RB_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file RB_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB_tb " "Found entity 1: RB_tb" {  } { { "RB_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FEDE.v " "Can't analyze file -- file FEDE.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033258100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FEDE_tb.v " "Can't analyze file -- file FEDE_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033258101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUControl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_tb " "Found entity 1: ALUControl_tb" {  } { { "ALUControl_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE_EX.v 1 1 " "Found 1 design units, including 1 entities, in source file DE_EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_EX " "Found entity 1: DE_EX" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../actividad09/BF1.v " "Can't analyze file -- file ../actividad09/BF1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588033258104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BF2.v 1 1 " "Found 1 design units, including 1 entities, in source file BF2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BF2 " "Found entity 1: BF2" {  } { { "BF2.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BF2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE_EX_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file DE_EX_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE_EX_tb " "Found entity 1: DE_EX_tb" {  } { { "DE_EX_tb.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE_EX " "Elaborating entity \"DE_EX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588033258179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetchCycle.v 1 1 " "Using design file fetchCycle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fetchCycle " "Found entity 1: fetchCycle" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033258186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchCycle fetchCycle:fc " "Elaborating entity \"fetchCycle\" for hierarchy \"fetchCycle:fc\"" {  } { { "DE_EX.v" "fc" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258187 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "isa fetchCycle.v(5) " "Verilog HDL warning at fetchCycle.v(5): object isa used but never assigned" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1588033258188 "|fetchCycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fetchCycle.v(10) " "Verilog HDL assignment warning at fetchCycle.v(10): truncated value with size 32 to match size of target (7)" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588033258189 "|fetchCycle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "isa 0 fetchCycle.v(5) " "Net \"isa\" at fetchCycle.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "fetchCycle.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/fetchCycle.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588033258189 "|fetchCycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BFF BFF:bff " "Elaborating entity \"BFF\" for hierarchy \"BFF:bff\"" {  } { { "DE_EX.v" "bff" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluc " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluc\"" {  } { { "DE_EX.v" "aluc" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258190 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(8) " "Verilog HDL Case Statement warning at ALUControl.v(8): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel ALUControl.v(8) " "Verilog HDL Always Construct warning at ALUControl.v(8): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] ALUControl.v(8) " "Inferred latch for \"sel\[0\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] ALUControl.v(8) " "Inferred latch for \"sel\[1\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] ALUControl.v(8) " "Inferred latch for \"sel\[2\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[3\] ALUControl.v(8) " "Inferred latch for \"sel\[3\]\" at ALUControl.v(8)" {  } { { "ALUControl.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALUControl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258192 "|DE_EX|ALUControl:aluc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:rb " "Elaborating entity \"RB\" for hierarchy \"RB:rb\"" {  } { { "DE_EX.v" "rb" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BF1.v 1 1 " "Using design file BF1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BF1 " "Found entity 1: BF1" {  } { { "BF1.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/BF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033258200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BF1 BF1:bf1 " "Elaborating entity \"BF1\" for hierarchy \"BF1:bf1\"" {  } { { "DE_EX.v" "bf1" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258201 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588033258207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1588033258207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DE_EX.v" "alu" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BF2 BF2:bf2 " "Elaborating entity \"BF2\" for hierarchy \"BF2:bf2\"" {  } { { "DE_EX.v" "bf2" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588033258210 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~0 " "LATCH primitive \"RB:rb\|bank~0\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~1 " "LATCH primitive \"RB:rb\|bank~1\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~2 " "LATCH primitive \"RB:rb\|bank~2\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~3 " "LATCH primitive \"RB:rb\|bank~3\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~4 " "LATCH primitive \"RB:rb\|bank~4\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~5 " "LATCH primitive \"RB:rb\|bank~5\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~6 " "LATCH primitive \"RB:rb\|bank~6\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~7 " "LATCH primitive \"RB:rb\|bank~7\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~8 " "LATCH primitive \"RB:rb\|bank~8\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~9 " "LATCH primitive \"RB:rb\|bank~9\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~10 " "LATCH primitive \"RB:rb\|bank~10\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~11 " "LATCH primitive \"RB:rb\|bank~11\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~12 " "LATCH primitive \"RB:rb\|bank~12\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~13 " "LATCH primitive \"RB:rb\|bank~13\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~14 " "LATCH primitive \"RB:rb\|bank~14\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~15 " "LATCH primitive \"RB:rb\|bank~15\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~16 " "LATCH primitive \"RB:rb\|bank~16\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~17 " "LATCH primitive \"RB:rb\|bank~17\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~18 " "LATCH primitive \"RB:rb\|bank~18\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~19 " "LATCH primitive \"RB:rb\|bank~19\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~20 " "LATCH primitive \"RB:rb\|bank~20\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~21 " "LATCH primitive \"RB:rb\|bank~21\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~22 " "LATCH primitive \"RB:rb\|bank~22\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~23 " "LATCH primitive \"RB:rb\|bank~23\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~24 " "LATCH primitive \"RB:rb\|bank~24\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~25 " "LATCH primitive \"RB:rb\|bank~25\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~26 " "LATCH primitive \"RB:rb\|bank~26\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~27 " "LATCH primitive \"RB:rb\|bank~27\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~28 " "LATCH primitive \"RB:rb\|bank~28\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~29 " "LATCH primitive \"RB:rb\|bank~29\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~30 " "LATCH primitive \"RB:rb\|bank~30\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RB:rb\|bank~31 " "LATCH primitive \"RB:rb\|bank~31\" is permanently enabled" {  } { { "RB.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/RB.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588033258433 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroFlag VCC " "Pin \"zeroFlag\" is stuck at VCC" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|zeroFlag"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[0\] GND " "Pin \"res\[0\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[1\] GND " "Pin \"res\[1\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[2\] GND " "Pin \"res\[2\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[3\] GND " "Pin \"res\[3\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[4\] GND " "Pin \"res\[4\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[5\] GND " "Pin \"res\[5\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[6\] GND " "Pin \"res\[6\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[7\] GND " "Pin \"res\[7\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[8\] GND " "Pin \"res\[8\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[9\] GND " "Pin \"res\[9\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[10\] GND " "Pin \"res\[10\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[11\] GND " "Pin \"res\[11\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[12\] GND " "Pin \"res\[12\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[13\] GND " "Pin \"res\[13\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[14\] GND " "Pin \"res\[14\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[15\] GND " "Pin \"res\[15\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[16\] GND " "Pin \"res\[16\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[17\] GND " "Pin \"res\[17\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[18\] GND " "Pin \"res\[18\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[19\] GND " "Pin \"res\[19\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[20\] GND " "Pin \"res\[20\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[21\] GND " "Pin \"res\[21\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[22\] GND " "Pin \"res\[22\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[23\] GND " "Pin \"res\[23\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[24\] GND " "Pin \"res\[24\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[25\] GND " "Pin \"res\[25\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[26\] GND " "Pin \"res\[26\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[27\] GND " "Pin \"res\[27\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[28\] GND " "Pin \"res\[28\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[29\] GND " "Pin \"res\[29\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[30\] GND " "Pin \"res\[30\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "res\[31\] GND " "Pin \"res\[31\]\" is stuck at GND" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588033258625 "|DE_EX|res[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588033258625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588033258633 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regWrite " "No output dependent on input pin \"regWrite\"" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588033258638 "|DE_EX|regWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "DE_EX.v" "" { Text "/home/jorozco/Documentos/semArq/actividad10/DE_EX.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588033258638 "|DE_EX|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588033258638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588033258638 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588033258638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588033258638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588033258681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 27 19:20:58 2020 " "Processing ended: Mon Apr 27 19:20:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588033258681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588033258681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588033258681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588033258681 ""}
