{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634229625664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634229625664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 18:40:25 2021 " "Processing started: Thu Oct 14 18:40:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634229625664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229625664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemGate -c MemGate " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemGate -c MemGate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229625664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634229626040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634229626040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memgate.v 1 1 " "Found 1 design units, including 1 entities, in source file memgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemGate " "Found entity 1: MemGate" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634229633293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemGate " "Elaborating entity \"MemGate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634229633340 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "In MemGate.v(16) " "Verilog HDL Always Construct warning at MemGate.v(16): variable \"In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634229633348 "|MemGate"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Memoire MemGate.v(20) " "Verilog HDL Always Construct warning at MemGate.v(20): variable \"Memoire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1634229633349 "|MemGate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Memoire MemGate.v(12) " "Verilog HDL Always Construct warning at MemGate.v(12): inferring latch(es) for variable \"Memoire\", which holds its previous value in one or more paths through the always construct" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634229633349 "|MemGate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out MemGate.v(12) " "Verilog HDL Always Construct warning at MemGate.v(12): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634229633349 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] MemGate.v(12) " "Inferred latch for \"Out\[0\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] MemGate.v(12) " "Inferred latch for \"Out\[1\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] MemGate.v(12) " "Inferred latch for \"Out\[2\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] MemGate.v(12) " "Inferred latch for \"Out\[3\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] MemGate.v(12) " "Inferred latch for \"Out\[4\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] MemGate.v(12) " "Inferred latch for \"Out\[5\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] MemGate.v(12) " "Inferred latch for \"Out\[6\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] MemGate.v(12) " "Inferred latch for \"Out\[7\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] MemGate.v(12) " "Inferred latch for \"Out\[8\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] MemGate.v(12) " "Inferred latch for \"Out\[9\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] MemGate.v(12) " "Inferred latch for \"Out\[10\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] MemGate.v(12) " "Inferred latch for \"Out\[11\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633350 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] MemGate.v(12) " "Inferred latch for \"Out\[12\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] MemGate.v(12) " "Inferred latch for \"Out\[13\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] MemGate.v(12) " "Inferred latch for \"Out\[14\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] MemGate.v(12) " "Inferred latch for \"Out\[15\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[16\] MemGate.v(12) " "Inferred latch for \"Out\[16\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[17\] MemGate.v(12) " "Inferred latch for \"Out\[17\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[18\] MemGate.v(12) " "Inferred latch for \"Out\[18\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[19\] MemGate.v(12) " "Inferred latch for \"Out\[19\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[20\] MemGate.v(12) " "Inferred latch for \"Out\[20\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[21\] MemGate.v(12) " "Inferred latch for \"Out\[21\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[0\] MemGate.v(12) " "Inferred latch for \"Memoire\[0\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[1\] MemGate.v(12) " "Inferred latch for \"Memoire\[1\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[2\] MemGate.v(12) " "Inferred latch for \"Memoire\[2\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[3\] MemGate.v(12) " "Inferred latch for \"Memoire\[3\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[4\] MemGate.v(12) " "Inferred latch for \"Memoire\[4\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[5\] MemGate.v(12) " "Inferred latch for \"Memoire\[5\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[6\] MemGate.v(12) " "Inferred latch for \"Memoire\[6\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[7\] MemGate.v(12) " "Inferred latch for \"Memoire\[7\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[8\] MemGate.v(12) " "Inferred latch for \"Memoire\[8\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[9\] MemGate.v(12) " "Inferred latch for \"Memoire\[9\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[10\] MemGate.v(12) " "Inferred latch for \"Memoire\[10\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[11\] MemGate.v(12) " "Inferred latch for \"Memoire\[11\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[12\] MemGate.v(12) " "Inferred latch for \"Memoire\[12\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633351 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[13\] MemGate.v(12) " "Inferred latch for \"Memoire\[13\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[14\] MemGate.v(12) " "Inferred latch for \"Memoire\[14\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[15\] MemGate.v(12) " "Inferred latch for \"Memoire\[15\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[16\] MemGate.v(12) " "Inferred latch for \"Memoire\[16\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[17\] MemGate.v(12) " "Inferred latch for \"Memoire\[17\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[18\] MemGate.v(12) " "Inferred latch for \"Memoire\[18\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[19\] MemGate.v(12) " "Inferred latch for \"Memoire\[19\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[20\] MemGate.v(12) " "Inferred latch for \"Memoire\[20\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Memoire\[21\] MemGate.v(12) " "Inferred latch for \"Memoire\[21\]\" at MemGate.v(12)" {  } { { "MemGate.v" "" { Text "C:/Quartus/FrequenceMetre/MemGate/MemGate.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229633352 "|MemGate"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634229633880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634229634447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634229634447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634229634563 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634229634563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634229634563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634229634563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634229634578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 18:40:34 2021 " "Processing ended: Thu Oct 14 18:40:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634229634578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634229634578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634229634578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634229634578 ""}
