INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/ip/DRAM_blk_mem_gen_0_0/sim/DRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.ip_user_files/bd/DRAM/hdl/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/AC_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_Bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Memory_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R16_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R16_bit_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module R8_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/Image_Downsampling_Processor/Processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
