Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:39:20 2015
| Host              : xsjrdevl19 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Command           : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postsynth_timing_max.rpt
| Design            : mkSMAdapter4B
| Device            : 7vx330t-ffg1157
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[10]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[10]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[11]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[12]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[12]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[13]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[15]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[15]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[17]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[17]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[19]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[19]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[1]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[1]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[21]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[21]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wmi_mFlagF_q_0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (wciS0_Clk rise@4.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 2.015ns (48.189%)  route 2.166ns (51.811%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns = ( 5.408 - 4.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.544     0.544 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.011    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.093     1.104 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.466     1.570    size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/CLK
                                                                      r  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[48])
                                                      1.800     3.370 f  size_fifoc/fifo_1/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_36_bl_1.fifo_36_bl_1/DO[48]
                         net (fo=8, unplaced)         0.466     3.837    wsiS_reqFifo__D_OUT[48]
                                                                      f  size_fifoc_i_13/I3
                         LUT4 (Prop_lut4_I3_O)        0.043     3.880 f  size_fifoc_i_13/O
                         net (fo=4, unplaced)         0.294     4.174    size_fifoc_i_13_n_0
                                                                      f  size_fifoc_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.043     4.217 r  size_fifoc_i_4/O
                         net (fo=122, unplaced)       0.375     4.592    size_fifoc_i_4_n_0
                                                                      r  wmi_reqF_q_1[27]_i_5/I1
                         LUT5 (Prop_lut5_I1_O)        0.043     4.635 r  wmi_reqF_q_1[27]_i_5/O
                         net (fo=58, unplaced)        0.356     4.991    wmi_reqF_q_1[27]_i_5_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.043     5.034 r  wmi_mFlagF_q_0[31]_i_3/O
                         net (fo=27, unplaced)        0.337     5.371    wmi_mFlagF_q_0[31]_i_3_n_0
                                                                      r  wmi_mFlagF_q_0[31]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.043     5.414 r  wmi_mFlagF_q_0[31]_i_1/O
                         net (fo=26, unplaced)        0.338     5.752    wmi_mFlagF_q_0__EN
                         FDRE                                         r  wmi_mFlagF_q_0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  wciS0_Clk
                         net (fo=0)                   0.000     4.000    wciS0_Clk
                                                                      r  wciS0_Clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.439     4.439 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     4.882    wciS0_Clk_IBUF
                                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.083     4.965 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=864, unplaced)       0.443     5.408    wciS0_Clk_IBUF_BUFG
                                                                      r  wmi_mFlagF_q_0_reg[23]/C
                         clock pessimism              0.139     5.547    
                         clock uncertainty           -0.035     5.512    
                         FDRE (Setup_fdre_C_CE)      -0.199     5.313    wmi_mFlagF_q_0_reg[23]
  -------------------------------------------------------------------
                         required time                          5.313    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.439    




