#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 14 19:33:10 2016
# Process ID: 916
# Log file: C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/pc/Desktop/lab45/lab5_1_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 721.598 ; gain = 143.891
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 4 for port ROM_data [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 760.844 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 4 for port ROM_data [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 6 differs from formal bit length 4 for port ROM_data [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 802.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Illegal binary digit 'q' found in data of file "C:\Users\pc\Desktop\lab45\lab5_1_3\lab5_1_3.srcs\sources_1\new\ROM_data.txt"
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File \ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 802.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: File ROM_data.txt referenced on C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.770 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {250ns} -objects [current_fileset -simset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3 - 副本/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 250ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 250ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 830.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 832.664 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 20:32:43 2016...
