// Seed: 2712860687
module module_0 ();
  assign module_2.id_0 = 0;
  wire id_1;
  logic [1 : -1] id_2;
  ;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    output supply0 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd8,
    parameter id_1 = 32'd35
) (
    output wand _id_0,
    inout  tri0 _id_1
);
  logic [id_0 : 1] id_3 = id_3;
  module_0 modCall_1 ();
  assign id_3[id_1] = 1'b0;
endmodule
