Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri May 10 19:17:29 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      2048        
SYNTH-10   Warning   Wide multiplier                128         
TIMING-18  Warning   Missing input or output delay  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.033        0.000                      0                53760        0.029        0.000                      0                53760        4.500        0.000                       0                 27570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.033        0.000                      0                53760        0.029        0.000                      0                53760        4.500        0.000                       0                 27570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q2/out_temp_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.906ns  (logic 7.706ns (77.794%)  route 2.200ns (22.206%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.782     5.163    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X95Y25         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/Q
                         net (fo=2, routed)           0.604     6.223    genblk1[7].u_lstm_unit/q2/Q[1]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    10.074 r  genblk1[7].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.076    genblk1[7].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.594 r  genblk1[7].u_lstm_unit/q2/out_temp0__2/P[16]
                         net (fo=1, routed)           1.012    12.606    genblk1[7].u_lstm_unit/q2/out_temp0__2_n_89
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.262 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.262    genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009    13.385    genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.499    genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.613    genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.727    genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.841    genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.955    genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.194 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14/O[2]
                         net (fo=1, routed)           0.573    14.766    genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14_n_5
    SLICE_X91Y28         LUT5 (Prop_lut5_I1_O)        0.302    15.068 r  genblk1[7].u_lstm_unit/q2/out_temp[63]_i_2__14/O
                         net (fo=1, routed)           0.000    15.068    genblk1[7].u_lstm_unit/q2/p_0_in__0[63]
    SLICE_X91Y28         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.610    14.647    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X91Y28         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[63]/C
                         clock pessimism              0.458    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X91Y28         FDCE (Setup_fdce_C_D)        0.031    15.101    genblk1[7].u_lstm_unit/q2/out_temp_reg[63]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 genblk1[9].u_lstm_unit/q1/out_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[9].u_lstm_unit/q1/out_temp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 7.766ns (78.479%)  route 2.130ns (21.521%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.652     5.033    genblk1[9].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X34Y56         FDCE                                         r  genblk1[9].u_lstm_unit/q1/out_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDCE (Prop_fdce_C_Q)         0.518     5.551 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[7]/Q
                         net (fo=4, routed)           0.580     6.130    genblk1[9].u_lstm_unit/q1/out_temp_reg[7]_0[7]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851     9.981 r  genblk1[9].u_lstm_unit/q1/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.983    genblk1[9].u_lstm_unit/q1/out_temp0__1_n_106
    DSP48_X2Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.501 r  genblk1[9].u_lstm_unit/q1/out_temp0__2/P[17]
                         net (fo=2, routed)           0.951    12.452    genblk1[9].u_lstm_unit/q1/out_temp0__2_n_88
    SLICE_X35Y52         LUT2 (Prop_lut2_I0_O)        0.124    12.576 r  genblk1[9].u_lstm_unit/q1/out_temp[36]_i_5__17/O
                         net (fo=1, routed)           0.000    12.576    genblk1[9].u_lstm_unit/q1/out_temp[36]_i_5__17_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.126 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[36]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.126    genblk1[9].u_lstm_unit/q1/out_temp_reg[36]_i_2__17_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.240 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[40]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.240    genblk1[9].u_lstm_unit/q1/out_temp_reg[40]_i_2__17_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.354 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[44]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.354    genblk1[9].u_lstm_unit/q1/out_temp_reg[44]_i_2__17_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.468 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[48]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.468    genblk1[9].u_lstm_unit/q1/out_temp_reg[48]_i_2__17_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.582 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[52]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.582    genblk1[9].u_lstm_unit/q1/out_temp_reg[52]_i_2__17_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.696 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[56]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.696    genblk1[9].u_lstm_unit/q1/out_temp_reg[56]_i_2__17_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.810 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[60]_i_2__17/CO[3]
                         net (fo=1, routed)           0.000    13.810    genblk1[9].u_lstm_unit/q1/out_temp_reg[60]_i_2__17_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.032 r  genblk1[9].u_lstm_unit/q1/out_temp_reg[63]_i_3__17/O[0]
                         net (fo=1, routed)           0.597    14.629    genblk1[9].u_lstm_unit/q1/out_temp_reg[63]_i_3__17_n_7
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.299    14.928 r  genblk1[9].u_lstm_unit/q1/out_temp[61]_i_1__17/O
                         net (fo=1, routed)           0.000    14.928    genblk1[9].u_lstm_unit/q1/p_1_in[61]
    SLICE_X37Y59         FDCE                                         r  genblk1[9].u_lstm_unit/q1/out_temp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.477    14.514    genblk1[9].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X37Y59         FDCE                                         r  genblk1[9].u_lstm_unit/q1/out_temp_reg[61]/C
                         clock pessimism              0.458    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X37Y59         FDCE (Setup_fdce_C_D)        0.032    14.968    genblk1[9].u_lstm_unit/q1/out_temp_reg[61]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.928    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q2/out_temp_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 7.686ns (77.621%)  route 2.216ns (22.379%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 14.644 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.782     5.163    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X95Y25         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/Q
                         net (fo=2, routed)           0.604     6.223    genblk1[7].u_lstm_unit/q2/Q[1]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    10.074 r  genblk1[7].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.076    genblk1[7].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.594 r  genblk1[7].u_lstm_unit/q2/out_temp0__2/P[16]
                         net (fo=1, routed)           1.012    12.606    genblk1[7].u_lstm_unit/q2/out_temp0__2_n_89
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.262 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.262    genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009    13.385    genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.499    genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.613    genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.727    genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.841    genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.955    genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.177 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14/O[0]
                         net (fo=1, routed)           0.589    14.765    genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14_n_7
    SLICE_X92Y26         LUT5 (Prop_lut5_I1_O)        0.299    15.064 r  genblk1[7].u_lstm_unit/q2/out_temp[61]_i_1__14/O
                         net (fo=1, routed)           0.000    15.064    genblk1[7].u_lstm_unit/q2/p_0_in__0[61]
    SLICE_X92Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.607    14.644    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X92Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[61]/C
                         clock pessimism              0.458    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X92Y26         FDCE (Setup_fdce_C_D)        0.081    15.148    genblk1[7].u_lstm_unit/q2/out_temp_reg[61]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 genblk1[2].u_lstm_unit/q1/out_temp_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/q1/out_temp_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.802ns  (logic 7.882ns (80.410%)  route 1.920ns (19.590%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 14.645 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.791     5.172    genblk1[2].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X102Y19        FDCE                                         r  genblk1[2].u_lstm_unit/q1/out_temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y19        FDCE (Prop_fdce_C_Q)         0.518     5.690 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[16]/Q
                         net (fo=1, routed)           0.567     6.257    genblk1[2].u_lstm_unit/q1/out_temp[16]
    DSP48_X4Y6           DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    10.108 r  genblk1[2].u_lstm_unit/q1/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.110    genblk1[2].u_lstm_unit/q1/out_temp0__1_n_106
    DSP48_X4Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.628 r  genblk1[2].u_lstm_unit/q1/out_temp0__2/P[17]
                         net (fo=2, routed)           0.913    12.541    genblk1[2].u_lstm_unit/q1/out_temp0__2_n_88
    SLICE_X101Y16        LUT2 (Prop_lut2_I0_O)        0.124    12.665 r  genblk1[2].u_lstm_unit/q1/out_temp[36]_i_5__3/O
                         net (fo=1, routed)           0.000    12.665    genblk1[2].u_lstm_unit/q1/out_temp[36]_i_5__3_n_0
    SLICE_X101Y16        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.215 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[36]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.215    genblk1[2].u_lstm_unit/q1/out_temp_reg[36]_i_2__3_n_0
    SLICE_X101Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.329 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[40]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.329    genblk1[2].u_lstm_unit/q1/out_temp_reg[40]_i_2__3_n_0
    SLICE_X101Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.443 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[44]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.443    genblk1[2].u_lstm_unit/q1/out_temp_reg[44]_i_2__3_n_0
    SLICE_X101Y19        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.557 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[48]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.557    genblk1[2].u_lstm_unit/q1/out_temp_reg[48]_i_2__3_n_0
    SLICE_X101Y20        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.671 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[52]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.671    genblk1[2].u_lstm_unit/q1/out_temp_reg[52]_i_2__3_n_0
    SLICE_X101Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.785 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[56]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.785    genblk1[2].u_lstm_unit/q1/out_temp_reg[56]_i_2__3_n_0
    SLICE_X101Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.899 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[60]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000    13.899    genblk1[2].u_lstm_unit/q1/out_temp_reg[60]_i_2__3_n_0
    SLICE_X101Y23        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.233 r  genblk1[2].u_lstm_unit/q1/out_temp_reg[63]_i_3__3/O[1]
                         net (fo=1, routed)           0.438    14.671    genblk1[2].u_lstm_unit/q1/out_temp_reg[63]_i_3__3_n_6
    SLICE_X101Y24        LUT5 (Prop_lut5_I4_O)        0.303    14.974 r  genblk1[2].u_lstm_unit/q1/out_temp[62]_i_1__3/O
                         net (fo=1, routed)           0.000    14.974    genblk1[2].u_lstm_unit/q1/p_1_in[62]
    SLICE_X101Y24        FDCE                                         r  genblk1[2].u_lstm_unit/q1/out_temp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.608    14.645    genblk1[2].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X101Y24        FDCE                                         r  genblk1[2].u_lstm_unit/q1/out_temp_reg[62]/C
                         clock pessimism              0.458    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X101Y24        FDCE (Setup_fdce_C_D)        0.031    15.099    genblk1[2].u_lstm_unit/q1/out_temp_reg[62]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.974    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q2/out_temp_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.856ns  (logic 7.802ns (79.158%)  route 2.054ns (20.842%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.782     5.163    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X95Y25         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/Q
                         net (fo=2, routed)           0.604     6.223    genblk1[7].u_lstm_unit/q2/Q[1]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    10.074 r  genblk1[7].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.076    genblk1[7].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.594 r  genblk1[7].u_lstm_unit/q2/out_temp0__2/P[16]
                         net (fo=1, routed)           1.012    12.606    genblk1[7].u_lstm_unit/q2/out_temp0__2_n_89
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.262 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.262    genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009    13.385    genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.499    genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.613    genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.727    genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.841    genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.955    genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.289 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14/O[1]
                         net (fo=1, routed)           0.427    14.716    genblk1[7].u_lstm_unit/q2/out_temp_reg[63]_i_3__14_n_6
    SLICE_X92Y28         LUT5 (Prop_lut5_I1_O)        0.303    15.019 r  genblk1[7].u_lstm_unit/q2/out_temp[62]_i_1__14/O
                         net (fo=1, routed)           0.000    15.019    genblk1[7].u_lstm_unit/q2/p_0_in__0[62]
    SLICE_X92Y28         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.610    14.647    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X92Y28         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[62]/C
                         clock pessimism              0.458    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X92Y28         FDCE (Setup_fdce_C_D)        0.079    15.149    genblk1[7].u_lstm_unit/q2/out_temp_reg[62]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -15.019    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q2/out_temp_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 7.592ns (77.641%)  route 2.186ns (22.359%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 14.644 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.782     5.163    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X95Y25         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/Q
                         net (fo=2, routed)           0.604     6.223    genblk1[7].u_lstm_unit/q2/Q[1]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    10.074 r  genblk1[7].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.076    genblk1[7].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.594 r  genblk1[7].u_lstm_unit/q2/out_temp0__2/P[16]
                         net (fo=1, routed)           1.012    12.606    genblk1[7].u_lstm_unit/q2/out_temp0__2_n_89
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.262 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.262    genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009    13.385    genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.499    genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.613    genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.727    genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.841    genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.080 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14/O[2]
                         net (fo=1, routed)           0.559    14.639    genblk1[7].u_lstm_unit/q2/out_temp_reg[60]_i_2__14_n_5
    SLICE_X91Y26         LUT5 (Prop_lut5_I1_O)        0.302    14.941 r  genblk1[7].u_lstm_unit/q2/out_temp[59]_i_1__14/O
                         net (fo=1, routed)           0.000    14.941    genblk1[7].u_lstm_unit/q2/p_0_in__0[59]
    SLICE_X91Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.607    14.644    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X91Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[59]/C
                         clock pessimism              0.458    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.032    15.099    genblk1[7].u_lstm_unit/q2/out_temp_reg[59]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.941    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 genblk1[4].u_lstm_unit/q2/out_temp_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[4].u_lstm_unit/q2/out_temp_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 7.875ns (81.051%)  route 1.841ns (18.949%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 14.601 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.798     5.179    genblk1[4].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X92Y39         FDCE                                         r  genblk1[4].u_lstm_unit/q2/out_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y39         FDCE (Prop_fdce_C_Q)         0.518     5.697 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[3]/Q
                         net (fo=2, routed)           0.392     6.089    genblk1[4].u_lstm_unit/q2/Q[3]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851     9.940 r  genblk1[4].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.942    genblk1[4].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.460 r  genblk1[4].u_lstm_unit/q2/out_temp0__2/P[17]
                         net (fo=2, routed)           0.928    12.388    genblk1[4].u_lstm_unit/q2/out_temp0__2_n_88
    SLICE_X90Y41         LUT2 (Prop_lut2_I0_O)        0.124    12.512 r  genblk1[4].u_lstm_unit/q2/out_temp[36]_i_5__8/O
                         net (fo=1, routed)           0.000    12.512    genblk1[4].u_lstm_unit/q2/out_temp[36]_i_5__8_n_0
    SLICE_X90Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.045 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[36]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.045    genblk1[4].u_lstm_unit/q2/out_temp_reg[36]_i_2__8_n_0
    SLICE_X90Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.162 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[40]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.162    genblk1[4].u_lstm_unit/q2/out_temp_reg[40]_i_2__8_n_0
    SLICE_X90Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.279 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[44]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.279    genblk1[4].u_lstm_unit/q2/out_temp_reg[44]_i_2__8_n_0
    SLICE_X90Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.396 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[48]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.396    genblk1[4].u_lstm_unit/q2/out_temp_reg[48]_i_2__8_n_0
    SLICE_X90Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.513 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[52]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.513    genblk1[4].u_lstm_unit/q2/out_temp_reg[52]_i_2__8_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.630 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[56]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.630    genblk1[4].u_lstm_unit/q2/out_temp_reg[56]_i_2__8_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.747 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[60]_i_2__8/CO[3]
                         net (fo=1, routed)           0.000    13.747    genblk1[4].u_lstm_unit/q2/out_temp_reg[60]_i_2__8_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.070 r  genblk1[4].u_lstm_unit/q2/out_temp_reg[63]_i_3__8/O[1]
                         net (fo=1, routed)           0.519    14.589    genblk1[4].u_lstm_unit/q2/out_temp_reg[63]_i_3__8_n_6
    SLICE_X89Y48         LUT5 (Prop_lut5_I1_O)        0.306    14.895 r  genblk1[4].u_lstm_unit/q2/out_temp[62]_i_1__8/O
                         net (fo=1, routed)           0.000    14.895    genblk1[4].u_lstm_unit/q2/p_0_in__0[62]
    SLICE_X89Y48         FDCE                                         r  genblk1[4].u_lstm_unit/q2/out_temp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.564    14.601    genblk1[4].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X89Y48         FDCE                                         r  genblk1[4].u_lstm_unit/q2/out_temp_reg[62]/C
                         clock pessimism              0.458    15.060    
                         clock uncertainty           -0.035    15.024    
    SLICE_X89Y48         FDCE (Setup_fdce_C_D)        0.031    15.055    genblk1[4].u_lstm_unit/q2/out_temp_reg[62]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -14.895    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q1/out_temp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q1/out_temp_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.816ns  (logic 7.855ns (80.020%)  route 1.961ns (19.980%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.657ns = ( 14.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.790     5.171    genblk1[7].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X94Y30         FDCE                                         r  genblk1[7].u_lstm_unit/q1/out_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y30         FDCE (Prop_fdce_C_Q)         0.518     5.689 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[7]/Q
                         net (fo=4, routed)           0.621     6.309    genblk1[7].u_lstm_unit/q1/out_temp_reg[7]_0[7]
    DSP48_X3Y12          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    10.160 r  genblk1[7].u_lstm_unit/q1/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.162    genblk1[7].u_lstm_unit/q1/out_temp0__1_n_106
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.680 r  genblk1[7].u_lstm_unit/q1/out_temp0__2/P[16]
                         net (fo=1, routed)           0.923    12.603    genblk1[7].u_lstm_unit/q1/out_temp0__2_n_89
    SLICE_X94Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.240 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[36]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.240    genblk1[7].u_lstm_unit/q1/out_temp_reg[36]_i_2__13_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.357 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[40]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.357    genblk1[7].u_lstm_unit/q1/out_temp_reg[40]_i_2__13_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.474 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[44]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.474    genblk1[7].u_lstm_unit/q1/out_temp_reg[44]_i_2__13_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.591 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[48]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.591    genblk1[7].u_lstm_unit/q1/out_temp_reg[48]_i_2__13_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.708 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[52]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.708    genblk1[7].u_lstm_unit/q1/out_temp_reg[52]_i_2__13_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.825 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[56]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.825    genblk1[7].u_lstm_unit/q1/out_temp_reg[56]_i_2__13_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.942 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[60]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    13.942    genblk1[7].u_lstm_unit/q1/out_temp_reg[60]_i_2__13_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.265 r  genblk1[7].u_lstm_unit/q1/out_temp_reg[63]_i_3__13/O[1]
                         net (fo=1, routed)           0.415    14.681    genblk1[7].u_lstm_unit/q1/out_temp_reg[63]_i_3__13_n_6
    SLICE_X97Y37         LUT5 (Prop_lut5_I4_O)        0.306    14.987 r  genblk1[7].u_lstm_unit/q1/out_temp[62]_i_1__13/O
                         net (fo=1, routed)           0.000    14.987    genblk1[7].u_lstm_unit/q1/p_1_in[62]
    SLICE_X97Y37         FDCE                                         r  genblk1[7].u_lstm_unit/q1/out_temp_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.620    14.657    genblk1[7].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X97Y37         FDCE                                         r  genblk1[7].u_lstm_unit/q1/out_temp_reg[62]/C
                         clock pessimism              0.496    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X97Y37         FDCE (Setup_fdce_C_D)        0.031    15.149    genblk1[7].u_lstm_unit/q1/out_temp_reg[62]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/q2/out_temp_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 7.574ns (77.507%)  route 2.198ns (22.493%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 14.644 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.782     5.163    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X95Y25         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[1]/Q
                         net (fo=2, routed)           0.604     6.223    genblk1[7].u_lstm_unit/q2/Q[1]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    10.074 r  genblk1[7].u_lstm_unit/q2/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.076    genblk1[7].u_lstm_unit/q2/out_temp0__1_n_106
    DSP48_X3Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    11.594 r  genblk1[7].u_lstm_unit/q2/out_temp0__2/P[16]
                         net (fo=1, routed)           1.012    12.606    genblk1[7].u_lstm_unit/q2/out_temp0__2_n_89
    SLICE_X93Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.262 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.262    genblk1[7].u_lstm_unit/q2/out_temp_reg[36]_i_2__14_n_0
    SLICE_X93Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.376 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14/CO[3]
                         net (fo=1, routed)           0.009    13.385    genblk1[7].u_lstm_unit/q2/out_temp_reg[40]_i_2__14_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.499 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.499    genblk1[7].u_lstm_unit/q2/out_temp_reg[44]_i_2__14_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.613 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.613    genblk1[7].u_lstm_unit/q2/out_temp_reg[48]_i_2__14_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    13.727    genblk1[7].u_lstm_unit/q2/out_temp_reg[52]_i_2__14_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.061 r  genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14/O[1]
                         net (fo=1, routed)           0.571    14.632    genblk1[7].u_lstm_unit/q2/out_temp_reg[56]_i_2__14_n_6
    SLICE_X91Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.935 r  genblk1[7].u_lstm_unit/q2/out_temp[54]_i_1__14/O
                         net (fo=1, routed)           0.000    14.935    genblk1[7].u_lstm_unit/q2/p_0_in__0[54]
    SLICE_X91Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.607    14.644    genblk1[7].u_lstm_unit/q2/clk_IBUF_BUFG
    SLICE_X91Y26         FDCE                                         r  genblk1[7].u_lstm_unit/q2/out_temp_reg[54]/C
                         clock pessimism              0.458    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X91Y26         FDCE (Setup_fdce_C_D)        0.031    15.098    genblk1[7].u_lstm_unit/q2/out_temp_reg[54]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 genblk1[3].u_lstm_unit/q1/out_temp_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/q1/out_temp_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.769ns  (logic 7.689ns (78.705%)  route 2.080ns (21.295%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 14.525 - 10.000 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.664     5.045    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X37Y13         FDCE                                         r  genblk1[3].u_lstm_unit/q1/out_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDCE (Prop_fdce_C_Q)         0.456     5.501 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[12]/Q
                         net (fo=1, routed)           0.592     6.093    genblk1[3].u_lstm_unit/q1/out_temp[12]
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     9.944 r  genblk1[3].u_lstm_unit/q1/out_temp0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.946    genblk1[3].u_lstm_unit/q1/out_temp0__1_n_106
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    11.464 r  genblk1[3].u_lstm_unit/q1/out_temp0__2/P[17]
                         net (fo=2, routed)           0.908    12.372    genblk1[3].u_lstm_unit/q1/out_temp0__2_n_88
    SLICE_X34Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.496 r  genblk1[3].u_lstm_unit/q1/out_temp[36]_i_5__5/O
                         net (fo=1, routed)           0.000    12.496    genblk1[3].u_lstm_unit/q1/out_temp[36]_i_5__5_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.029 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[36]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.029    genblk1[3].u_lstm_unit/q1/out_temp_reg[36]_i_2__5_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.146 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[40]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.146    genblk1[3].u_lstm_unit/q1/out_temp_reg[40]_i_2__5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.263 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[44]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.263    genblk1[3].u_lstm_unit/q1/out_temp_reg[44]_i_2__5_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.380 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[48]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.380    genblk1[3].u_lstm_unit/q1/out_temp_reg[48]_i_2__5_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.497 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[52]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.497    genblk1[3].u_lstm_unit/q1/out_temp_reg[52]_i_2__5_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.614 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[56]_i_2__5/CO[3]
                         net (fo=1, routed)           0.000    13.614    genblk1[3].u_lstm_unit/q1/out_temp_reg[56]_i_2__5_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.929 r  genblk1[3].u_lstm_unit/q1/out_temp_reg[60]_i_2__5/O[3]
                         net (fo=1, routed)           0.578    14.507    genblk1[3].u_lstm_unit/q1/out_temp_reg[60]_i_2__5_n_4
    SLICE_X35Y17         LUT5 (Prop_lut5_I4_O)        0.307    14.814 r  genblk1[3].u_lstm_unit/q1/out_temp[60]_i_1__5/O
                         net (fo=1, routed)           0.000    14.814    genblk1[3].u_lstm_unit/q1/p_1_in[60]
    SLICE_X35Y17         FDCE                                         r  genblk1[3].u_lstm_unit/q1/out_temp_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.488    14.525    genblk1[3].u_lstm_unit/q1/clk_IBUF_BUFG
    SLICE_X35Y17         FDCE                                         r  genblk1[3].u_lstm_unit/q1/out_temp_reg[60]/C
                         clock pessimism              0.458    14.984    
                         clock uncertainty           -0.035    14.948    
    SLICE_X35Y17         FDCE (Setup_fdce_C_D)        0.031    14.979    genblk1[3].u_lstm_unit/q1/out_temp_reg[60]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 genblk1[3].u_lstm_unit/pre_sum_bf_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.248%)  route 0.218ns (60.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.559     1.561    genblk1[3].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDCE (Prop_fdce_C_Q)         0.141     1.702 r  genblk1[3].u_lstm_unit/pre_sum_bf_reg[28]/Q
                         net (fo=1, routed)           0.218     1.920    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[28]
    SLICE_X53Y41         FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.824     2.076    genblk1[3].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X53Y41         FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[28]/C
                         clock pessimism             -0.255     1.821    
    SLICE_X53Y41         FDCE (Hold_fdce_C_D)         0.070     1.891    genblk1[3].u_lstm_unit/u_mac/prev_sum_bf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/cell_state_bf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/q_di_lstm_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.622%)  route 0.205ns (52.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.558     1.560    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y4          FDRE                                         r  genblk1[13].u_lstm_unit/cell_state_bf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  genblk1[13].u_lstm_unit/cell_state_bf_reg[15]/Q
                         net (fo=2, routed)           0.205     1.906    genblk1[13].u_lstm_unit/cell_state_bf_reg_n_0_[15]
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  genblk1[13].u_lstm_unit/q_di_lstm_state[15]_i_1__12/O
                         net (fo=1, routed)           0.000     1.951    genblk1[13].u_lstm_unit/q_di_lstm_state0_in[15]
    SLICE_X49Y3          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.829     2.081    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y3          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[15]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.092     1.918    genblk1[13].u_lstm_unit/q_di_lstm_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/cell_state_bf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/q_di_lstm_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.622%)  route 0.205ns (52.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.559     1.561    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y2          FDRE                                         r  genblk1[13].u_lstm_unit/cell_state_bf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  genblk1[13].u_lstm_unit/cell_state_bf_reg[7]/Q
                         net (fo=2, routed)           0.205     1.907    genblk1[13].u_lstm_unit/cell_state_bf_reg_n_0_[7]
    SLICE_X49Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  genblk1[13].u_lstm_unit/q_di_lstm_state[7]_i_1__12/O
                         net (fo=1, routed)           0.000     1.952    genblk1[13].u_lstm_unit/q_di_lstm_state0_in[7]
    SLICE_X49Y1          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.830     2.082    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[7]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.092     1.919    genblk1[13].u_lstm_unit/q_di_lstm_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/cell_state_bf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/q_di_lstm_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.359%)  route 0.207ns (52.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.559     1.561    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y1          FDRE                                         r  genblk1[13].u_lstm_unit/cell_state_bf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  genblk1[13].u_lstm_unit/cell_state_bf_reg[3]/Q
                         net (fo=2, routed)           0.207     1.909    genblk1[13].u_lstm_unit/cell_state_bf_reg_n_0_[3]
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  genblk1[13].u_lstm_unit/q_di_lstm_state[3]_i_1__12/O
                         net (fo=1, routed)           0.000     1.954    genblk1[13].u_lstm_unit/q_di_lstm_state0_in[3]
    SLICE_X49Y0          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.830     2.082    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y0          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[3]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X49Y0          FDRE (Hold_fdre_C_D)         0.092     1.919    genblk1[13].u_lstm_unit/q_di_lstm_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/cell_state_bf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/q_di_lstm_state_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.960%)  route 0.210ns (53.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.558     1.560    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X52Y6          FDRE                                         r  genblk1[13].u_lstm_unit/cell_state_bf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  genblk1[13].u_lstm_unit/cell_state_bf_reg[23]/Q
                         net (fo=2, routed)           0.210     1.911    genblk1[13].u_lstm_unit/cell_state_bf_reg_n_0_[23]
    SLICE_X49Y5          LUT6 (Prop_lut6_I2_O)        0.045     1.956 r  genblk1[13].u_lstm_unit/q_di_lstm_state[23]_i_1__12/O
                         net (fo=1, routed)           0.000     1.956    genblk1[13].u_lstm_unit/q_di_lstm_state0_in[23]
    SLICE_X49Y5          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.829     2.081    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y5          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[23]/C
                         clock pessimism             -0.255     1.826    
    SLICE_X49Y5          FDRE (Hold_fdre_C_D)         0.092     1.918    genblk1[13].u_lstm_unit/q_di_lstm_state_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 genblk1[5].u_lstm_unit/pre_sum_bf_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.638     1.640    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y144        FDCE                                         r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDCE (Prop_fdce_C_Q)         0.141     1.781 r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[25]/Q
                         net (fo=1, routed)           0.220     2.001    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[25]
    SLICE_X50Y142        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.905     2.157    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y142        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[25]/C
                         clock pessimism             -0.258     1.899    
    SLICE_X50Y142        FDCE (Hold_fdce_C_D)         0.063     1.962    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 genblk1[5].u_lstm_unit/pre_sum_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.638     1.640    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X44Y144        FDCE                                         r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y144        FDCE (Prop_fdce_C_Q)         0.141     1.781 r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[27]/Q
                         net (fo=1, routed)           0.217     1.998    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[27]
    SLICE_X50Y143        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.906     2.158    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y143        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/C
                         clock pessimism             -0.258     1.900    
    SLICE_X50Y143        FDCE (Hold_fdce_C_D)         0.059     1.959    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 genblk1[13].u_lstm_unit/hidden_state_bf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[13].u_lstm_unit/q_di_lstm_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.315%)  route 0.190ns (47.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.559     1.561    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y2          FDRE                                         r  genblk1[13].u_lstm_unit/hidden_state_bf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y2          FDRE (Prop_fdre_C_Q)         0.164     1.725 r  genblk1[13].u_lstm_unit/hidden_state_bf_reg[8]/Q
                         net (fo=3, routed)           0.190     1.915    genblk1[13].u_lstm_unit/hidden_state_bf_reg_n_0_[8]
    SLICE_X49Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  genblk1[13].u_lstm_unit/q_di_lstm_state[8]_i_1__12/O
                         net (fo=1, routed)           0.000     1.960    genblk1[13].u_lstm_unit/q_di_lstm_state0_in[8]
    SLICE_X49Y1          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.830     2.082    genblk1[13].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y1          FDRE                                         r  genblk1[13].u_lstm_unit/q_di_lstm_state_reg[8]/C
                         clock pessimism             -0.255     1.827    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.092     1.919    genblk1[13].u_lstm_unit/q_di_lstm_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 genblk1[5].u_lstm_unit/accu_cell_bf_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.441%)  route 0.215ns (53.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.629     1.631    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X53Y133        FDRE                                         r  genblk1[5].u_lstm_unit/accu_cell_bf_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  genblk1[5].u_lstm_unit/accu_cell_bf_reg[0][5]/Q
                         net (fo=2, routed)           0.215     1.987    genblk1[5].u_lstm_unit/accu_cell_bf_reg[0]_12[5]
    SLICE_X45Y133        LUT6 (Prop_lut6_I2_O)        0.045     2.032 r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf[5]_i_1__4/O
                         net (fo=1, routed)           0.000     2.032    genblk1[5].u_lstm_unit/di_current_unit_tanh_bf[5]_i_1__4_n_0
    SLICE_X45Y133        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.903     2.155    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X45Y133        FDRE                                         r  genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]/C
                         clock pessimism             -0.258     1.897    
    SLICE_X45Y133        FDRE (Hold_fdre_C_D)         0.092     1.989    genblk1[5].u_lstm_unit/di_current_unit_tanh_bf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[5].u_lstm_unit/pre_sum_bf_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.825%)  route 0.222ns (61.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.638     1.640    genblk1[5].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X41Y144        FDCE                                         r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y144        FDCE (Prop_fdce_C_Q)         0.141     1.781 r  genblk1[5].u_lstm_unit/pre_sum_bf_reg[20]/Q
                         net (fo=1, routed)           0.222     2.004    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[20]
    SLICE_X50Y142        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.905     2.157    genblk1[5].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X50Y142        FDCE                                         r  genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/C
                         clock pessimism             -0.258     1.899    
    SLICE_X50Y142        FDCE (Hold_fdce_C_D)         0.059     1.958    genblk1[5].u_lstm_unit/u_mac/prev_sum_bf_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y58    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y58    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y56    FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y106   bias_bf_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y105   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58    FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56    FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.384ns  (logic 3.245ns (43.940%)  route 4.140ns (56.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.732     5.113    clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  out_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  out_data_reg[25]/Q
                         net (fo=1, routed)           4.140     9.770    out_data_OBUF[25]
    W15                  OBUF (Prop_obuf_I_O)         2.727    12.497 r  out_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.497    out_data[25]
    W15                                                               r  out_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.257ns  (logic 3.204ns (44.151%)  route 4.053ns (55.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  out_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  out_data_reg[30]/Q
                         net (fo=1, routed)           4.053     9.604    out_data_OBUF[30]
    W14                  OBUF (Prop_obuf_I_O)         2.748    12.352 r  out_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000    12.352    out_data[30]
    W14                                                               r  out_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 3.171ns (43.922%)  route 4.048ns (56.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  out_data_reg[31]/Q
                         net (fo=1, routed)           4.048     9.600    out_data_OBUF[31]
    Y17                  OBUF (Prop_obuf_I_O)         2.715    12.314 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.314    out_data[31]
    Y17                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.217ns  (logic 3.106ns (43.039%)  route 4.111ns (56.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.714     5.095    clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  w_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  w_valid_reg/Q
                         net (fo=1, routed)           4.111     9.662    w_valid_OBUF
    P14                  OBUF (Prop_obuf_I_O)         2.650    12.312 r  w_valid_OBUF_inst/O
                         net (fo=0)                   0.000    12.312    w_valid
    P14                                                               r  w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 3.152ns (43.864%)  route 4.034ns (56.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.716     5.097    clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  out_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  out_data_reg[27]/Q
                         net (fo=1, routed)           4.034     9.586    out_data_OBUF[27]
    U17                  OBUF (Prop_obuf_I_O)         2.696    12.282 r  out_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000    12.282    out_data[27]
    U17                                                               r  out_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 3.244ns (45.349%)  route 3.909ns (54.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  out_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  out_data_reg[26]/Q
                         net (fo=1, routed)           3.909     9.523    out_data_OBUF[26]
    V15                  OBUF (Prop_obuf_I_O)         2.726    12.249 r  out_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.249    out_data[26]
    V15                                                               r  out_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.196ns (45.599%)  route 3.813ns (54.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  out_data_reg[28]/Q
                         net (fo=1, routed)           3.813     9.426    out_data_OBUF[28]
    T16                  OBUF (Prop_obuf_I_O)         2.678    12.104 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.104    out_data[28]
    T16                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 3.189ns (45.984%)  route 3.745ns (54.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.715     5.096    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  out_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.552 r  out_data_reg[24]/Q
                         net (fo=1, routed)           3.745     9.297    out_data_OBUF[24]
    U15                  OBUF (Prop_obuf_I_O)         2.733    12.029 r  out_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    12.029    out_data[24]
    U15                                                               r  out_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 3.127ns (45.251%)  route 3.783ns (54.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.732     5.113    clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  out_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  out_data_reg[21]/Q
                         net (fo=1, routed)           3.783     9.414    out_data_OBUF[21]
    N18                  OBUF (Prop_obuf_I_O)         2.609    12.023 r  out_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000    12.023    out_data[21]
    N18                                                               r  out_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 3.173ns (46.096%)  route 3.710ns (53.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.713     5.094    clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  r_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.550 r  r_data_reg/Q
                         net (fo=1, routed)           3.710     9.260    r_data_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         2.717    11.977 r  r_data_OBUF_inst/O
                         net (fo=0)                   0.000    11.977    r_data
    Y16                                                               r  r_data (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.290ns (57.638%)  route 0.948ns (42.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.580     1.582    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     1.746 r  out_data_reg[0]/Q
                         net (fo=1, routed)           0.948     2.694    out_data_OBUF[0]
    P18                  OBUF (Prop_obuf_I_O)         1.126     3.820 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.820    out_data[0]
    P18                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.291ns (56.412%)  route 0.997ns (43.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.580     1.582    clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  out_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  out_data_reg[16]/Q
                         net (fo=1, routed)           0.997     2.721    out_data_OBUF[16]
    U20                  OBUF (Prop_obuf_I_O)         1.150     3.870 r  out_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.870    out_data[16]
    U20                                                               r  out_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.327ns (56.604%)  route 1.017ns (43.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.578     1.580    clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  out_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.164     1.744 r  out_data_reg[10]/Q
                         net (fo=1, routed)           1.017     2.762    out_data_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         1.163     3.925 r  out_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.925    out_data[10]
    W16                                                               r  out_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.282ns (53.627%)  route 1.108ns (46.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.578     1.580    clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  out_data_reg[1]/Q
                         net (fo=1, routed)           1.108     2.830    out_data_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.141     3.970 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.970    out_data[1]
    N17                                                               r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.315ns (53.846%)  route 1.127ns (46.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.578     1.580    clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.164     1.744 r  out_data_reg[2]/Q
                         net (fo=1, routed)           1.127     2.872    out_data_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.151     4.023 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.023    out_data[2]
    W19                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.309ns (53.708%)  route 1.128ns (46.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.586     1.588    clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  out_data_reg[4]/Q
                         net (fo=1, routed)           1.128     2.857    out_data_OBUF[4]
    V18                  OBUF (Prop_obuf_I_O)         1.168     4.025 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.025    out_data[4]
    V18                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.319ns (53.948%)  route 1.126ns (46.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.580     1.582    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  out_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     1.746 r  out_data_reg[3]/Q
                         net (fo=1, routed)           1.126     2.872    out_data_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.155     4.027 r  out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.027    out_data[3]
    W18                                                               r  out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.316ns (53.861%)  route 1.128ns (46.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.586     1.588    clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  out_data_reg[5]/Q
                         net (fo=1, routed)           1.128     2.857    out_data_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.175     4.032 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.032    out_data[5]
    V17                                                               r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.279ns (51.937%)  route 1.184ns (48.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.577     1.579    clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.720 r  out_data_reg[8]/Q
                         net (fo=1, routed)           1.184     2.904    out_data_OBUF[8]
    R17                  OBUF (Prop_obuf_I_O)         1.138     4.042 r  out_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.042    out_data[8]
    R17                                                               r  out_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.311ns (53.240%)  route 1.151ns (46.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.580     1.582    clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  out_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     1.746 r  out_data_reg[7]/Q
                         net (fo=1, routed)           1.151     2.897    out_data_OBUF[7]
    T17                  OBUF (Prop_obuf_I_O)         1.147     4.044 r  out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.044    out_data[7]
    T17                                                               r  out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         35360 Endpoints
Min Delay         35360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.604ns  (logic 1.089ns (2.749%)  route 38.515ns (97.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.694    39.604    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X113Y141       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.859     4.896    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X113Y141       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[30]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.586ns  (logic 1.089ns (2.750%)  route 38.497ns (97.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.677    39.586    genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[31]_1
    SLICE_X97Y149        FDCE                                         f  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.783     4.820    genblk1[6].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X97Y149        FDCE                                         r  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.522ns  (logic 1.089ns (2.755%)  route 38.433ns (97.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.613    39.522    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X112Y145       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.860     4.897    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X112Y145       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.522ns  (logic 1.089ns (2.755%)  route 38.433ns (97.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.613    39.522    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X113Y145       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.860     4.897    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X113Y145       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[29]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.522ns  (logic 1.089ns (2.755%)  route 38.433ns (97.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.613    39.522    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X112Y145       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.860     4.897    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X112Y145       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[29]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.474ns  (logic 1.089ns (2.758%)  route 38.385ns (97.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.565    39.474    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X106Y142       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.856     4.893    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X106Y142       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.474ns  (logic 1.089ns (2.758%)  route 38.385ns (97.242%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.565    39.474    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X106Y142       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.856     4.893    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X106Y142       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_tanh/temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.465ns  (logic 1.089ns (2.759%)  route 38.376ns (97.241%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.556    39.465    genblk1[6].u_lstm_unit/u_tanh/temp_reg[31]_1
    SLICE_X113Y140       FDCE                                         f  genblk1[6].u_lstm_unit/u_tanh/temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.858     4.895    genblk1[6].u_lstm_unit/u_tanh/clk_IBUF_BUFG
    SLICE_X113Y140       FDCE                                         r  genblk1[6].u_lstm_unit/u_tanh/temp_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.448ns  (logic 1.089ns (2.760%)  route 38.359ns (97.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.538    39.448    genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[31]_1
    SLICE_X96Y148        FDCE                                         f  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.783     4.820    genblk1[6].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X96Y148        FDCE                                         r  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        39.448ns  (logic 1.089ns (2.760%)  route 38.359ns (97.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=916, routed)         7.821     8.785    genblk1[13].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y3         LUT1 (Prop_lut1_I0_O)        0.124     8.909 f  genblk1[13].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=6802, routed)       30.538    39.448    genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[31]_1
    SLICE_X96Y148        FDCE                                         f  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       1.783     4.820    genblk1[6].u_lstm_unit/u_sigmoid/clk_IBUF_BUFG
    SLICE_X96Y148        FDCE                                         r  genblk1[6].u_lstm_unit/u_sigmoid/temp_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            weight_bf_reg[26][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.875%)  route 0.332ns (64.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.332     0.518    data_in_IBUF[16]
    SLICE_X112Y116       FDRE                                         r  weight_bf_reg[26][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.987     2.239    clk_IBUF_BUFG
    SLICE_X112Y116       FDRE                                         r  weight_bf_reg[26][16]/C

Slack:                    inf
  Source:                 data_in[19]
                            (input port)
  Destination:            weight_bf_reg[25][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.172ns (32.210%)  route 0.362ns (67.790%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  data_in[19] (IN)
                         net (fo=0)                   0.000     0.000    data_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[19]_inst/O
                         net (fo=129, routed)         0.362     0.534    data_in_IBUF[19]
    SLICE_X113Y121       FDRE                                         r  weight_bf_reg[25][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.982     2.234    clk_IBUF_BUFG
    SLICE_X113Y121       FDRE                                         r  weight_bf_reg[25][19]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            weight_bf_reg[27][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.166ns (30.553%)  route 0.378ns (69.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  data_in_IBUF[13]_inst/O
                         net (fo=129, routed)         0.378     0.544    data_in_IBUF[13]
    SLICE_X112Y115       FDRE                                         r  weight_bf_reg[27][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.988     2.240    clk_IBUF_BUFG
    SLICE_X112Y115       FDRE                                         r  weight_bf_reg[27][13]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            weight_bf_reg[30][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.174ns (31.650%)  route 0.375ns (68.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.375     0.549    data_in_IBUF[21]
    SLICE_X112Y120       FDRE                                         r  weight_bf_reg[30][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.983     2.235    clk_IBUF_BUFG
    SLICE_X112Y120       FDRE                                         r  weight_bf_reg[30][21]/C

Slack:                    inf
  Source:                 data_in[17]
                            (input port)
  Destination:            weight_bf_reg[61][17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.156ns (28.242%)  route 0.396ns (71.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  data_in[17] (IN)
                         net (fo=0)                   0.000     0.000    data_in[17]
    G18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_IBUF[17]_inst/O
                         net (fo=129, routed)         0.396     0.552    data_in_IBUF[17]
    SLICE_X107Y116       FDRE                                         r  weight_bf_reg[61][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.984     2.236    clk_IBUF_BUFG
    SLICE_X107Y116       FDRE                                         r  weight_bf_reg[61][17]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            weight_bf_reg[60][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.214ns (38.370%)  route 0.344ns (61.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    H15                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  data_in_IBUF[12]_inst/O
                         net (fo=129, routed)         0.344     0.558    data_in_IBUF[12]
    SLICE_X113Y111       FDRE                                         r  weight_bf_reg[60][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.992     2.244    clk_IBUF_BUFG
    SLICE_X113Y111       FDRE                                         r  weight_bf_reg[60][12]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            weight_bf_reg[31][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.174ns (30.913%)  route 0.388ns (69.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.388     0.562    data_in_IBUF[21]
    SLICE_X113Y120       FDRE                                         r  weight_bf_reg[31][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.983     2.235    clk_IBUF_BUFG
    SLICE_X113Y120       FDRE                                         r  weight_bf_reg[31][21]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            weight_bf_reg[21][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.898%)  route 0.379ns (67.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.379     0.565    data_in_IBUF[16]
    SLICE_X110Y116       FDRE                                         r  weight_bf_reg[21][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.987     2.239    clk_IBUF_BUFG
    SLICE_X110Y116       FDRE                                         r  weight_bf_reg[21][16]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            weight_bf_reg[25][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.877%)  route 0.379ns (67.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.379     0.565    data_in_IBUF[16]
    SLICE_X112Y117       FDRE                                         r  weight_bf_reg[25][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.986     2.238    clk_IBUF_BUFG
    SLICE_X112Y117       FDRE                                         r  weight_bf_reg[25][16]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            weight_bf_reg[27][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.488%)  route 0.386ns (67.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    J20                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  data_in_IBUF[16]_inst/O
                         net (fo=129, routed)         0.386     0.572    data_in_IBUF[16]
    SLICE_X112Y115       FDRE                                         r  weight_bf_reg[27][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=27569, routed)       0.988     2.240    clk_IBUF_BUFG
    SLICE_X112Y115       FDRE                                         r  weight_bf_reg[27][16]/C





