import m5
from m5.objects import *
import argparse
from Cache.l1_cache import *
from Cache.l2_cache import L2Cache

def define_args():
      parser = argparse.ArgumentParser(description='A simple system with 2-level cache.')
      parser.add_argument("binary", default="", nargs="?", type=str,
                          help="Path to the binary to execute.")
      parser.add_argument("--l1i_size",
                          help=f"L1 instruction cache size. Default: 16kB.")
      parser.add_argument("--l1d_size",
                          help="L1 data cache size. Default: Default: 64kB.")
      parser.add_argument("--l2_size",
                          help="L2 cache size. Default: 256kB.")
      return parser.parse_args()
def create_architecture():
      options = define_args()
      system = System()

      system.clk_domain = SrcClockDomain()
      system.clk_domain.clock = '1GHz'
      system.clk_domain.voltage_domain = VoltageDomain()

      system.mem_mode = 'timing'
      system.mem_ranges = [AddrRange('512MB')]

      #creating CPU
      system.cpu = X86TimingSimpleCPU()
      system.membus = SystemXBar()

      #Connecting Cache
      system.cpu.icache = L1ICache(options)
      system.cpu.dcache = L1DCache(options)

      system.cpu.icache.connectCPU(system.cpu)
      system.cpu.dcache.connectCPU(system.cpu)

      system.l2bus=L2XBar()

      system.cpu.icache.connectBus(system.l2bus)
      system.cpu.dcache.connectBus(system.l2bus)

      system.l2cache = L2Cache(options)
      system.l2cache.connectCPUSideBus(system.l2bus)
      system.membus = SystemXBar()
      system.l2cache.connectMemSideBus(system.membus)

      system.cpu.createInterruptController()
      system.cpu.interrupts[0].pio = system.membus.mem_side_ports
      system.cpu.interrupts[0].int_requestor = system.membus.cpu_side_ports
      system.cpu.interrupts[0].int_responder = system.membus.mem_side_ports

      system.system_port = system.membus.cpu_side_ports

      system.mem_ctrl = MemCtrl()
      system.mem_ctrl.dram = DDR3_1600_8x8()
      system.mem_ctrl.dram.range = system.mem_ranges[0]
      system.mem_ctrl.port = system.membus.mem_side_ports

      binary = 'gem5/tests/test-progs/hello/bin/x86/linux/hello'

      # for gem5 V21 and beyond
      system.workload = SEWorkload.init_compatible(binary)

      process = Process()
      process.cmd = [binary]
      system.cpu.workload = process
      system.cpu.createThreads()

      root = Root(full_system = False, system = system)
      m5.instantiate()

      print("Beginning simulation!")
      exit_event = m5.simulate()

      print('Exiting @ tick {} because {}'
            .format(m5.curTick(), exit_event.getCause()))

if __name__=='__main__':
      create_architecture()