{"Source Block": ["oh/elink/hdl/erx_io.v@52:62@HdlIdDef", "   //############\n   //# WIRES\n   //############\n   wire [7:0]    rx_data;  // High-speed serial data\n   wire          rx_frame; // serial frame\n   wire          serdes_reset;\n   \n   //################################\n   //# Input Buffers Instantiation\n   //################################\n   IBUFDS\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@50:60", "   reg [7:0]     rx_frame_par;\n   \n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rx_data;  // High-speed serial data\n   wire          rx_frame; // serial frame\n   wire          serdes_reset;\n   \n   //################################\n   //# Input Buffers Instantiation\n"], ["oh/elink/hdl/erx_io.v@51:61", "   \n   //############\n   //# WIRES\n   //############\n   wire [7:0]    rx_data;  // High-speed serial data\n   wire          rx_frame; // serial frame\n   wire          serdes_reset;\n   \n   //################################\n   //# Input Buffers Instantiation\n   //################################\n"]], "Diff Content": {"Delete": [[57, "   wire          serdes_reset;\n"]], "Add": [[57, "   wire [7:0]    rx_data;         // High-speed serial data\n"], [57, "   wire          rx_frame;        // serial frame\n"], [57, "   wire          rx_lclk;         // Single-ended clock\n"], [57, "   wire \t rx_lclk_s;       // Serial clock after BUFIO\n"]]}}