Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 15 06:33:01 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8345 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.096        0.000                      0                16624        0.051        0.000                      0                16624        3.000        0.000                       0                  8351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_board               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         76.096        0.000                      0                16624        0.200        0.000                      0                16624       49.500        0.000                       0                  8347  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       76.106        0.000                      0                16624        0.200        0.000                      0                16624       49.500        0.000                       0                  8347  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         76.096        0.000                      0                16624        0.051        0.000                      0                16624  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       76.096        0.000                      0                16624        0.051        0.000                      0                16624  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board
  To Clock:  clk_board

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.096ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[820][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 1.304ns (5.508%)  route 22.373ns (94.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       17.050    22.726    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.031    98.822    Datamemory_1/RAM_reg[820][0]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 76.096    

Slack (MET) :             76.188ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[884][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 1.304ns (5.544%)  route 22.217ns (94.456%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.894    22.570    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.095    98.758    Datamemory_1/RAM_reg[884][0]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 76.188    

Slack (MET) :             76.202ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.571ns  (logic 2.152ns (9.130%)  route 21.419ns (90.870%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.839    22.620    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.045    98.822    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                 76.202    

Slack (MET) :             76.408ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[822][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.367ns  (logic 1.304ns (5.580%)  route 22.063ns (94.420%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.741    22.417    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.028    98.825    Datamemory_1/RAM_reg[822][0]
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -22.417    
  -------------------------------------------------------------------
                         slack                                 76.408    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__10
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.481ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.307ns  (logic 2.147ns (9.212%)  route 21.160ns (90.788%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.951    14.518    Datamemory_1/Z_Addr[3]
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  Datamemory_1/register_speicher[31][4]_i_455/O
                         net (fo=1, routed)           0.000    14.642    Datamemory_1/register_speicher[31][4]_i_455_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.854 r  Datamemory_1/register_speicher_reg[31][4]_i_214/O
                         net (fo=1, routed)           0.000    14.854    Datamemory_1/register_speicher_reg[31][4]_i_214_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.948 r  Datamemory_1/register_speicher_reg[31][4]_i_93/O
                         net (fo=1, routed)           1.543    16.491    Datamemory_1/register_speicher_reg[31][4]_i_93_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.316    16.807 r  Datamemory_1/register_speicher[31][4]_i_36/O
                         net (fo=1, routed)           0.000    16.807    Datamemory_1/register_speicher[31][4]_i_36_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    17.019 r  Datamemory_1/register_speicher_reg[31][4]_i_21/O
                         net (fo=1, routed)           1.089    18.108    Datamemory_1/register_speicher_reg[31][4]_i_21_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.299    18.407 r  Datamemory_1/register_speicher[31][4]_i_14/O
                         net (fo=1, routed)           0.837    19.244    Datamemory_1/register_speicher[31][4]_i_14_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.368 r  Datamemory_1/register_speicher[31][4]_i_8/O
                         net (fo=1, routed)           0.577    19.945    Program_Counter_1/register_speicher_reg[31][4]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.069 r  Program_Counter_1/register_speicher[31][4]_i_2/O
                         net (fo=1, routed)           0.430    20.499    Program_Counter_1/register_speicher[31][4]_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.623 r  Program_Counter_1/register_speicher[31][4]_i_1/O
                         net (fo=15, routed)          1.732    22.355    Reg_File_1/D[4]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.031    98.836    Reg_File_1/register_speicher_reg[30][4]_rep__4
  -------------------------------------------------------------------
                         required time                         98.836    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 76.481    

Slack (MET) :             76.542ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[852][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.231ns  (logic 1.304ns (5.613%)  route 21.927ns (94.387%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.605    22.281    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.435    98.440    Datamemory_1/clk_out1
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/C
                         clock pessimism              0.564    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.031    98.823    Datamemory_1/RAM_reg[852][0]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 76.542    

Slack (MET) :             76.543ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[796][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.165ns  (logic 1.304ns (5.629%)  route 21.861ns (94.371%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.538    22.214    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.433    98.438    Datamemory_1/clk_out1
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.149    98.852    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.095    98.757    Datamemory_1/RAM_reg[796][0]
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 76.543    

Slack (MET) :             76.555ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[798][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 1.304ns (5.624%)  route 21.881ns (94.376%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.559    22.235    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.438    98.443    Datamemory_1/clk_out1
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/C
                         clock pessimism              0.564    99.006    
                         clock uncertainty           -0.149    98.857    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.067    98.790    Datamemory_1/RAM_reg[798][0]
  -------------------------------------------------------------------
                         required time                         98.790    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 76.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.952%)  route 0.119ns (39.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.119    -0.330    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.485    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][0]/Q
                         net (fo=2, routed)           0.130    -0.319    Seven_segment_1/SEG_Kathode_reg[7]_2[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  Seven_segment_1/SEG_Kathode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Seven_segment_1/SEG_Kathode[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091    -0.486    Seven_segment_1/SEG_Kathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.121%)  route 0.178ns (48.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=2, routed)           0.178    -0.272    Seven_segment_1/SEG_Kathode_reg[7]_2[3]
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.857    -0.833    Seven_segment_1/clk_out1
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091    -0.467    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.560    -0.621    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Program_Counter_1/PC_reg_reg[4]/Q
                         net (fo=126, routed)         0.091    -0.389    Program_Counter_1/PC_reg[4]
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.265 r  Program_Counter_1/PC_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.265    Program_Counter_1/PC_reg0_carry__0_n_6
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.516    Program_Counter_1/PC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.184ns (45.503%)  route 0.220ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.585    -0.596    Datamemory_1/clk_out1
    SLICE_X63Y27         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.220    -0.235    Seven_segment_1/SEG_Anode_reg[3]_0[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.192 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.853    -0.837    Seven_segment_1/clk_out1
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.452    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.835%)  route 0.180ns (49.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.590    -0.591    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.270    Seven_segment_1/state[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  Seven_segment_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    Seven_segment_1/SEG_Kathode[1]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092    -0.486    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SREG_1/SREG_Speicher_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SREG_1/SREG_Speicher_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.561    -0.620    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SREG_1/SREG_Speicher_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.311    Program_Counter_1/SREG_OUT[0]
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Program_Counter_1/SREG_Speicher[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    SREG_1/SREG_Speicher_reg[0]_0
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.830    -0.860    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091    -0.529    SREG_1/SREG_Speicher_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.265ns (69.603%)  route 0.116ns (30.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.116    -0.366    Program_Counter_1/PC_reg[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.242 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.242    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.517    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.268ns (69.471%)  route 0.118ns (30.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.118    -0.364    Program_Counter_1/Q[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.237 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.237    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.517    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.452%)  route 0.152ns (37.548%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[1]/Q
                         net (fo=129, routed)         0.152    -0.330    Program_Counter_1/PC_reg[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  Program_Counter_1/PC_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.285    Program_Counter_1/PC_reg0_carry__0_i_2_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.219 r  Program_Counter_1/PC_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.219    Program_Counter_1/PC_reg0_carry__0_n_5
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.501    Program_Counter_1/PC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y14     Datamemory_1/RAM_reg[162][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y19     Datamemory_1/RAM_reg[162][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y19     Datamemory_1/RAM_reg[162][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     Datamemory_1/RAM_reg[250][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y20     Datamemory_1/RAM_reg[250][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     Datamemory_1/RAM_reg[250][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     Datamemory_1/RAM_reg[602][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     Datamemory_1/RAM_reg[602][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y63     Datamemory_1/RAM_reg[165][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y28     Datamemory_1/RAM_reg[24][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y28     Datamemory_1/RAM_reg[24][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y19     Datamemory_1/RAM_reg[250][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y19     Datamemory_1/RAM_reg[250][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y20     Datamemory_1/RAM_reg[250][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y20     Datamemory_1/RAM_reg[250][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.106ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[820][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 1.304ns (5.508%)  route 22.373ns (94.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       17.050    22.726    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.140    98.863    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.031    98.832    Datamemory_1/RAM_reg[820][0]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 76.106    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[884][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 1.304ns (5.544%)  route 22.217ns (94.456%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.894    22.570    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.140    98.863    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.095    98.768    Datamemory_1/RAM_reg[884][0]
  -------------------------------------------------------------------
                         required time                         98.768    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.212ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.571ns  (logic 2.152ns (9.130%)  route 21.419ns (90.870%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.839    22.620    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.140    98.877    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.045    98.832    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                 76.212    

Slack (MET) :             76.418ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[822][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.367ns  (logic 1.304ns (5.580%)  route 22.063ns (94.420%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.741    22.417    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.140    98.863    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.028    98.835    Datamemory_1/RAM_reg[822][0]
  -------------------------------------------------------------------
                         required time                         98.835    
                         arrival time                         -22.417    
  -------------------------------------------------------------------
                         slack                                 76.418    

Slack (MET) :             76.418ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.140    98.877    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.849    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.849    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.418    

Slack (MET) :             76.418ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.140    98.877    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.849    Reg_File_1/register_speicher_reg[30][5]_rep__10
  -------------------------------------------------------------------
                         required time                         98.849    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.418    

Slack (MET) :             76.490ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.307ns  (logic 2.147ns (9.212%)  route 21.160ns (90.788%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.951    14.518    Datamemory_1/Z_Addr[3]
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  Datamemory_1/register_speicher[31][4]_i_455/O
                         net (fo=1, routed)           0.000    14.642    Datamemory_1/register_speicher[31][4]_i_455_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.854 r  Datamemory_1/register_speicher_reg[31][4]_i_214/O
                         net (fo=1, routed)           0.000    14.854    Datamemory_1/register_speicher_reg[31][4]_i_214_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.948 r  Datamemory_1/register_speicher_reg[31][4]_i_93/O
                         net (fo=1, routed)           1.543    16.491    Datamemory_1/register_speicher_reg[31][4]_i_93_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.316    16.807 r  Datamemory_1/register_speicher[31][4]_i_36/O
                         net (fo=1, routed)           0.000    16.807    Datamemory_1/register_speicher[31][4]_i_36_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    17.019 r  Datamemory_1/register_speicher_reg[31][4]_i_21/O
                         net (fo=1, routed)           1.089    18.108    Datamemory_1/register_speicher_reg[31][4]_i_21_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.299    18.407 r  Datamemory_1/register_speicher[31][4]_i_14/O
                         net (fo=1, routed)           0.837    19.244    Datamemory_1/register_speicher[31][4]_i_14_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.368 r  Datamemory_1/register_speicher[31][4]_i_8/O
                         net (fo=1, routed)           0.577    19.945    Program_Counter_1/register_speicher_reg[31][4]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.069 r  Program_Counter_1/register_speicher[31][4]_i_2/O
                         net (fo=1, routed)           0.430    20.499    Program_Counter_1/register_speicher[31][4]_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.623 r  Program_Counter_1/register_speicher[31][4]_i_1/O
                         net (fo=15, routed)          1.732    22.355    Reg_File_1/D[4]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.140    98.877    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.031    98.846    Reg_File_1/register_speicher_reg[30][4]_rep__4
  -------------------------------------------------------------------
                         required time                         98.846    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 76.490    

Slack (MET) :             76.552ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[852][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.231ns  (logic 1.304ns (5.613%)  route 21.927ns (94.387%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.605    22.281    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.435    98.440    Datamemory_1/clk_out1
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/C
                         clock pessimism              0.564    99.003    
                         clock uncertainty           -0.140    98.864    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.031    98.833    Datamemory_1/RAM_reg[852][0]
  -------------------------------------------------------------------
                         required time                         98.833    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 76.552    

Slack (MET) :             76.552ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[796][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.165ns  (logic 1.304ns (5.629%)  route 21.861ns (94.371%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.538    22.214    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.433    98.438    Datamemory_1/clk_out1
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.140    98.862    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.095    98.767    Datamemory_1/RAM_reg[796][0]
  -------------------------------------------------------------------
                         required time                         98.767    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 76.552    

Slack (MET) :             76.565ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[798][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 1.304ns (5.624%)  route 21.881ns (94.376%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.559    22.235    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.438    98.443    Datamemory_1/clk_out1
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/C
                         clock pessimism              0.564    99.006    
                         clock uncertainty           -0.140    98.867    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.067    98.800    Datamemory_1/RAM_reg[798][0]
  -------------------------------------------------------------------
                         required time                         98.800    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 76.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.952%)  route 0.119ns (39.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.119    -0.330    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.485    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][0]/Q
                         net (fo=2, routed)           0.130    -0.319    Seven_segment_1/SEG_Kathode_reg[7]_2[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  Seven_segment_1/SEG_Kathode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Seven_segment_1/SEG_Kathode[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091    -0.486    Seven_segment_1/SEG_Kathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.121%)  route 0.178ns (48.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=2, routed)           0.178    -0.272    Seven_segment_1/SEG_Kathode_reg[7]_2[3]
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.857    -0.833    Seven_segment_1/clk_out1
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.274    -0.558    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091    -0.467    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.560    -0.621    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Program_Counter_1/PC_reg_reg[4]/Q
                         net (fo=126, routed)         0.091    -0.389    Program_Counter_1/PC_reg[4]
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.265 r  Program_Counter_1/PC_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.265    Program_Counter_1/PC_reg0_carry__0_n_6
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.516    Program_Counter_1/PC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.184ns (45.503%)  route 0.220ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.585    -0.596    Datamemory_1/clk_out1
    SLICE_X63Y27         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.220    -0.235    Seven_segment_1/SEG_Anode_reg[3]_0[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.192 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.853    -0.837    Seven_segment_1/clk_out1
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.452    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.835%)  route 0.180ns (49.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.590    -0.591    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.270    Seven_segment_1/state[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  Seven_segment_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    Seven_segment_1/SEG_Kathode[1]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092    -0.486    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SREG_1/SREG_Speicher_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SREG_1/SREG_Speicher_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.561    -0.620    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SREG_1/SREG_Speicher_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.311    Program_Counter_1/SREG_OUT[0]
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Program_Counter_1/SREG_Speicher[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    SREG_1/SREG_Speicher_reg[0]_0
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.830    -0.860    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091    -0.529    SREG_1/SREG_Speicher_reg[0]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.265ns (69.603%)  route 0.116ns (30.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.116    -0.366    Program_Counter_1/PC_reg[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.242 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.242    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.517    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.268ns (69.471%)  route 0.118ns (30.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.118    -0.364    Program_Counter_1/Q[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.237 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.237    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.622    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.517    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.452%)  route 0.152ns (37.548%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[1]/Q
                         net (fo=129, routed)         0.152    -0.330    Program_Counter_1/PC_reg[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  Program_Counter_1/PC_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.285    Program_Counter_1/PC_reg0_carry__0_i_2_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.219 r  Program_Counter_1/PC_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.219    Program_Counter_1/PC_reg0_carry__0_n_5
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.501    Program_Counter_1/PC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X61Y26     Datamemory_1/RAM_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y14     Datamemory_1/RAM_reg[162][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y19     Datamemory_1/RAM_reg[162][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y19     Datamemory_1/RAM_reg[162][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X61Y26     Datamemory_1/RAM_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     Datamemory_1/RAM_reg[250][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y20     Datamemory_1/RAM_reg[250][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X51Y18     Datamemory_1/RAM_reg[250][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     Datamemory_1/RAM_reg[602][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y23     Datamemory_1/RAM_reg[602][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X53Y19     Datamemory_1/RAM_reg[162][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y63     Datamemory_1/RAM_reg[165][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y28     Datamemory_1/RAM_reg[24][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X56Y28     Datamemory_1/RAM_reg[24][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y19     Datamemory_1/RAM_reg[250][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y19     Datamemory_1/RAM_reg[250][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y20     Datamemory_1/RAM_reg[250][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y20     Datamemory_1/RAM_reg[250][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       76.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.096ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[820][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 1.304ns (5.508%)  route 22.373ns (94.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       17.050    22.726    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.031    98.822    Datamemory_1/RAM_reg[820][0]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 76.096    

Slack (MET) :             76.188ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[884][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 1.304ns (5.544%)  route 22.217ns (94.456%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.894    22.570    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.095    98.758    Datamemory_1/RAM_reg[884][0]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 76.188    

Slack (MET) :             76.202ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.571ns  (logic 2.152ns (9.130%)  route 21.419ns (90.870%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.839    22.620    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.045    98.822    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                 76.202    

Slack (MET) :             76.408ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[822][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.367ns  (logic 1.304ns (5.580%)  route 22.063ns (94.420%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.741    22.417    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.028    98.825    Datamemory_1/RAM_reg[822][0]
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -22.417    
  -------------------------------------------------------------------
                         slack                                 76.408    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__10
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.481ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.307ns  (logic 2.147ns (9.212%)  route 21.160ns (90.788%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.951    14.518    Datamemory_1/Z_Addr[3]
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  Datamemory_1/register_speicher[31][4]_i_455/O
                         net (fo=1, routed)           0.000    14.642    Datamemory_1/register_speicher[31][4]_i_455_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.854 r  Datamemory_1/register_speicher_reg[31][4]_i_214/O
                         net (fo=1, routed)           0.000    14.854    Datamemory_1/register_speicher_reg[31][4]_i_214_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.948 r  Datamemory_1/register_speicher_reg[31][4]_i_93/O
                         net (fo=1, routed)           1.543    16.491    Datamemory_1/register_speicher_reg[31][4]_i_93_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.316    16.807 r  Datamemory_1/register_speicher[31][4]_i_36/O
                         net (fo=1, routed)           0.000    16.807    Datamemory_1/register_speicher[31][4]_i_36_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    17.019 r  Datamemory_1/register_speicher_reg[31][4]_i_21/O
                         net (fo=1, routed)           1.089    18.108    Datamemory_1/register_speicher_reg[31][4]_i_21_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.299    18.407 r  Datamemory_1/register_speicher[31][4]_i_14/O
                         net (fo=1, routed)           0.837    19.244    Datamemory_1/register_speicher[31][4]_i_14_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.368 r  Datamemory_1/register_speicher[31][4]_i_8/O
                         net (fo=1, routed)           0.577    19.945    Program_Counter_1/register_speicher_reg[31][4]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.069 r  Program_Counter_1/register_speicher[31][4]_i_2/O
                         net (fo=1, routed)           0.430    20.499    Program_Counter_1/register_speicher[31][4]_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.623 r  Program_Counter_1/register_speicher[31][4]_i_1/O
                         net (fo=15, routed)          1.732    22.355    Reg_File_1/D[4]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.031    98.836    Reg_File_1/register_speicher_reg[30][4]_rep__4
  -------------------------------------------------------------------
                         required time                         98.836    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 76.481    

Slack (MET) :             76.542ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[852][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.231ns  (logic 1.304ns (5.613%)  route 21.927ns (94.387%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.605    22.281    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.435    98.440    Datamemory_1/clk_out1
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/C
                         clock pessimism              0.564    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.031    98.823    Datamemory_1/RAM_reg[852][0]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 76.542    

Slack (MET) :             76.543ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[796][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.165ns  (logic 1.304ns (5.629%)  route 21.861ns (94.371%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.538    22.214    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.433    98.438    Datamemory_1/clk_out1
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.149    98.852    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.095    98.757    Datamemory_1/RAM_reg[796][0]
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 76.543    

Slack (MET) :             76.555ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[798][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 1.304ns (5.624%)  route 21.881ns (94.376%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.559    22.235    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.438    98.443    Datamemory_1/clk_out1
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/C
                         clock pessimism              0.564    99.006    
                         clock uncertainty           -0.149    98.857    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.067    98.790    Datamemory_1/RAM_reg[798][0]
  -------------------------------------------------------------------
                         required time                         98.790    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 76.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.952%)  route 0.119ns (39.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.119    -0.330    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.336    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][0]/Q
                         net (fo=2, routed)           0.130    -0.319    Seven_segment_1/SEG_Kathode_reg[7]_2[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  Seven_segment_1/SEG_Kathode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Seven_segment_1/SEG_Kathode[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091    -0.337    Seven_segment_1/SEG_Kathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.121%)  route 0.178ns (48.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=2, routed)           0.178    -0.272    Seven_segment_1/SEG_Kathode_reg[7]_2[3]
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.857    -0.833    Seven_segment_1/clk_out1
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.149    -0.409    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091    -0.318    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.560    -0.621    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Program_Counter_1/PC_reg_reg[4]/Q
                         net (fo=126, routed)         0.091    -0.389    Program_Counter_1/PC_reg[4]
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.265 r  Program_Counter_1/PC_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.265    Program_Counter_1/PC_reg0_carry__0_n_6
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.149    -0.472    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.367    Program_Counter_1/PC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.184ns (45.503%)  route 0.220ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.585    -0.596    Datamemory_1/clk_out1
    SLICE_X63Y27         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.220    -0.235    Seven_segment_1/SEG_Anode_reg[3]_0[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.192 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.853    -0.837    Seven_segment_1/clk_out1
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.303    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.835%)  route 0.180ns (49.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.590    -0.591    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.270    Seven_segment_1/state[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  Seven_segment_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    Seven_segment_1/SEG_Kathode[1]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092    -0.337    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SREG_1/SREG_Speicher_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SREG_1/SREG_Speicher_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.561    -0.620    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SREG_1/SREG_Speicher_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.311    Program_Counter_1/SREG_OUT[0]
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Program_Counter_1/SREG_Speicher[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    SREG_1/SREG_Speicher_reg[0]_0
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.830    -0.860    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.149    -0.471    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091    -0.380    SREG_1/SREG_Speicher_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.265ns (69.603%)  route 0.116ns (30.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.116    -0.366    Program_Counter_1/PC_reg[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.242 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.242    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.368    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.268ns (69.471%)  route 0.118ns (30.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.118    -0.364    Program_Counter_1/Q[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.237 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.237    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.368    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.452%)  route 0.152ns (37.548%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[1]/Q
                         net (fo=129, routed)         0.152    -0.330    Program_Counter_1/PC_reg[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  Program_Counter_1/PC_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.285    Program_Counter_1/PC_reg0_carry__0_i_2_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.219 r  Program_Counter_1/PC_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.219    Program_Counter_1/PC_reg0_carry__0_n_5
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.149    -0.457    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.352    Program_Counter_1/PC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       76.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.096ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[820][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.677ns  (logic 1.304ns (5.508%)  route 22.373ns (94.492%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       17.050    22.726    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y24         FDRE                                         r  Datamemory_1/RAM_reg[820][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.031    98.822    Datamemory_1/RAM_reg[820][0]
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 76.096    

Slack (MET) :             76.188ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[884][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.521ns  (logic 1.304ns (5.544%)  route 22.217ns (94.456%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.894    22.570    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X11Y25         FDRE                                         r  Datamemory_1/RAM_reg[884][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.095    98.758    Datamemory_1/RAM_reg[884][0]
  -------------------------------------------------------------------
                         required time                         98.758    
                         arrival time                         -22.570    
  -------------------------------------------------------------------
                         slack                                 76.188    

Slack (MET) :             76.202ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.571ns  (logic 2.152ns (9.130%)  route 21.419ns (90.870%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.839    22.620    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.045    98.822    Reg_File_1/register_speicher_reg[30][5]_rep
  -------------------------------------------------------------------
                         required time                         98.822    
                         arrival time                         -22.620    
  -------------------------------------------------------------------
                         slack                                 76.202    

Slack (MET) :             76.408ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[822][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.367ns  (logic 1.304ns (5.580%)  route 22.063ns (94.420%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 98.439 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.741    22.417    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.434    98.439    Datamemory_1/clk_out1
    SLICE_X10Y25         FDRE                                         r  Datamemory_1/RAM_reg[822][0]/C
                         clock pessimism              0.564    99.002    
                         clock uncertainty           -0.149    98.853    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.028    98.825    Datamemory_1/RAM_reg[822][0]
  -------------------------------------------------------------------
                         required time                         98.825    
                         arrival time                         -22.417    
  -------------------------------------------------------------------
                         slack                                 76.408    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__1/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__1
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.409ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][5]_rep__10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.382ns  (logic 2.152ns (9.204%)  route 21.230ns (90.796%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.966    14.533    Datamemory_1/Z_Addr[3]
    SLICE_X62Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.657 r  Datamemory_1/register_speicher[31][5]_i_438/O
                         net (fo=1, routed)           0.000    14.657    Datamemory_1/register_speicher[31][5]_i_438_n_0
    SLICE_X62Y75         MUXF7 (Prop_muxf7_I1_O)      0.217    14.874 r  Datamemory_1/register_speicher_reg[31][5]_i_236/O
                         net (fo=1, routed)           0.000    14.874    Datamemory_1/register_speicher_reg[31][5]_i_236_n_0
    SLICE_X62Y75         MUXF8 (Prop_muxf8_I1_O)      0.094    14.968 r  Datamemory_1/register_speicher_reg[31][5]_i_107/O
                         net (fo=1, routed)           1.664    16.632    Datamemory_1/register_speicher_reg[31][5]_i_107_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.316    16.948 r  Datamemory_1/register_speicher[31][5]_i_46/O
                         net (fo=1, routed)           0.000    16.948    Datamemory_1/register_speicher[31][5]_i_46_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    17.160 r  Datamemory_1/register_speicher_reg[31][5]_i_28/O
                         net (fo=1, routed)           1.105    18.265    Datamemory_1/register_speicher_reg[31][5]_i_28_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.299    18.564 r  Datamemory_1/register_speicher[31][5]_i_18/O
                         net (fo=1, routed)           0.964    19.527    Datamemory_1/register_speicher[31][5]_i_18_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.651 r  Datamemory_1/register_speicher[31][5]_i_7/O
                         net (fo=1, routed)           0.727    20.378    Program_Counter_1/register_speicher_reg[31][5]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.502 r  Program_Counter_1/register_speicher[31][5]_i_2/O
                         net (fo=1, routed)           0.154    20.656    Program_Counter_1/register_speicher[31][5]_i_2_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124    20.780 r  Program_Counter_1/register_speicher[31][5]_i_1/O
                         net (fo=25, routed)          1.650    22.430    Reg_File_1/D[5]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][5]_rep__10/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.028    98.839    Reg_File_1/register_speicher_reg[30][5]_rep__10
  -------------------------------------------------------------------
                         required time                         98.839    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 76.409    

Slack (MET) :             76.481ns  (required time - arrival time)
  Source:                 Reg_File_1/register_speicher_reg[30][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Reg_File_1/register_speicher_reg[30][4]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.307ns  (logic 2.147ns (9.212%)  route 21.160ns (90.788%))
  Logic Levels:           9  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.560    -0.952    Reg_File_1/clk_out1
    SLICE_X30Y36         FDRE                                         r  Reg_File_1/register_speicher_reg[30][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  Reg_File_1/register_speicher_reg[30][3]/Q
                         net (fo=1131, routed)       14.951    14.518    Datamemory_1/Z_Addr[3]
    SLICE_X58Y52         LUT6 (Prop_lut6_I4_O)        0.124    14.642 r  Datamemory_1/register_speicher[31][4]_i_455/O
                         net (fo=1, routed)           0.000    14.642    Datamemory_1/register_speicher[31][4]_i_455_n_0
    SLICE_X58Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    14.854 r  Datamemory_1/register_speicher_reg[31][4]_i_214/O
                         net (fo=1, routed)           0.000    14.854    Datamemory_1/register_speicher_reg[31][4]_i_214_n_0
    SLICE_X58Y52         MUXF8 (Prop_muxf8_I1_O)      0.094    14.948 r  Datamemory_1/register_speicher_reg[31][4]_i_93/O
                         net (fo=1, routed)           1.543    16.491    Datamemory_1/register_speicher_reg[31][4]_i_93_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.316    16.807 r  Datamemory_1/register_speicher[31][4]_i_36/O
                         net (fo=1, routed)           0.000    16.807    Datamemory_1/register_speicher[31][4]_i_36_n_0
    SLICE_X37Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    17.019 r  Datamemory_1/register_speicher_reg[31][4]_i_21/O
                         net (fo=1, routed)           1.089    18.108    Datamemory_1/register_speicher_reg[31][4]_i_21_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.299    18.407 r  Datamemory_1/register_speicher[31][4]_i_14/O
                         net (fo=1, routed)           0.837    19.244    Datamemory_1/register_speicher[31][4]_i_14_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.124    19.368 r  Datamemory_1/register_speicher[31][4]_i_8/O
                         net (fo=1, routed)           0.577    19.945    Program_Counter_1/register_speicher_reg[31][4]
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    20.069 r  Program_Counter_1/register_speicher[31][4]_i_2/O
                         net (fo=1, routed)           0.430    20.499    Program_Counter_1/register_speicher[31][4]_i_2_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.623 r  Program_Counter_1/register_speicher[31][4]_i_1/O
                         net (fo=15, routed)          1.732    22.355    Reg_File_1/D[4]
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.448    98.453    Reg_File_1/clk_out1
    SLICE_X14Y39         FDRE                                         r  Reg_File_1/register_speicher_reg[30][4]_rep__4/C
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.149    98.867    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.031    98.836    Reg_File_1/register_speicher_reg[30][4]_rep__4
  -------------------------------------------------------------------
                         required time                         98.836    
                         arrival time                         -22.355    
  -------------------------------------------------------------------
                         slack                                 76.481    

Slack (MET) :             76.542ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[852][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.231ns  (logic 1.304ns (5.613%)  route 21.927ns (94.387%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.605    22.281    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.435    98.440    Datamemory_1/clk_out1
    SLICE_X8Y26          FDRE                                         r  Datamemory_1/RAM_reg[852][0]/C
                         clock pessimism              0.564    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.031    98.823    Datamemory_1/RAM_reg[852][0]
  -------------------------------------------------------------------
                         required time                         98.823    
                         arrival time                         -22.281    
  -------------------------------------------------------------------
                         slack                                 76.542    

Slack (MET) :             76.543ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[796][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.165ns  (logic 1.304ns (5.629%)  route 21.861ns (94.371%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 98.438 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.538    22.214    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.433    98.438    Datamemory_1/clk_out1
    SLICE_X9Y25          FDRE                                         r  Datamemory_1/RAM_reg[796][0]/C
                         clock pessimism              0.564    99.001    
                         clock uncertainty           -0.149    98.852    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)       -0.095    98.757    Datamemory_1/RAM_reg[796][0]
  -------------------------------------------------------------------
                         required time                         98.757    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 76.543    

Slack (MET) :             76.555ns  (required time - arrival time)
  Source:                 Program_Counter_1/PC_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Datamemory_1/RAM_reg[798][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 1.304ns (5.624%)  route 21.881ns (94.376%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 98.443 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.561    -0.951    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 f  Program_Counter_1/PC_reg_reg[6]/Q
                         net (fo=63, routed)          2.108     1.613    Program_Counter_1/PC_reg[6]
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.150     1.763 r  Program_Counter_1/RAM[1021][7]_i_9/O
                         net (fo=18, routed)          1.453     3.216    Program_Counter_1/RAM[1021][7]_i_9_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I3_O)        0.326     3.542 r  Program_Counter_1/RAM[1023][7]_i_14/O
                         net (fo=1, routed)           0.669     4.211    Program_Counter_1/RAM[1023][7]_i_14_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.124     4.335 r  Program_Counter_1/RAM[1023][7]_i_12/O
                         net (fo=1, routed)           0.303     4.637    Program_Counter_1/RAM[1023][7]_i_12_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I4_O)        0.124     4.761 r  Program_Counter_1/RAM[1023][7]_i_7/O
                         net (fo=57, routed)          0.791     5.552    Program_Counter_1/PC_reg_reg[5]_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124     5.676 r  Program_Counter_1/RAM[1023][0]_i_1/O
                         net (fo=1024, routed)       16.559    22.235    Datamemory_1/RAM_reg[897][7]_0[0]
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk_board (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        1.438    98.443    Datamemory_1/clk_out1
    SLICE_X9Y28          FDRE                                         r  Datamemory_1/RAM_reg[798][0]/C
                         clock pessimism              0.564    99.006    
                         clock uncertainty           -0.149    98.857    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.067    98.790    Datamemory_1/RAM_reg[798][0]
  -------------------------------------------------------------------
                         required time                         98.790    
                         arrival time                         -22.235    
  -------------------------------------------------------------------
                         slack                                 76.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.952%)  route 0.119ns (39.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][2]/Q
                         net (fo=2, routed)           0.119    -0.330    Seven_segment_1/SEG_Kathode_reg[7]_2[2]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  Seven_segment_1/SEG_Kathode[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Seven_segment_1/SEG_Kathode[2]_i_1_n_0
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[2]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.092    -0.336    Seven_segment_1/SEG_Kathode_reg[2]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][0]/Q
                         net (fo=2, routed)           0.130    -0.319    Seven_segment_1/SEG_Kathode_reg[7]_2[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.274 r  Seven_segment_1/SEG_Kathode[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    Seven_segment_1/SEG_Kathode[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[0]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.149    -0.428    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.091    -0.337    Seven_segment_1/SEG_Kathode_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[68][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.121%)  route 0.178ns (48.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.591    -0.590    Datamemory_1/clk_out1
    SLICE_X62Y34         FDRE                                         r  Datamemory_1/RAM_reg[68][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  Datamemory_1/RAM_reg[68][3]/Q
                         net (fo=2, routed)           0.178    -0.272    Seven_segment_1/SEG_Kathode_reg[7]_2[3]
    SLICE_X61Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.227 r  Seven_segment_1/SEG_Kathode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    Seven_segment_1/SEG_Kathode[3]_i_1_n_0
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.857    -0.833    Seven_segment_1/clk_out1
    SLICE_X61Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[3]/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.149    -0.409    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.091    -0.318    Seven_segment_1/SEG_Kathode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.560    -0.621    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Program_Counter_1/PC_reg_reg[4]/Q
                         net (fo=126, routed)         0.091    -0.389    Program_Counter_1/PC_reg[4]
    SLICE_X33Y37         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.265 r  Program_Counter_1/PC_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.265    Program_Counter_1/PC_reg0_carry__0_n_6
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[5]/C
                         clock pessimism              0.240    -0.621    
                         clock uncertainty            0.149    -0.472    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.367    Program_Counter_1/PC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Datamemory_1/RAM_reg[64][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.184ns (45.503%)  route 0.220ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.585    -0.596    Datamemory_1/clk_out1
    SLICE_X63Y27         FDRE                                         r  Datamemory_1/RAM_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Datamemory_1/RAM_reg[64][1]/Q
                         net (fo=2, routed)           0.220    -0.235    Seven_segment_1/SEG_Anode_reg[3]_0[1]
    SLICE_X64Y27         LUT3 (Prop_lut3_I2_O)        0.043    -0.192 r  Seven_segment_1/SEG_Anode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    Seven_segment_1/SEG_Anode[1]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.853    -0.837    Seven_segment_1/clk_out1
    SLICE_X64Y27         FDRE                                         r  Seven_segment_1/SEG_Anode_reg[1]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.131    -0.303    Seven_segment_1/SEG_Anode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.835%)  route 0.180ns (49.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.590    -0.591    Seven_segment_1/clk_out1
    SLICE_X63Y33         FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          0.180    -0.270    Seven_segment_1/state[0]
    SLICE_X62Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  Seven_segment_1/SEG_Kathode[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    Seven_segment_1/SEG_Kathode[1]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.859    -0.831    Seven_segment_1/clk_out1
    SLICE_X62Y33         FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[1]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.149    -0.429    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.092    -0.337    Seven_segment_1/SEG_Kathode_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 SREG_1/SREG_Speicher_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SREG_1/SREG_Speicher_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.561    -0.620    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SREG_1/SREG_Speicher_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.311    Program_Counter_1/SREG_OUT[0]
    SLICE_X31Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  Program_Counter_1/SREG_Speicher[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    SREG_1/SREG_Speicher_reg[0]_0
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.830    -0.860    SREG_1/clk_out1
    SLICE_X31Y39         FDRE                                         r  SREG_1/SREG_Speicher_reg[0]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.149    -0.471    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.091    -0.380    SREG_1/SREG_Speicher_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.265ns (69.603%)  route 0.116ns (30.397%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[0]/Q
                         net (fo=135, routed)         0.116    -0.366    Program_Counter_1/PC_reg[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.242 r  Program_Counter_1/PC_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.242    Program_Counter_1/PC_reg0_carry_n_6
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.368    Program_Counter_1/PC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.268ns (69.471%)  route 0.118ns (30.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[2]/Q
                         net (fo=126, routed)         0.118    -0.364    Program_Counter_1/Q[0]
    SLICE_X33Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.237 r  Program_Counter_1/PC_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.237    Program_Counter_1/PC_reg0_carry_n_4
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.827    -0.863    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[3]/C
                         clock pessimism              0.240    -0.622    
                         clock uncertainty            0.149    -0.473    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.368    Program_Counter_1/PC_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Program_Counter_1/PC_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Program_Counter_1/PC_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.452%)  route 0.152ns (37.548%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.559    -0.622    Program_Counter_1/clk_out1
    SLICE_X33Y36         FDRE                                         r  Program_Counter_1/PC_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  Program_Counter_1/PC_reg_reg[1]/Q
                         net (fo=129, routed)         0.152    -0.330    Program_Counter_1/PC_reg[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  Program_Counter_1/PC_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    -0.285    Program_Counter_1/PC_reg0_carry__0_i_2_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.219 r  Program_Counter_1/PC_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.219    Program_Counter_1/PC_reg0_carry__0_n_5
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=8345, routed)        0.828    -0.862    Program_Counter_1/clk_out1
    SLICE_X33Y37         FDRE                                         r  Program_Counter_1/PC_reg_reg[6]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.149    -0.457    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.105    -0.352    Program_Counter_1/PC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.133    





