Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Mar 10 09:36:45 2016
| Host         : GilaMonster running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.585        0.000                      0                 4904        0.036        0.000                      0                 4904        3.000        0.000                       0                  4855  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             5.585        0.000                      0                   48        0.134        0.000                      0                   48        4.500        0.000                       0                    45  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         19.324        0.000                      0                 4850        0.036        0.000                      0                 4850       19.020        0.000                       0                  4806  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         7.603        0.000                      0                   30        0.131        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.704ns (18.615%)  route 3.078ns (81.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.489     6.819    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0
    SLICE_X39Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X39Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X39Y96         FDRE (Setup_fdre_C_R)       -0.429    12.404    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.704ns (19.334%)  route 2.937ns (80.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.348     6.678    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X36Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X36Y96         FDRE (Setup_fdre_C_R)       -0.429    12.404    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.493%)  route 3.212ns (79.507%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.623     6.953    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[5]
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.077 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.077    system_i/zybo_hdmi_0/U0/DVID/shift_red[2]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    12.864    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.856ns (21.040%)  route 3.212ns (78.960%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.623     6.953    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[5]
    SLICE_X37Y96         LUT3 (Prop_lut3_I1_O)        0.152     7.105 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     7.105    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.075    12.908    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.828ns (20.533%)  route 3.204ns (79.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.616     6.945    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.069 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     7.069    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.268    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.031    12.903    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.858ns (21.120%)  route 3.204ns (78.880%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.616     6.945    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X43Y96         LUT3 (Prop_lut3_I1_O)        0.154     7.099 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     7.099    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism              0.268    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.075    12.947    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         12.947    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.828ns (20.897%)  route 3.134ns (79.103%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.756 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.545     6.875    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.999 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.999    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.564    12.756    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism              0.268    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.029    12.899    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -6.999    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 0.856ns (21.453%)  route 3.134ns (78.547%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.756 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.545     6.875    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.152     7.027 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     7.027    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.564    12.756    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.268    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.075    12.945    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         12.945    
                         arrival time                          -7.027    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.828ns (21.135%)  route 3.090ns (78.865%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.756 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.501     6.831    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.124     6.955 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.955    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[2]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.564    12.756    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
                         clock pessimism              0.268    13.024    
                         clock uncertainty           -0.154    12.870    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.031    12.901    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.704ns (20.389%)  route 2.749ns (79.611%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.729     3.037    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.456     3.493 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.120     4.613    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.737 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469     5.206    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I0_O)        0.124     5.330 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.160     6.490    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism              0.268    13.026    
                         clock uncertainty           -0.154    12.872    
    SLICE_X40Y96         FDRE (Setup_fdre_C_R)       -0.429    12.443    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  5.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.068     1.130    system_i/zybo_hdmi_0/U0/DVID/shift_clock[0]
    SLICE_X41Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.848     1.218    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X41Y78         FDRE (Hold_fdre_C_D)         0.075     0.996    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.588     0.929    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X36Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.087     1.156    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[7]
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.049     1.205 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.205    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism             -0.286     0.942    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.107     1.049    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.517%)  route 0.077ns (37.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.128     1.049 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.077     1.125    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[9]
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.848     1.218    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y78         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                         clock pessimism             -0.284     0.934    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.019     0.953    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.589     0.930    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.128     1.058 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.086     1.143    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.102     1.245 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.245    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism             -0.299     0.930    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.107     1.037    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.588     0.929    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.128     1.057 r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.086     1.142    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/data1[5]
    SLICE_X37Y96         LUT3 (Prop_lut3_I0_O)        0.102     1.244 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.244    system_i/zybo_hdmi_0/U0/DVID/shift_red[5]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
                         clock pessimism             -0.299     0.929    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.107     1.036    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.086     1.144    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.098     1.242 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.242    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.086     1.145    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[1]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.098     1.243 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.243    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[1]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.589     0.930    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.139     1.210    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[2]
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.255 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.255    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[2]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
                         clock pessimism             -0.299     0.930    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.092     1.022    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.159     1.231    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.042     1.273 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.273    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.107     1.038    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.589     0.930    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.142     1.213    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.258 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.258    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism             -0.299     0.930    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.091     1.021    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y92   system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y74   system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y98   system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y96   system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y78   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y90   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y89   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.324ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.537ns  (logic 9.892ns (48.167%)  route 10.645ns (51.833%))
  Logic Levels:           31  (CARRY4=20 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.232 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.232    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.471 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.425    21.896    system_i/vga_gaussian_blur_1/U0/rgb_out1[23]
    SLICE_X26Y77         LUT5 (Prop_lut5_I0_O)        0.302    22.198 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_1/O
                         net (fo=1, routed)           0.000    22.198    system_i/vga_gaussian_blur_1/U0/rgb_out0[23]
    SLICE_X26Y77         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.475    41.475    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X26Y77         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]/C
                         clock pessimism              0.114    41.589    
                         clock uncertainty           -0.098    41.491    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)        0.031    41.522    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]
  -------------------------------------------------------------------
                         required time                         41.522    
                         arrival time                         -22.198    
  -------------------------------------------------------------------
                         slack                                 19.324    

Slack (MET) :             19.341ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.519ns  (logic 9.988ns (48.678%)  route 10.531ns (51.322%))
  Logic Levels:           31  (CARRY4=20 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 41.475 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.232 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.232    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.566 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.311    21.877    system_i/vga_gaussian_blur_1/U0/rgb_out1[22]
    SLICE_X26Y77         LUT5 (Prop_lut5_I0_O)        0.303    22.180 r  system_i/vga_gaussian_blur_1/U0/rgb_out[22]_i_1/O
                         net (fo=1, routed)           0.000    22.180    system_i/vga_gaussian_blur_1/U0/rgb_out0[22]
    SLICE_X26Y77         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.475    41.475    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X26Y77         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[22]/C
                         clock pessimism              0.114    41.589    
                         clock uncertainty           -0.098    41.491    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)        0.029    41.520    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[22]
  -------------------------------------------------------------------
                         required time                         41.520    
                         arrival time                         -22.180    
  -------------------------------------------------------------------
                         slack                                 19.341    

Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.503ns  (logic 9.646ns (47.046%)  route 10.857ns (52.954%))
  Logic Levels:           28  (CARRY4=17 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.215 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.647    21.861    system_i/vga_gaussian_blur_1/U0/rgb_out1[10]
    SLICE_X25Y73         LUT5 (Prop_lut5_I0_O)        0.303    22.164 r  system_i/vga_gaussian_blur_1/U0/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    22.164    system_i/vga_gaussian_blur_1/U0/rgb_out0[10]
    SLICE_X25Y73         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.470    41.470    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X25Y73         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[10]/C
                         clock pessimism              0.114    41.584    
                         clock uncertainty           -0.098    41.486    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.029    41.515    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.515    
                         arrival time                         -22.164    
  -------------------------------------------------------------------
                         slack                                 19.351    

Slack (MET) :             19.353ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.553ns  (logic 9.856ns (47.954%)  route 10.697ns (52.046%))
  Logic Levels:           30  (CARRY4=19 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.431 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.477    21.908    system_i/vga_gaussian_blur_1/U0/rgb_out1[20]
    SLICE_X28Y75         LUT5 (Prop_lut5_I0_O)        0.306    22.214 r  system_i/vga_gaussian_blur_1/U0/rgb_out[20]_i_1/O
                         net (fo=1, routed)           0.000    22.214    system_i/vga_gaussian_blur_1/U0/rgb_out0[20]
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.472    41.472    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]/C
                         clock pessimism              0.114    41.586    
                         clock uncertainty           -0.098    41.488    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.079    41.567    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]
  -------------------------------------------------------------------
                         required time                         41.567    
                         arrival time                         -22.214    
  -------------------------------------------------------------------
                         slack                                 19.353    

Slack (MET) :             19.370ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.485ns  (logic 9.872ns (48.192%)  route 10.613ns (51.808%))
  Logic Levels:           31  (CARRY4=20 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.232 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.232    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.454 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.393    21.847    system_i/vga_gaussian_blur_1/U0/rgb_out1[21]
    SLICE_X25Y76         LUT5 (Prop_lut5_I0_O)        0.299    22.146 r  system_i/vga_gaussian_blur_1/U0/rgb_out[21]_i_1/O
                         net (fo=1, routed)           0.000    22.146    system_i/vga_gaussian_blur_1/U0/rgb_out0[21]
    SLICE_X25Y76         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.470    41.470    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X25Y76         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]/C
                         clock pessimism              0.114    41.584    
                         clock uncertainty           -0.098    41.486    
    SLICE_X25Y76         FDRE (Setup_fdre_C_D)        0.029    41.515    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.515    
                         arrival time                         -22.146    
  -------------------------------------------------------------------
                         slack                                 19.370    

Slack (MET) :             19.453ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.452ns  (logic 9.758ns (47.713%)  route 10.694ns (52.287%))
  Logic Levels:           30  (CARRY4=19 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.340 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.474    21.814    system_i/vga_gaussian_blur_1/U0/rgb_out1[17]
    SLICE_X28Y75         LUT5 (Prop_lut5_I0_O)        0.299    22.113 r  system_i/vga_gaussian_blur_1/U0/rgb_out[17]_i_1/O
                         net (fo=1, routed)           0.000    22.113    system_i/vga_gaussian_blur_1/U0/rgb_out0[17]
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.472    41.472    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[17]/C
                         clock pessimism              0.114    41.586    
                         clock uncertainty           -0.098    41.488    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.077    41.565    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[17]
  -------------------------------------------------------------------
                         required time                         41.565    
                         arrival time                         -22.113    
  -------------------------------------------------------------------
                         slack                                 19.453    

Slack (MET) :             19.463ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.393ns  (logic 9.550ns (46.830%)  route 10.843ns (53.170%))
  Logic Levels:           28  (CARRY4=17 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.120 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.632    21.752    system_i/vga_gaussian_blur_1/U0/rgb_out1[11]
    SLICE_X25Y73         LUT5 (Prop_lut5_I0_O)        0.302    22.054 r  system_i/vga_gaussian_blur_1/U0/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    22.054    system_i/vga_gaussian_blur_1/U0/rgb_out0[11]
    SLICE_X25Y73         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.470    41.470    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X25Y73         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[11]/C
                         clock pessimism              0.114    41.584    
                         clock uncertainty           -0.098    41.486    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)        0.031    41.517    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.517    
                         arrival time                         -22.054    
  -------------------------------------------------------------------
                         slack                                 19.463    

Slack (MET) :             19.499ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.409ns  (logic 9.874ns (48.380%)  route 10.535ns (51.620%))
  Logic Levels:           30  (CARRY4=19 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.109 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.009    21.118    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2_n_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.452 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.315    21.767    system_i/vga_gaussian_blur_1/U0/rgb_out1[18]
    SLICE_X28Y75         LUT5 (Prop_lut5_I0_O)        0.303    22.070 r  system_i/vga_gaussian_blur_1/U0/rgb_out[18]_i_1/O
                         net (fo=1, routed)           0.000    22.070    system_i/vga_gaussian_blur_1/U0/rgb_out0[18]
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.472    41.472    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X28Y75         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[18]/C
                         clock pessimism              0.114    41.586    
                         clock uncertainty           -0.098    41.488    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.081    41.569    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[18]
  -------------------------------------------------------------------
                         required time                         41.569    
                         arrival time                         -22.070    
  -------------------------------------------------------------------
                         slack                                 19.499    

Slack (MET) :             19.508ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.434ns  (logic 9.742ns (47.676%)  route 10.692ns (52.324%))
  Logic Levels:           29  (CARRY4=18 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.308 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.481    21.789    system_i/vga_gaussian_blur_1/U0/rgb_out1[16]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.306    22.095 r  system_i/vga_gaussian_blur_1/U0/rgb_out[16]_i_1/O
                         net (fo=1, routed)           0.000    22.095    system_i/vga_gaussian_blur_1/U0/rgb_out0[16]
    SLICE_X28Y74         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.472    41.472    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X28Y74         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]/C
                         clock pessimism              0.149    41.621    
                         clock uncertainty           -0.098    41.523    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.079    41.602    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.602    
                         arrival time                         -22.095    
  -------------------------------------------------------------------
                         slack                                 19.508    

Slack (MET) :             19.518ns  (required time - arrival time)
  Source:                 system_i/vga_gaussian_blur_1/U0/A[0]__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.421ns  (logic 9.644ns (47.226%)  route 10.777ns (52.774%))
  Logic Levels:           29  (CARRY4=18 LUT2=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 41.472 - 40.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.661     1.661    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y60         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/A[0]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  system_i/vga_gaussian_blur_1/U0/A[0]__3/Q
                         net (fo=6, routed)           1.269     3.386    system_i/vga_gaussian_blur_1/U0/A[0]__3_n_0
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.510 r  system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34/O
                         net (fo=1, routed)           0.000     3.510    system_i/vga_gaussian_blur_1/U0/rgb_out[7]_i_34_n_0
    SLICE_X27Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.042 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.042    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[7]_i_30_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.355 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35/O[3]
                         net (fo=1, routed)           1.021     5.376    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_35_n_4
    SLICE_X25Y63         LUT2 (Prop_lut2_I1_O)        0.306     5.682 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32/O
                         net (fo=1, routed)           0.000     5.682    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_32_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.080 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.080    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_30_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.302 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_148/O[0]
                         net (fo=1, routed)           0.814     7.116    system_i/vga_gaussian_blur_1/U0/rgb_out3__0[10]
    SLICE_X26Y63         LUT2 (Prop_lut2_I1_O)        0.299     7.415 r  system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28/O
                         net (fo=1, routed)           0.000     7.415    system_i/vga_gaussian_blur_1/U0/rgb_out[15]_i_28_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.965 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.965    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[15]_i_25_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.299 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_116/O[1]
                         net (fo=1, routed)           0.730     9.029    system_i/vga_gaussian_blur_1/U0/C__0[14]
    SLICE_X29Y64         LUT2 (Prop_lut2_I1_O)        0.303     9.332 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101/O
                         net (fo=1, routed)           0.000     9.332    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_101_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.882 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.882    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_75_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.216 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_59/O[1]
                         net (fo=2, routed)           0.808    11.024    system_i/vga_gaussian_blur_1/U0/PCIN[18]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.332    11.356 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12/O
                         net (fo=2, routed)           0.822    12.178    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_12_n_0
    SLICE_X30Y66         LUT4 (Prop_lut4_I3_O)        0.331    12.509 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16/O
                         net (fo=1, routed)           0.000    12.509    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_16_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.885    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_11_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.124 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_32/O[2]
                         net (fo=2, routed)           0.430    13.555    system_i/vga_gaussian_blur_1/U0/PCOUT[22]
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.330    13.885 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3/O
                         net (fo=2, routed)           0.963    14.848    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_3_n_0
    SLICE_X31Y67         LUT4 (Prop_lut4_I0_O)        0.327    15.175 r  system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7/O
                         net (fo=1, routed)           0.000    15.175    system_i/vga_gaussian_blur_1/U0/rgb_out[19]_i_7_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.576 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.576    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[19]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.690 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.690    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_3_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.003 f  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_6/O[3]
                         net (fo=25, routed)          1.405    17.408    system_i/vga_gaussian_blur_1/U0/rgb_out3[31]
    SLICE_X31Y73         LUT2 (Prop_lut2_I1_O)        0.306    17.714 r  system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23/O
                         net (fo=1, routed)           0.000    17.714    system_i/vga_gaussian_blur_1/U0/rgb_out[23]_i_23_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.115 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[23]_i_5/CO[3]
                         net (fo=48, routed)          1.422    19.537    system_i/vga_gaussian_blur_1/U0/rgb_out4
    SLICE_X26Y70         LUT3 (Prop_lut3_I0_O)        0.124    19.661 r  system_i/vga_gaussian_blur_1/U0/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.526    20.187    system_i/vga_gaussian_blur_1/U0/p_1_out[0]
    SLICE_X26Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.767 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.767    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[4]_i_2_n_0
    SLICE_X26Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.881 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.881    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[8]_i_2_n_0
    SLICE_X26Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.995 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.995    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[12]_i_2_n_0
    SLICE_X26Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.217 r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.566    21.783    system_i/vga_gaussian_blur_1/U0/rgb_out1[13]
    SLICE_X28Y74         LUT5 (Prop_lut5_I0_O)        0.299    22.082 r  system_i/vga_gaussian_blur_1/U0/rgb_out[13]_i_1/O
                         net (fo=1, routed)           0.000    22.082    system_i/vga_gaussian_blur_1/U0/rgb_out0[13]
    SLICE_X28Y74         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.472    41.472    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X28Y74         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_out_reg[13]/C
                         clock pessimism              0.149    41.621    
                         clock uncertainty           -0.098    41.523    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.077    41.600    system_i/vga_gaussian_blur_1/U0/rgb_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.600    
                         arrival time                         -22.082    
  -------------------------------------------------------------------
                         slack                                 19.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.564     0.564    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X33Y47         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][1]/Q
                         net (fo=1, routed)           0.113     0.818    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][1]
    SLICE_X34Y46         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.832     0.832    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X34Y46         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][1]_srl32/CLK
                         clock pessimism             -0.233     0.599    
    SLICE_X34Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.782    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.564     0.564    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X9Y54          FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][9]/Q
                         net (fo=1, routed)           0.115     0.820    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][9]
    SLICE_X6Y54          SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.833     0.833    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X6Y54          SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][9]_srl32/CLK
                         clock pessimism             -0.234     0.599    
    SLICE_X6Y54          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.782    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][9]_srl32
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.562     0.562    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X19Y50         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][18]/Q
                         net (fo=1, routed)           0.099     0.802    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg_n_0_[801][18]
    SLICE_X16Y50         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.831     0.831    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X16Y50         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32/CLK
                         clock pessimism             -0.253     0.578    
    SLICE_X16Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.761    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][18]_srl32
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.560     0.560    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X13Y32         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[801][10]/Q
                         net (fo=1, routed)           0.099     0.800    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg_n_0_[801][10]
    SLICE_X10Y32         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.826     0.826    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X10Y32         SRLC32E                                      r  system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][10]_srl32/CLK
                         clock pessimism             -0.252     0.574    
    SLICE_X10Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.757    system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[833][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_0/U0/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/C[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.113%)  route 0.239ns (62.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.564     0.564    system_i/vga_gaussian_blur_0/U0/clk_25
    SLICE_X31Y48         FDRE                                         r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/vga_gaussian_blur_0/U0/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.239     0.944    system_i/vga_gaussian_blur_1/U0/rgb_in[4]
    SLICE_X31Y54         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/C[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.830     0.830    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X31Y54         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/C[4]/C
                         clock pessimism              0.000     0.830    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.070     0.900    system_i/vga_gaussian_blur_1/U0/C[4]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.115%)  route 0.120ns (45.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.556     0.556    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X26Y83         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][1]/Q
                         net (fo=1, routed)           0.120     0.816    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg_n_0_[801][1]
    SLICE_X28Y83         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.823     0.823    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X28Y83         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][1]_srl32/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X28Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.772    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.591     0.591    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X36Y47         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][0]/Q
                         net (fo=1, routed)           0.105     0.836    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][0]
    SLICE_X38Y46         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.859     0.859    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X38Y46         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][0]_srl32/CLK
                         clock pessimism             -0.253     0.606    
    SLICE_X38Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.789    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.557     0.557    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X33Y65         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][10]/Q
                         net (fo=1, routed)           0.110     0.808    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][10]
    SLICE_X32Y65         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.824     0.824    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X32Y65         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X32Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.753    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][10]_srl32
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.553     0.553    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X17Y69         FDRE                                         r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y69         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[801][18]/Q
                         net (fo=1, routed)           0.110     0.804    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg_n_0_[801][18]
    SLICE_X16Y69         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.820     0.820    system_i/vga_gaussian_blur_1/U0/clk_25
    SLICE_X16Y69         SRLC32E                                      r  system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][18]_srl32/CLK
                         clock pessimism             -0.254     0.566    
    SLICE_X16Y69         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.749    system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[833][18]_srl32
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.563     0.563    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X11Y90         FDRE                                         r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[801][15]/Q
                         net (fo=1, routed)           0.110     0.814    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg_n_0_[801][15]
    SLICE_X10Y90         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.832     0.832    system_i/vga_gaussian_blur_2/U0/clk_25
    SLICE_X10Y90         SRLC32E                                      r  system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][15]_srl32/CLK
                         clock pessimism             -0.256     0.576    
    SLICE_X10Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.759    system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[833][15]_srl32
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y68     system_i/vga_gaussian_blur_1/U0/A[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y60     system_i/vga_gaussian_blur_1/U0/A[2]__11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y68     system_i/vga_gaussian_blur_1/U0/A[2]__2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y61     system_i/vga_gaussian_blur_1/U0/A[2]__4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y61     system_i/vga_gaussian_blur_1/U0/A[2]__5/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y62     system_i/vga_gaussian_blur_1/U0/A[2]__6/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y68     system_i/vga_gaussian_blur_1/U0/A[3]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y60     system_i/vga_gaussian_blur_1/U0/A[3]__11/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X16Y18     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1217][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y12     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[1249][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y33     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X24Y38     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X32Y33     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[66][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y13      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[66][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y14     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[1313][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y52     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[1313][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X38Y58     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[770][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X24Y51     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[770][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y88      system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[418][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y83      system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[865][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y35     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[226][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y45      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[674][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X28Y36     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[674][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y88      system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[450][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y83      system_i/vga_gaussian_blur_2/U0/rgb_buffer_1_reg[897][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y14     system_i/vga_gaussian_blur_1/U0/rgb_buffer_1_reg[799][8]_srl29/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X30Y35     system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[258][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X4Y45      system_i/vga_gaussian_blur_0/U0/rgb_buffer_1_reg[706][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.605ns (18.419%)  route 2.680ns (81.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/Q
                         net (fo=1, routed)           2.680     4.878    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[5]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.149     5.027 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     5.027    system_i/zybo_hdmi_0/U0/DVID/shift_red[5]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
                         clock pessimism              0.000    12.757    
                         clock uncertainty           -0.202    12.555    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.075    12.630    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.606ns (19.067%)  route 2.572ns (80.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/Q
                         net (fo=1, routed)           2.572     4.771    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[7]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.150     4.921 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.921    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.202    12.556    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.075    12.631    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.580ns (18.538%)  route 2.549ns (81.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/Q
                         net (fo=1, routed)           2.549     4.748    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[5]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.872 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     4.872    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[5]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.202    12.556    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.032    12.588    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.606ns (19.458%)  route 2.508ns (80.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/Q
                         net (fo=1, routed)           2.508     4.707    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[6]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.150     4.857 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.857    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[6]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.202    12.556    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.075    12.631    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.456ns (15.435%)  route 2.498ns (84.565%))
  Logic Levels:           0  
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[9]/Q
                         net (fo=1, routed)           2.498     4.697    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN_n_8
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.202    12.556    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)       -0.081    12.475    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.609ns (19.608%)  route 2.497ns (80.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/Q
                         net (fo=1, routed)           2.497     4.695    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[6]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.153     4.848 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     4.848    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism              0.000    12.757    
                         clock uncertainty           -0.202    12.555    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.075    12.630    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.798ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.718ns (23.576%)  route 2.328ns (76.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X37Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.419     2.161 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/Q
                         net (fo=1, routed)           2.328     4.489    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[2]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.299     4.788 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.788    system_i/zybo_hdmi_0/U0/DVID/shift_red[2]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                         clock pessimism              0.000    12.757    
                         clock uncertainty           -0.202    12.555    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    12.586    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  7.798    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.580ns (19.124%)  route 2.453ns (80.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.758 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/Q
                         net (fo=1, routed)           2.453     4.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[0]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.776 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[0]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    12.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/C
                         clock pessimism              0.000    12.758    
                         clock uncertainty           -0.202    12.556    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.029    12.585    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.606ns (20.050%)  route 2.416ns (79.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.756 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.739     1.739    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X39Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     2.195 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           2.416     4.611    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.150     4.761 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.761    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.564    12.756    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000    12.756    
                         clock uncertainty           -0.202    12.554    
    SLICE_X41Y90         FDRE (Setup_fdre_C_D)        0.075    12.629    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.867    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.643%)  route 2.373ns (80.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/Q
                         net (fo=1, routed)           2.373     4.571    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[3]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.124     4.695 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     4.695    system_i/zybo_hdmi_0/U0/DVID/shift_red[3]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    12.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
                         clock pessimism              0.000    12.757    
                         clock uncertainty           -0.202    12.555    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    12.586    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -4.695    
  -------------------------------------------------------------------
                         slack                                  7.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.184ns (17.036%)  route 0.896ns (82.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/Q
                         net (fo=1, routed)           0.896     1.627    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[3]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.670 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.670    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.202     1.432    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.107     1.539    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.141ns (12.995%)  route 0.944ns (87.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.586     0.586    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y86         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           0.944     1.671    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_9
    SLICE_X40Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.202     1.430    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.066     1.496    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.642%)  route 0.932ns (83.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.587     0.587    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X39Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/Q
                         net (fo=1, routed)           0.932     1.659    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[4]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.704 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.704    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[4]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.202     1.431    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.092     1.523    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.128ns (12.262%)  route 0.916ns (87.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[8]/Q
                         net (fo=1, routed)           0.916     1.633    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_10
    SLICE_X40Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.202     1.430    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.016     1.446    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.128ns (12.236%)  route 0.918ns (87.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/Q
                         net (fo=1, routed)           0.918     1.635    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED_n_9
    SLICE_X39Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X39Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.202     1.430    
    SLICE_X39Y96         FDRE (Hold_fdre_C_D)         0.017     1.447    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.184ns (16.109%)  route 0.958ns (83.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/Q
                         net (fo=1, routed)           0.958     1.688    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[7]
    SLICE_X37Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.731 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.731    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.858     1.228    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X37Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.000     1.228    
                         clock uncertainty            0.202     1.430    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.107     1.537    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.186ns (16.415%)  route 0.947ns (83.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/Q
                         net (fo=1, routed)           0.947     1.677    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[3]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.722 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.722    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.202     1.431    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.092     1.523    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.186ns (16.363%)  route 0.951ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[5]/Q
                         net (fo=1, routed)           0.951     1.681    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[5]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.726 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.726    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[5]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.202     1.432    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.524    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.183ns (15.840%)  route 0.972ns (84.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        0.588     0.588    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X41Y89         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/Q
                         net (fo=1, routed)           0.972     1.701    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[1]
    SLICE_X41Y90         LUT3 (Prop_lut3_I2_O)        0.042     1.743 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y90         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.202     1.431    
    SLICE_X41Y90         FDRE (Hold_fdre_C_D)         0.107     1.538    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.577ns (26.617%)  route 1.591ns (73.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487     1.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.690 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.091    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4804, routed)        1.566     1.566    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X43Y95         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.337     1.903 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/Q
                         net (fo=1, routed)           1.591     3.494    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[2]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.240     3.734 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.734    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.000     3.051    
                         clock uncertainty            0.202     3.253    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.270     3.523    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.211    





