"Metric Name","DRAM Frequency","SM Frequency","Elapsed Cycles","Memory [%]","SOL DRAM","Duration","SOL L1/TEX Cache","SOL L2 Cache","SM Active Cycles","SM [%]","Executed Ipc Active","Executed Ipc Elapsed","Issue Slots Busy","Issued Ipc Active","SM Busy","Memory Throughput","Mem Busy","Max Bandwidth","L1/TEX Hit Rate","L2 Hit Rate","Mem Pipes Busy","One or More Eligible","Issued Warp Per Scheduler","No Eligible","Active Warps Per Scheduler","Eligible Warps Per Scheduler","Warp Cycles Per Issued Instruction","Warp Cycles Per Executed Instruction","Avg. Active Threads Per Warp","Avg. Not Predicated Off Threads Per Warp","Avg. Executed Instructions Per Scheduler","Executed Instructions","Avg. Issued Instructions Per Scheduler","Issued Instructions","Logical Links","Physical Links","Block Size","Function Cache Configuration","Grid Size","Registers Per Thread","Shared Memory Configuration Size","Driver Shared Memory Per Block","Dynamic Shared Memory Per Block","Static Shared Memory Per Block","Threads","Waves Per SM","Block Limit SM","Block Limit Registers","Block Limit Shared Mem","Block Limit Warps","Theoretical Active Warps per SM","Theoretical Occupancy","Achieved Occupancy","Achieved Active Warps Per SM","Branch Instructions Ratio","Branch Instructions","Branch Efficiency","Avg. Divergent Branches",
"","cycle/second","cycle/second","cycle","%","%","nsecond","%","%","cycle","%","inst/cycle","inst/cycle","%","inst/cycle","%","byte/second","%","%","%","%","%","%","","%","warp","warp","cycle","cycle","","","inst","inst","inst","inst","","","","","","register/thread","byte","byte/block","byte/block","byte/block","thread","","block","block","block","block","warp","%","%","warp","%","inst","%","",
