
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 328M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
Nitro-SoC> # config_timing -cpus $MGC_cpus
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 223 movable and 2040 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 1920  | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 120   | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 329M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition Neuron_Layer (started at Thu May 6 07:40:45 2021)

Congestion ratio stats: min = 0.01, max = 0.61, mean = 0.25 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '2177' data nets
info UI40: removed 36157 objects (out of 36157 objects)
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'true' to 'false'.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu May 6 07:40:45 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
info Found 223 movable and 2040 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Set routing priority of '121' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:40:45 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 121        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 121
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (121) clock nets ...

info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:40:46 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 121  | 2161 | 
|-------------------+------+------|
| To be routed :    | 121  | 2161 | 
|-------------------+------+------|
|   - signal        | 121  | 2161 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 121  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 3 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Set routing priority of '121' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu May 6 07:40:49 2021
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | Neuron_Layer               | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 4           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '2041' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT warning: 2% of routable nets have GR opens. Will use incremental GR to patch them
RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 07:40:50 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 223 movable and 2040 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 656 cut rows, with average utilization 5.62365%, utilization with cell bloats 5.62365%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 223, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 223                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
info UI30: performing global routing on partition Neuron_Layer (started at Thu May 6 07:40:51 2021)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 6796 of 6820 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 1248304 xStep 57000 colHi 22
 yOrig 0 yHi 1260004 yStep 42000 rowHi 31

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  1  CPUs 

Deleted global routing from 121 nets with detailed wiring. 
info GR11: Skipping net 'values[15]' status: 'gr_small'
info GR11: Skipping net 'values[10]' status: 'gr_small'
info GR11: Skipping net 'values[3]' status: 'gr_small'
info GR11: Skipping net 'values[1]' status: 'gr_small'
info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_0_4' status: 'gr_small'
info GR11: Skipping net 'n_0_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_12' status: 'gr_small'
info GR11: Skipping net 'n_13' status: 'gr_small'
info GR11: Skipping net 'n_14' status: 'gr_small'
info GR11: Skipping net 'n_16' status: 'gr_small'
info GR11: Skipping net 'n_18' status: 'gr_small'
info GR11: Skipping net 'n_20' status: 'gr_small'
info GR11: Skipping net 'n_22' status: 'gr_small'
info GR11: Skipping net 'n_74' status: 'gr_small'
info GR11: Skipping net 'n_68' status: 'gr_small'
info GR11: Skipping net 'n_64' status: 'gr_small'
info GR11: Skipping net 'n_61' status: 'gr_small'
info GR11: Skipping net 'n_52' status: 'gr_small'
info GR11: Skipping net 'n_49' status: 'gr_small'
info GR11: Skipping net 'n_41' status: 'gr_small'
info GR11: Skipping net 'n_40' status: 'gr_small'
info GR11: Skipping net 'n_36' status: 'gr_small'
info GR11: Skipping net 'n_35' status: 'gr_small'
info GR11: Skipping net 'n_34' status: 'gr_small'
info GR11: Skipping net 'n_33' status: 'gr_small'
info GR11: Skipping net 'n_32' status: 'gr_small'
info GR11: Skipping net 'n_31' status: 'gr_small'
info GR11: Skipping net 'n_26' status: 'gr_small'
info GR11: Skipping net 'n_100' status: 'gr_small'
info GR11: Skipping net 'n_101' status: 'gr_small'
info GR11: Skipping net 'n_102' status: 'gr_small'
info GR11: Skipping net 'n_104' status: 'gr_small'
info GR11: Skipping net 'n_106' status: 'gr_small'
info GR11: Skipping net 'n_107' status: 'gr_small'
info GR11: Skipping net 'n_108' status: 'gr_small'
info GR11: Skipping net 'n_110' status: 'gr_small'
info GR11: Skipping net 'n_112' status: 'gr_small'
info GR11: Skipping net 'n_113' status: 'gr_small'
info GR11: Skipping net 'n_114' status: 'gr_small'
info GR11: Skipping net 'n_115' status: 'gr_small'
info GR11: Skipping net 'n_116' status: 'gr_small'
info GR11: Skipping net 'n_117' status: 'gr_small'
info GR11: Skipping net 'n_118' status: 'gr_small'
info GR11: Skipping net 'n_119' status: 'gr_small'
info GR11: Skipping net 'n_1' status: 'gr_small'
info GR11: Skipping net 'n_0' status: 'gr_small'
info GR11: Skipping net 'sps__n70' status: 'gr_small'
Built 2123 nets   (0 seconds elapsed)

Will perform 'repair' routing on 78 nets: 
         60 without global routing
         16 with open pins  
          1 with antenna wires
          1 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 78 nets       (1 seconds elapsed)
    Edge Overflows = 1 (0.0079 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu May 6 07:40:53 2021
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 3255        | 3300        | 6138      | 12693       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 1           | 0           | 0         | 1           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0.00787836  | 0           | 0         | 0.00787836  | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 1.33333     | 0.884615    | 0.288889  | 1.33333     | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.168395    | 0.168533    | 0.0399611 | 0.0883852   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 2.97749e+08 | 3.21048e+08 | 9086      | 6.18797e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu May 6 07:40:53 2021
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 61.88  | 3.49   | 21.92  | 21.21  | 5.63   | 5.06   | 4.55   | 0.01   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 5.65   | 35.43  | 34.27  | 9.10   | 8.18   | 7.36   | 0.02   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 4.80   | 0.47   | 2.14   | 1.56   | 0.29   | 0.15   | 0.18   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------------
|                                                Vias statistics                                                 |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Number of vias  (thousand) | 9.09   | 4.39   | 3.08   | 0.84   | 0.51   | 0.26   | 0.00   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Vias (%)                   | 100.00 | 48.31  | 33.93  | 9.21   | 5.65   | 2.86   | 0.04   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Neuron_Layer (started at Thu May 6 07:40:53 2021)

Congestion ratio stats: min = 0.01, max = 0.62, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 2 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 5  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10990 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 5 sec (CPU time: 1 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 1 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:41:04 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:41:04 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0880 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| preserve_signal_layer         | Effort of following layers assigned by global routing for     | 100   | 0       | true     | N/A        |      | true       | normal     | 
|                               | regular nets                                                  |       |         |          |            |      |            |            | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:41:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:41:05 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0880 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 05m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0004583333333333333d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 64.45                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 0                                   | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 0                                   | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                 | 
|------------------------+-------------------------------------|
| overflow_edges         | 1                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 61.9                                | 
|------------------------+-------------------------------------|
| via_count_total        | 9086                                | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.135483
info metal2 layer density max: 0.059718 min: 0.000000 avg: 0.016626
info metal3 layer density max: 0.060000 min: 0.000000 avg: 0.012116
info metal4 layer density max: 0.058971 min: 0.000000 avg: 0.002161
info metal5 layer density max: 0.020000 min: 0.000000 avg: 0.000150
info metal6 layer density max: 0.006000 min: 0.000000 avg: 0.000191
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383824
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 1 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 3840 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10990 pins
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.135483
info metal2 layer density max: 0.059718 min: 0.000000 avg: 0.016626
info metal3 layer density max: 0.060000 min: 0.000000 avg: 0.012116
info metal4 layer density max: 0.058971 min: 0.000000 avg: 0.002161
info metal5 layer density max: 0.020000 min: 0.000000 avg: 0.000150
info metal6 layer density max: 0.006000 min: 0.000000 avg: 0.000191
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383824
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 324M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 812      | 
|------------+----------|
| Count, %   | 37.29    | 
|------------+----------|
| Length, um | 26632    | 
|------------+----------|
| Length, %  | 43.03    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 2    | 
|------------+------|
| Count, %   | 0.09 | 
|------------+------|
| Length, um | 97   | 
|------------+------|
| Length, %  | 0.15 | 
---------------------


RRT info: Set routing priority of '2' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'true'

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 120 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1920 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Thu May 6 07:41:09 2021)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2300 | 8948 | 
|-----------------------+------+------|
| To be routed :        | 2177 | 6667 | 
|-----------------------+------+------|
|   - signal            | 2177 | 6667 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 2118 | 
|-----------------------+------|
|   - no any wires      | 59   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 58 core library pins:
 Ideal   :    58 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.2 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Initialization ...
Global grid size 31 rows x 22 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2177 nets with average value 100.00
Property preserve_channel is set on 2 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 657X x 900Y
M2:   vertical grid 657X x 900Y
M3: horizontal grid 1079X x 900Y
M4:   vertical grid 446X x 900Y
M5: horizontal grid 446X x 450Y
M6:   vertical grid 446X x 584Y
M7: horizontal grid 580X x 157Y
M8:   vertical grid 156X x 157Y
M9: horizontal grid 156X x 79Y
M10:   vertical grid 78X x 79Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 4751
Fixed net vias 5129
Core cells 2263
Core cells with unique orientation 42: pin objects 712, obstructions 244
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1955, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 137 for net n_0_0_0
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 2118 nets with global routing
Detected 59 nets without any routing
Detected 4804 wires, 9086 vias
Detected 6667 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G

Run(1) ...
1.000 Changed     5658 of    12968 tested segments in   201 channels. Unresolved     4350 violations and      965 notes
1.001 Changed     4279 of    12416 tested segments in   251 channels. Unresolved     3127 violations and      755 notes
1.002 Changed     3014 of     9082 tested segments in   252 channels. Unresolved     2181 violations and      693 notes
1.003 Changed     2271 of     6467 tested segments in   245 channels. Unresolved     1590 violations and      636 notes
1.004 Changed     1766 of     4860 tested segments in   226 channels. Unresolved     1253 violations and      594 notes
1.005 Changed     1443 of     3850 tested segments in   212 channels. Unresolved     1029 violations and      564 notes
1.006 Changed     1267 of     3218 tested segments in   198 channels. Unresolved      870 violations and      580 notes
1.007 Changed     1113 of     2820 tested segments in   193 channels. Unresolved      742 violations and      592 notes
1.008 Changed     1059 of     2630 tested segments in   190 channels. Unresolved      694 violations and      564 notes
1.009 Changed      965 of     2430 tested segments in   180 channels. Unresolved      566 violations and      566 notes
1.010 Changed      834 of     2091 tested segments in   171 channels. Unresolved      511 violations and      558 notes
1.011 Changed      777 of     1911 tested segments in   162 channels. Unresolved      479 violations and      563 notes
1.012 Changed      709 of     1802 tested segments in   165 channels. Unresolved      408 violations and      556 notes
1.013 Changed      587 of     1596 tested segments in   150 channels. Unresolved      277 violations and      587 notes
1.014 Changed      494 of     1326 tested segments in   140 channels. Unresolved      202 violations and      595 notes
1.015 Changed      383 of     1105 tested segments in   131 channels. Unresolved      121 violations and      615 notes
1.016 Changed      344 of      869 tested segments in   117 channels. Unresolved       93 violations and      629 notes
1.017 Changed      284 of      723 tested segments in    94 channels. Unresolved       61 violations and      635 notes
1.018 Changed      268 of      615 tested segments in    83 channels. Unresolved       43 violations and      643 notes
1.019 Changed      241 of      576 tested segments in    82 channels. Unresolved       21 violations and      647 notes
1.020 Changed      223 of      507 tested segments in    62 channels. Unresolved       15 violations and      650 notes
1.021 Changed      211 of      464 tested segments in    55 channels. Unresolved       12 violations and      650 notes
1.022 Changed      203 of      443 tested segments in    49 channels. Unresolved       10 violations and      649 notes
1.023 Changed      201 of      421 tested segments in    41 channels. Unresolved       10 violations and      650 notes
1.024 Changed      204 of      419 tested segments in    42 channels. Unresolved       10 violations and      650 notes
1.025 Changed      194 of      423 tested segments in    44 channels. Unresolved       10 violations and      649 notes
1.026 Changed      198 of      412 tested segments in    40 channels. Unresolved       10 violations and      651 notes
1.027 Changed      195 of      407 tested segments in    41 channels. Unresolved        9 violations and      657 notes
1.028 Changed      181 of      403 tested segments in    40 channels. Unresolved        8 violations and      666 notes
1.029 Changed      159 of      377 tested segments in    40 channels. Unresolved        8 violations and      688 notes
1.030 Changed      136 of      329 tested segments in    36 channels. Unresolved        8 violations and      712 notes
1.031 Changed      101 of      289 tested segments in    38 channels. Unresolved        8 violations and      744 notes
1.032 Changed       61 of      217 tested segments in    34 channels. Unresolved        8 violations and      784 notes
1.033 Changed       25 of      135 tested segments in    34 channels. Unresolved        8 violations and      820 notes
1.034 Changed       14 of       52 tested segments in    20 channels. Unresolved        8 violations and      830 notes
1.035 Changed       10 of       28 tested segments in    16 channels. Unresolved        8 violations and      834 notes
1.036 Changed        6 of       20 tested segments in    13 channels. Unresolved        8 violations and      838 notes
1.037 Changed        3 of       12 tested segments in     8 channels. Unresolved        8 violations and      841 notes
1.038 Changed        2 of        6 tested segments in     5 channels. Unresolved        8 violations and      842 notes
1.039 Changed        2 of        4 tested segments in     4 channels. Unresolved        8 violations and      842 notes
1.040 Changed        1 of        4 tested segments in     4 channels. Unresolved        8 violations and      843 notes
1.041 Changed        1 of        2 tested segments in     2 channels. Unresolved        8 violations and      843 notes
1.042 Changed        1 of        2 tested segments in     2 channels. Unresolved        8 violations and      843 notes
1.043 Changed        1 of        2 tested segments in     2 channels. Unresolved        8 violations and      843 notes
1.044 Changed        1 of        2 tested segments in     2 channels. Unresolved        8 violations and      843 notes
1.045 Changed        1 of        2 tested segments in     2 channels. Unresolved        8 violations and      843 notes
1.046 Changed        0 of        2 tested segments in     2 channels. Unresolved        8 violations and      844 notes
1.047 Changed        0 of        0 tested segments in     0 channels. Unresolved        8 violations and      844 notes
Result=end(begin): viols=8(4350), notes=844(965)
Cpu time: 00:01:17, Elapsed time: 00:05:38, Memory: 1.7G

Run(2) ...
2.000 Changed      888 of    11318 tested segments in   237 channels. Unresolved       16 violations and     1373 notes
2.001 Changed      792 of     2693 tested segments in   217 channels. Unresolved       11 violations and     1179 notes
2.002 Changed      378 of     1686 tested segments in   165 channels. Unresolved        9 violations and     1093 notes
2.003 Changed      245 of      630 tested segments in   126 channels. Unresolved        9 violations and     1091 notes
2.004 Changed      174 of      438 tested segments in   102 channels. Unresolved        8 violations and     1110 notes
2.005 Changed      145 of      350 tested segments in    90 channels. Unresolved        9 violations and     1120 notes
2.006 Changed      115 of      299 tested segments in    86 channels. Unresolved        8 violations and     1152 notes
2.007 Changed      103 of      251 tested segments in    81 channels. Unresolved       10 violations and     1165 notes
2.008 Changed       88 of      213 tested segments in    82 channels. Unresolved        7 violations and     1166 notes
2.009 Changed       70 of      163 tested segments in    67 channels. Unresolved        7 violations and     1165 notes
2.010 Changed       66 of      143 tested segments in    64 channels. Unresolved        7 violations and     1168 notes
2.011 Changed       60 of      130 tested segments in    59 channels. Unresolved        7 violations and     1171 notes
2.012 Changed       48 of      123 tested segments in    54 channels. Unresolved        7 violations and     1176 notes
2.013 Changed       42 of      101 tested segments in    50 channels. Unresolved        8 violations and     1178 notes
2.014 Changed       38 of       92 tested segments in    49 channels. Unresolved        8 violations and     1182 notes
2.015 Changed       44 of       98 tested segments in    51 channels. Unresolved        9 violations and     1186 notes
2.016 Changed       41 of       94 tested segments in    50 channels. Unresolved        8 violations and     1187 notes
2.017 Changed       47 of      102 tested segments in    59 channels. Unresolved       15 violations and     1189 notes
2.018 Changed       47 of      136 tested segments in    65 channels. Unresolved       15 violations and     1187 notes
2.019 Changed       41 of      108 tested segments in    48 channels. Unresolved        6 violations and     1187 notes
2.020 Changed       29 of      100 tested segments in    48 channels. Unresolved        4 violations and     1188 notes
2.021 Changed       24 of       55 tested segments in    33 channels. Unresolved        0 violations and     1189 notes
2.022 Changed       18 of       42 tested segments in    26 channels. Unresolved        0 violations and     1189 notes
2.023 Changed       18 of       36 tested segments in    24 channels. Unresolved        0 violations and     1189 notes
2.024 Changed       19 of       39 tested segments in    28 channels. Unresolved        0 violations and     1190 notes
2.025 Changed       15 of       31 tested segments in    21 channels. Unresolved        0 violations and     1190 notes
2.026 Changed       13 of       28 tested segments in    20 channels. Unresolved        0 violations and     1191 notes
2.027 Changed       13 of       25 tested segments in    18 channels. Unresolved        0 violations and     1191 notes
2.028 Changed       13 of       25 tested segments in    18 channels. Unresolved        0 violations and     1191 notes
2.029 Changed       13 of       25 tested segments in    18 channels. Unresolved        0 violations and     1191 notes
2.030 Changed       12 of       25 tested segments in    18 channels. Unresolved        0 violations and     1192 notes
2.031 Changed       12 of       23 tested segments in    18 channels. Unresolved        0 violations and     1192 notes
2.032 Changed       10 of       21 tested segments in    16 channels. Unresolved        0 violations and     1193 notes
2.033 Changed        8 of       18 tested segments in    14 channels. Unresolved        0 violations and     1195 notes
2.034 Changed        0 of       13 tested segments in    10 channels. Unresolved        0 violations and     1201 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1201 notes
Result=end(begin): viols=0(16), notes=1201(1373)
Cpu time: 00:00:19, Elapsed time: 00:01:22, Memory: 1.7G

Write routing ...
M1: 5288 vias and 485 wires with length 0.962 (0.005 in non-prefer direction)
M2: 7017 vias and 5790 wires with length 15.387 (0.039 in non-prefer direction)
M3: 3839 vias and 6756 wires with length 24.270 (0.055 in non-prefer direction)
M4: 1968 vias and 2984 wires with length 15.496 (0.070 in non-prefer direction)
M5: 1311 vias and 1619 wires with length 10.684 (0.055 in non-prefer direction)
M6: 14 vias and 897 wires with length 7.389 (0.081 in non-prefer direction)
M7: 0 vias and 7 wires with length 0.007 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 19437 vias and 18538 wires with length 74.195 (0.305 in non-prefer direction)

Total 1201 notes:
Note: Wire in port - 1
Note: Offgrid - 619
Note: Parallel length - 561
Note: Segment orientation - 20

Info: Via overhang - 489
info UI33: performed track routing for 7 min 2 sec (CPU time: 1 min 37 sec; MEM: RSS - 331M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 329M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 30 sec (CPU time: 7 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:44 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:44 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0670 | 0.0000 | 0       | 0.3840 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2300 | 8948 | 
|-----------------------+------+------|
| To be routed :        | 2177 | 6667 | 
|-----------------------+------+------|
|   - signal            | 2177 | 6667 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2177 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.139236
info metal2 layer density max: 0.216760 min: 0.000000 avg: 0.074692
info metal3 layer density max: 0.333753 min: 0.000000 avg: 0.104061
info metal4 layer density max: 0.436857 min: 0.000000 avg: 0.112578
info metal5 layer density max: 0.474800 min: 0.000000 avg: 0.076468
info metal6 layer density max: 0.403829 min: 0.000000 avg: 0.052701
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383964
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 3 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:48 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:48 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0670 | 0.0000 | 0       | 0.3840 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 334M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                          | 
|------------------------+-------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 05m                             | 00h 07m                                              | 
|------------------------+-------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.0004583333333333333d 00.0h 00.0m  | 0.0011319444444444443d 03.947459643111668e-18h00.0m  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 64.45                               | 64.45                                                | 
|------------------------+-------------------------------------+------------------------------------------------------|
| WNS  (ps)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| TNS  (ns)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| setup_viols            | 0                                   | 0                                                    | 
|------------------------+-------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                   | 0                                                    | 
|------------------------+-------------------------------------+------------------------------------------------------|
| slew_viols             | 0                                   | 0                                                    | 
|------------------------+-------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| overflow_edges         | 1                                   |                                                      | 
|------------------------+-------------------------------------+------------------------------------------------------|
| overflow_nodes         | 0                                   |                                                      | 
|------------------------+-------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 61.9                                | 81.4                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| via_count_total        | 9086                                | 24566                                                | 
-----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 35
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 156 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 35
4.71708 | 0
9.43415 | 0
14.1512 | 0
18.8683 | 0
23.5854 | 0
28.3025 | 0
33.0195 | 0
37.7366 |= 1
42.4537 |= 1
47.1708 |========= 5
51.8878 |===================== 11
56.6049 |==================================================== 27
61.322  |======================================================== 29
66.0391 |============================================ 23
70.7561 |===================== 11
75.4732 |=========== 6
80.1903 |========= 5
84.9074 |= 1
89.6244 |= 1
94.3415 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:48:49 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:49 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:48:50 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:588k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M)
WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:50 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                          | tr_opt_drc_0                      | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 07m                                              | 00h 00m                           | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0004583333333333333d 00.0h00.0m  | 0.0011319444444444443d03.947459643111668e-18h 00.0m  | 6.944444444444444e-6d 00.0h00.0m  | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                 | 1184                              | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| logic_utilization  (%) | 64.45                              | 64.45                                                | 64.45                             | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| setup_viols            | 0                                  | 0                                                    | 0                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| hold_viols             | 0                                  | 0                                                    | 0                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| slew_viols             | 0                                  | 0                                                    | 0                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                  | 0.0                               | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| overflow_edges         | 1                                  |                                                      |                                   | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                                      |                                   | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 61.9                               | 81.4                                                 | 81.4                              | 
|------------------------+------------------------------------+------------------------------------------------------+-----------------------------------|
| via_count_total        | 9086                               | 24566                                                | 24566                             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:48:53 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:53 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:48:53 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:53 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0 | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 07m                                             | 00h 00m                           | 00h 00m      | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| cpu_time  (min)        | 0.0004583333333333333d00.0h 00.0m  | 0.0011319444444444443d03.947459643111668e-18h00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                              | 1184         | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| logic_utilization  (%) | 64.45                              | 64.45                                               | 64.45                             | 64.45        | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| WNS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| TNS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| setup_viols            | 0                                  | 0                                                   | 0                                 | 0            | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| hold_viols             | 0                                  | 0                                                   | 0                                 | 0            | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| slew_viols             | 0                                  | 0                                                   | 0                                 | 0            | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| overflow_edges         | 1                                  |                                                     |                                   |              | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| overflow_nodes         | 0                                  |                                                     |                                   |              | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| wire_len_total  (mm)   | 61.9                               | 81.4                                                | 81.4                              | 81.4         | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------|
| via_count_total        | 9086                               | 24566                                               | 24566                             | 24566        | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:48:55 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:55 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:48:55 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:56 2021
  
-----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                    |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**  |     | 1      |        | 0.1000    | 3960      | 1920                | 48                    | -0.1320 | -191.3230 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**     |     | 1      |        | 0.1000    | 3960      | 1920                | 48                    | -0.1320 | -191.3230 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs** | *   | 1      | 0.1990 | 0.1000    | 1920      | 1920                | 100                   | -0.1320 | -191.3230 | 
-----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

WNS:-132 TNS:-191323 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9472.26

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective DENSITY.
info OPT23: Collected 61 targets from 2 bins with utilization greater than 84% within partition Neuron_Layer.
warning No default leakage corner enabled for area optimization, leakage power may increase after the optimization
SLEW:0 CAP:-10.9 AREA:9472.26

info OPT10: optimized 4 targets
SLEW:0 CAP:-10.9 AREA:9472.26

info OPT10: optimized 8 targets
SLEW:0 CAP:-10.9 AREA:9472.26

info OPT10: optimized 7 targets
SLEW:0 CAP:-10.9 AREA:9472.26

info OPT10: optimized 15 targets
SLEW:0 CAP:-10.9 AREA:9470.93

info OPT10: optimized 20 targets
SLEW:0 CAP:-10.9 AREA:9470.93

info OPT10: optimized 7 targets
SLEW:0 CAP:-10.9 AREA:9470.93

info OPT9: total 61 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:588k]
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M)
WNS:-132 TNS:-191323 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9470.93

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:48:57 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:57 2021
  
-----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                    |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**  |     | 1      |        | 0.1000    | 3960      | 1920                | 48                    | -0.1320 | -191.3230 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**     |     | 1      |        | 0.1000    | 3960      | 1920                | 48                    | -0.1320 | -191.3230 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs** | *   | 1      | 0.1990 | 0.1000    | 1920      | 1920                | 100                   | -0.1320 | -191.3230 | 
-----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Thu May 6 07:48:58 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 07m                                             | 00h 00m                           | 00h 00m      | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.0004583333333333333d00.0h 00.0m  | 0.0011319444444444443d03.947459643111668e-18h00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                              | 1184         | 1184                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| logic_utilization  (%) | 64.45                              | 64.45                                               | 64.45                             | 64.45        | 64.44                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| setup_viols            | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| slew_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_edges         | 1                                  |                                                     |                                   |              |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                   |              |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 61.9                               | 81.4                                                | 81.4                              | 81.4         | 81.4                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------|
| via_count_total        | 9086                               | 24566                                               | 24566                             | 24566        | 24563                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:49:00 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:49:00 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:49:00 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9470.93

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9470.93

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:49:01 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | tr_opt_wns_0                       | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 07m                                             | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0004583333333333333d00.0h 00.0m  | 0.0011319444444444443d03.947459643111668e-18h00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                              | 1184         | 1184                               | 1184                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 64.45                              | 64.45                                               | 64.45                             | 64.45        | 64.44                              | 64.44                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| WNS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| TNS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| setup_viols            | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| slew_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_edges         | 1                                  |                                                     |                                   |              |                                    |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                   |              |                                    |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 61.9                               | 81.4                                                | 81.4                              | 81.4         | 81.4                               | 81.4                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------|
| via_count_total        | 9086                               | 24566                                               | 24566                             | 24566        | 24563                              | 24563                              | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:49:03 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:49:03 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:49:03 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9470.93

WNS:0 TNS:0 TNDD:-8037.0 WHS:0 THS:0 THDD:-4998.0 SLEW:0 CAP:-10.9 AREA:9470.93

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:49:03 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                      | tr_opt_tns_0 | tr_opt_density_0                   | tr_opt_wns_0                       | tr_opt_hold_0 | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| elapsed_time  (min)    | 00h 05m                            | 00h 07m                                             | 00h 00m                           | 00h 00m      | 00h 00m                            | 00h 00m                            | 00h 00m       | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| cpu_time  (min)        | 0.0004583333333333333d00.0h 00.0m  | 0.0011319444444444443d03.947459643111668e-18h00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 00.0h 00.0m   | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                              | 1184         | 1184                               | 1184                               | 1184          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| logic_utilization  (%) | 64.45                              | 64.45                                               | 64.45                             | 64.45        | 64.44                              | 64.44                              | 64.44         | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| WNS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| TNS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| setup_viols            | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| hold_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| slew_viols             | 0                                  | 0                                                   | 0                                 | 0            | 0                                  | 0                                  | 0             | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| worst_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| total_slew  (ps)       | 0.0                                | 0.0                                                 | 0.0                               | 0.0          | 0.0                                | 0.0                                | 0.0           | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| overflow_edges         | 1                                  |                                                     |                                   |              |                                    |                                    |               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| overflow_nodes         | 0                                  |                                                     |                                   |              |                                    |                                    |               | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| wire_len_total  (mm)   | 61.9                               | 81.4                                                | 81.4                              | 81.4         | 81.4                               | 81.4                               | 81.4          | 
|------------------------+------------------------------------+-----------------------------------------------------+-----------------------------------+--------------+------------------------------------+------------------------------------+---------------|
| via_count_total        | 9086                               | 24566                                               | 24566                             | 24566        | 24563                              | 24563                              | 24563         | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:49:06 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:49:06 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0670 | 0.0000 | 0       | 0.3840 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 07:49:06 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 222 movable and 2040 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 656 cut rows, with average utilization 5.59962%, utilization with cell bloats 5.59962%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 222, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 222                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:49:07 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2176       | 1         | 1    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 121        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-----------------------------------------------
| LVS open distance distribution (nanometers) |
|--------+-------+----------------------------|
|        | Total | 0.00                       | 
|--------+-------+----------------------------|
| % open | 100   | 100.00                     | 
|--------+-------+----------------------------|
| # open | 1     | 1                          | 
-----------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.139221
info metal2 layer density max: 0.216760 min: 0.000000 avg: 0.074688
info metal3 layer density max: 0.333753 min: 0.000000 avg: 0.104061
info metal4 layer density max: 0.436857 min: 0.000000 avg: 0.112578
info metal5 layer density max: 0.474800 min: 0.000000 avg: 0.076468
info metal6 layer density max: 0.403829 min: 0.000000 avg: 0.052701
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383964
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 2 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:49:10 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:49:10 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 336M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.0670 | 0.0000 | 0       | 0.3840 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1600 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10988 pins
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.139221
info metal2 layer density max: 0.216760 min: 0.000000 avg: 0.074688
info metal3 layer density max: 0.333753 min: 0.000000 avg: 0.104061
info metal4 layer density max: 0.436857 min: 0.000000 avg: 0.112578
info metal5 layer density max: 0.474800 min: 0.000000 avg: 0.076468
info metal6 layer density max: 0.403829 min: 0.000000 avg: 0.052701
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383964
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 1 sec (CPU time: 0 sec; MEM: RSS - 339M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 902      | 
|------------+----------|
| Count, %   | 41.45    | 
|------------+----------|
| Length, um | 37623    | 
|------------+----------|
| Length, %  | 50.7     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 73        | 
|------------+-----------|
| Count, %   | 3.35      | 
|------------+-----------|
| Length, um | 2052      | 
|------------+-----------|
| Length, %  | 2.76      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 975   | 
|------------+-------|
| Count, %   | 44.8  | 
|------------+-------|
| Length, um | 39675 | 
|------------+-------|
| Length, %  | 53.47 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 2    | 
|------------+------|
| Count, %   | 0.09 | 
|------------+------|
| Length, um | 102  | 
|------------+------|
| Length, %  | 0.13 | 
---------------------


RRT info: Set routing priority of '2' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'true'

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 120 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1920 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Thu May 6 07:49:13 2021)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2299 | 8946 | 
|-----------------------+------+------|
| To be routed :        | 2176 | 6665 | 
|-----------------------+------+------|
|   - signal            | 2176 | 6665 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2176 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 2174 | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 58 core library pins:
 Ideal   :    58 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Initialization ...
Global grid size 31 rows x 22 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2176 nets with average value 100.00
Property preserve_channel is set on 2 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 657X x 900Y
M2:   vertical grid 657X x 900Y
M3: horizontal grid 1079X x 900Y
M4:   vertical grid 446X x 900Y
M5: horizontal grid 446X x 450Y
M6:   vertical grid 446X x 584Y
M7: horizontal grid 580X x 157Y
M8:   vertical grid 156X x 157Y
M9: horizontal grid 156X x 79Y
M10:   vertical grid 78X x 79Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 4751
Fixed net vias 5129
Core cells 2262
Core cells with unique orientation 42: pin objects 712, obstructions 244
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1955, obstructions 0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 137 for net n_0_0_0
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 60 nets with detail routing
Detected 2116 nets with mixed global and detail routing
Detected 23323 wires, 28489 vias
Detected 6665 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed        0 of    18520 tested segments in   276 channels. Unresolved        0 violations and     1308 notes
1.001 Changed        0 of     1308 tested segments in   109 channels. Unresolved        0 violations and     1308 notes
1.002 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1307 notes
Result=end(begin): viols=0(0), notes=1307(1308)
Cpu time: 00:00:02, Elapsed time: 00:00:10, Memory: 1.7G

Run(2) ...
2.000 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
2.001 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
2.002 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
2.003 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1307 notes
Result=end(begin): viols=0(0), notes=1307(1307)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(3) ...
3.000 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
3.001 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
3.002 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
3.003 Changed        0 of     1307 tested segments in   109 channels. Unresolved        0 violations and     1307 notes
3.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1307 notes
Result=end(begin): viols=0(0), notes=1307(1307)
Cpu time: 00:00:01, Elapsed time: 00:00:05, Memory: 1.7G

Write routing ...
M1: 5286 vias and 485 wires with length 0.962 (0.005 in non-prefer direction)
M2: 7016 vias and 5790 wires with length 15.386 (0.040 in non-prefer direction)
M3: 3838 vias and 6755 wires with length 24.269 (0.055 in non-prefer direction)
M4: 1968 vias and 2983 wires with length 15.496 (0.070 in non-prefer direction)
M5: 1311 vias and 1619 wires with length 10.684 (0.055 in non-prefer direction)
M6: 14 vias and 897 wires with length 7.389 (0.081 in non-prefer direction)
M7: 0 vias and 7 wires with length 0.007 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 19433 vias and 18536 wires with length 74.193 (0.306 in non-prefer direction)

Total 1307 notes:
Note: Offgrid - 617
Note: Split - 10
Note: Parallel length - 660
Note: Segment orientation - 20

Info: Via overhang - 485
info UI33: performed track routing for 17 sec (CPU time: 4 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 31 sec (CPU time: 7 sec; MEM: RSS - 337M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:03 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:03 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 337M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2299 | 8946 | 
|-----------------------+------+------|
| To be routed :        | 2176 | 6665 | 
|-----------------------+------+------|
|   - signal            | 2176 | 6665 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2176 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.139221
info metal2 layer density max: 0.216760 min: 0.000000 avg: 0.074686
info metal3 layer density max: 0.333753 min: 0.000000 avg: 0.104056
info metal4 layer density max: 0.436857 min: 0.000000 avg: 0.112578
info metal5 layer density max: 0.474800 min: 0.000000 avg: 0.076468
info metal6 layer density max: 0.403829 min: 0.000000 avg: 0.052701
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383964
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 4
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=15
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (5/5): viols (15->0)
Result=end(begin): opens=0(0), viols=0(15)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 4
Number of changed nets: 4

14 nets (1 clocks) have got their timing invalidated
4 changed nets have not been invalidated because of the slack threshold
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Result=end(begin): opens=0(0), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 5 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 4

info UI33: performed SI repair routing for 6 sec (CPU time: 1 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:11 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:11 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 340M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 338M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                                         | tr_opt_drc_0                     | tr_opt_tns_0 | tr_opt_density_0                  | tr_opt_wns_0                      | tr_opt_tr_1                        | tr_opt_hold_0 | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| elapsed_time  (min)    | 00h 05m                           | 00h 07m                                             | 00h 00m                          | 00h 00m      | 00h 00m                           | 00h 00m                           | 00h 01m                            | 00h 00m       | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| cpu_time  (min)        | 0.0004583333333333333d00.0h 00.0m | 0.0011319444444444443d03.947459643111668e-18h00.0m  | 6.944444444444444e-6d00.0h 00.0m | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 0.00015277777777777777d00.0h 00.0m | 00.0h00.0m    | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| heap_memory  (Mb)      | 1184                              | 1184                                                | 1184                             | 1184         | 1184                              | 1184                              | 1184                               | 1184          | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| logic_utilization  (%) | 64.45                             | 64.45                                               | 64.45                            | 64.45        | 64.44                             | 64.44                             | 64.44                              | 64.44         | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| WNS  (ps)              | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| TNS  (ns)              | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| WHS  (ps)              | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| THS  (ns)              | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| setup_viols            | 0                                 | 0                                                   | 0                                | 0            | 0                                 | 0                                 | 0                                  | 0             | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| hold_viols             | 0                                 | 0                                                   | 0                                | 0            | 0                                 | 0                                 | 0                                  | 0             | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| slew_viols             | 0                                 | 0                                                   | 0                                | 0            | 0                                 | 0                                 | 0                                  | 0             | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| worst_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| total_slew  (ps)       | 0.0                               | 0.0                                                 | 0.0                              | 0.0          | 0.0                               | 0.0                               | 0.0                                | 0.0           | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| overflow_edges         | 1                                 |                                                     |                                  |              |                                   |                                   |                                    |               | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| overflow_nodes         | 0                                 |                                                     |                                  |              |                                   |                                   |                                    |               | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| wire_len_total  (mm)   | 61.9                              | 81.4                                                | 81.4                             | 81.4         | 81.4                              | 81.4                              | 81.4                               | 81.4          | 
|------------------------+-----------------------------------+-----------------------------------------------------+----------------------------------+--------------+-----------------------------------+-----------------------------------+------------------------------------+---------------|
| via_count_total        | 9086                              | 24566                                               | 24566                            | 24566        | 24563                             | 24563                             | 24576                              | 24563         | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:50:13 2021)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 2 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:16 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:16 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:17 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:17 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 341M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2299 | 8946 | 
|-----------------------+------+------|
| To be routed :        | 2176 | 6665 | 
|-----------------------+------+------|
|   - signal            | 2176 | 6665 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2176 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.139257
info metal2 layer density max: 0.216760 min: 0.000000 avg: 0.074684
info metal3 layer density max: 0.333753 min: 0.000000 avg: 0.104015
info metal4 layer density max: 0.436857 min: 0.000000 avg: 0.112595
info metal5 layer density max: 0.474800 min: 0.000000 avg: 0.076486
info metal6 layer density max: 0.403829 min: 0.000000 avg: 0.052701
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383964
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 3 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:21 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:50:21 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 339M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0510 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:50:21 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 4 sec (CPU time: 1 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 07:50:28 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu May 6 07:50:38 2021
  
--------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Checked vias      | 24584 | 7721  | 9563  | 3994  | 1976  | 1314  | 16    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Replaced vias     | 17519 | 4482  | 6677  | 3548  | 1643  | 1161  | 8     | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Replaced vias (%) | 71.26 | 58.05 | 69.82 | 88.83 | 83.15 | 88.36 | 50.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Number of vias  (thousand) | 24.58  | 7.72  | 9.56  | 3.99  | 1.98  | 1.31  | 0.02  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Vias (%)                   | 100.00 | 31.41 | 38.91 | 16.23 | 8.04  | 5.34  | 0.07  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Single vias (%)            | 16.54  | 37.46 | 4.03  | 7.67  | 16.45 | 11.42 | 37.50 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Double vias (%)            | 83.46  | 62.54 | 95.97 | 92.33 | 83.55 | 88.58 | 62.50 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 10 sec (CPU time: 2 sec; MEM: RSS - 342M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu May 6 07:50:40 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 28 sec (CPU time: 6 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:09 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:09 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 68.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT warning: Couldn't find any cells for USQ opt.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:51:09 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:51:09 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9470.93                | 64.44           | 
| Buffers, Inverters | 127.68                 | 0.86            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:51:10 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:-0.6 AREA:9470.93

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:-0.6 AREA:9470.93
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:0.0 AREA:9471.2

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:668m:588k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:588k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 1 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1692M, PVMEM - 1839M)
WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:0.0 AREA:9471.2

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:51:11 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9471.2                 | 64.45           | 
| Buffers, Inverters | 127.946                | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 07:51:11 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:51:11 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9471.2                 | 64.45           | 
| Buffers, Inverters | 127.946                | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 07:51:11 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:0.0 AREA:9471.2

WNS:0 TNS:0 TNDD:-4896.0 WHS:0 THS:0 THDD:-2730.0 SLEW:0 CAP:0.0 AREA:9471.2

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=93.2813%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 07:51:12 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2262  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 36    | 1.59       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.18      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2262  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9471.2                 | 64.45           | 
| Buffers, Inverters | 127.946                | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2178  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.73      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 63    | 2.89       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 07:51:12 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 222 movable and 2040 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 656 cut rows, with average utilization 5.60442%, utilization with cell bloats 5.60442%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 222, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 222                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 120 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1920 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

info CHK10: Checking placement...
info Found 222 movable and 2040 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Neuron_Layer; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Neuron_Layer:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:51:14 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2297       | 2         | 2    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------
| LVS open distance distribution (micron) |
|--------+-------------+-------+----------|
|        | Total: 5.24 | 2.49  | 2.77     | 
|--------+-------------+-------+----------|
| % open | 100         | 50.00 | 50.00    | 
|--------+-------------+-------+----------|
| # open | 2           | 1     | 1        | 
-------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:51:14 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2297       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '2' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:51:15 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2297       | 2         | 2    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------
| LVS open distance distribution (micron) |
|--------+-------------+-------+----------|
|        | Total: 5.24 | 2.49  | 2.77     | 
|--------+-------------+-------+----------|
| % open | 100         | 50.00 | 50.00    | 
|--------+-------------+-------+----------|
| # open | 2           | 1     | 1        | 
-------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:51:15 2021)
Start Final Routing in simple DRC mode on 1 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   21 with     84 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Longest open in net 'sps__n37' of length=28000
Total opens=2 (nets=2)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 3     | 
--------------------------------


Check opens ...
Longest open in net 'sps__n37' of length=28000
Total opens=2 (nets=2)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (1/1): opens (2->0), viols (0->0)
Result=end(begin): opens=0(2), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Check routing ...
Routing windows accepted: 1 rejected: 0
Finish Final Routing ...

Changed nets: 2 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 2
Number of changed nets: 2

1 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 2 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:51:18 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2297       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:51:19 2021)
Start Final Routing in simple DRC mode on 1 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   21 with     46 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 2 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 07:51:22 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2297       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:22 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:22 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 68.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   21 with     46 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2297 | 8826 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
| To be skipped :   | 2    | 120  | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.358255 min: 0.000000 avg: 0.141489
info metal2 layer density max: 0.224347 min: 0.000000 avg: 0.080646
info metal3 layer density max: 0.339084 min: 0.000000 avg: 0.107821
info metal4 layer density max: 0.439486 min: 0.000000 avg: 0.116830
info metal5 layer density max: 0.475357 min: 0.000000 avg: 0.079903
info metal6 layer density max: 0.406200 min: 0.000000 avg: 0.053833
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384013
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 3 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:51:26 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   21 with     46 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 4 sec (CPU time: 1 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 07:51:33 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:33 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Report 'report_path_group': Path Group
Generated on Thu May 6 07:51:33 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 68.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Incremental timing update of 13 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu May 6 07:51:39 2021
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 24586 | 7721 | 9565 | 3994 | 1976 | 1314 | 16   | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 17    | 10   | 7    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.07  | 0.13 | 0.07 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Number of vias  (thousand) | 24.58  | 7.72  | 9.56  | 3.99  | 1.98  | 1.31  | 0.02  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Vias (%)                   | 100.00 | 31.41 | 38.92 | 16.23 | 8.04  | 5.34  | 0.07  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Single vias (%)            | 16.48  | 37.34 | 3.98  | 7.67  | 16.45 | 11.42 | 37.50 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Double vias (%)            | 83.52  | 62.66 | 96.02 | 92.33 | 83.55 | 88.58 | 62.50 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 6 sec (CPU time: 1 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 07:51:39 2021)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   21 with     46 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2299 | 8946 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8946 | 
|-------------------+------+------|
|   - signal        | 2297 | 8826 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2297 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 123  | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 4 sec (CPU time: 1 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 07:51:46 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M, PRSS - 340M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab3PnR/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu May 06 07:51:48 EET 2021
Report 'application': Application Report
Generated on Thu May 6 07:51:48 2021
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1692                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 338                                                          | 
| CPU time (minutes)       | 6.12                                                         | 
| Elapsed time (minutes)   | 37.77                                                        | 
| Load Averages            | 6.62 6.90 6.76                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 118162                                                       | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitor.log                                               | 
| Journal file             | LOGs/nitro.journal                                           | 
| Working directory        | /home/vlsi/Desktop/Lab3PnR/work/.nitro_tmp_localhost.localdo | 
|                          main_118162                                                  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu May 06 07:51:48 EET 2021
NRF info: Writing Detailed Setup Timing Path Reports Thu May 06 07:51:51 EET 2021
NRF info: Writing Detailed Hold Timing Path Reports Thu May 06 07:51:51 EET 2021
NRF info: Writing Timing Drc Reports Thu May 06 07:51:51 EET 2021
NRF info: Writing Physical Reports Thu May 06 07:51:51 EET 2021
NRF info: Reports completed Thu May 06 07:51:54 EET 2021
info UI33: performed source of flow_scripts/3_route.tcl for 11 min 12 sec (CPU time: 2 min 30 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M)
