<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/1999/REC-html401-19991224/strict.dtd">
<html>
<head>
<META http-equiv=Content-Type content="text/html; charset=UTF-8">
<title>Exported from Notepad++</title>
<style type="text/css">
span {
	font-family: 'Courier New';
	font-size: 10pt;
	color: #000000;
}
.sc0 {
}
.sc2 {
	color: #008000;
}
.sc4 {
	color: #FF8000;
}
.sc5 {
	font-weight: bold;
	color: #0000FF;
}
.sc6 {
	color: #808080;
}
.sc7 {
	color: #8000FF;
}
.sc9 {
	color: #804000;
}
.sc10 {
	font-weight: bold;
	color: #000080;
}
.sc11 {
}
</style>
</head>
<body>
<div style="float: left; white-space: pre; line-height: 1; background: #FFFFFF; "><span class="sc9">`timescale</span><span class="sc0"> </span><span class="sc4">1ns</span><span class="sc10">/</span><span class="sc4">1ns</span><span class="sc0">

</span><span class="sc5">module</span><span class="sc0"> </span><span class="sc11">config_regTB</span><span class="sc10">;</span><span class="sc0">

    </span><span class="sc5">typedef</span><span class="sc0"> </span><span class="sc5">struct</span><span class="sc0"> </span><span class="sc10">{</span><span class="sc0">
        </span><span class="sc2">//Name
</span><span class="sc0">        </span><span class="sc5">string</span><span class="sc0"> </span><span class="sc11">name</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc2">//Data to write
</span><span class="sc0">        </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">data_write</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc2">//Expected data read
</span><span class="sc0">        </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">exp_data_read</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc2">//Actual data read
</span><span class="sc0">        </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">act_data_read</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc2">//reset value
</span><span class="sc0">        </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">reset_value</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc10">}</span><span class="sc0"> </span><span class="sc11">reg_type</span><span class="sc10">;</span><span class="sc0">

    </span><span class="sc5">integer</span><span class="sc0"> </span><span class="sc11">testCount</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">k</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">error_count</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">error_found</span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">bit</span><span class="sc0"> </span><span class="sc11">verbose</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc11">clk</span><span class="sc10">,</span><span class="sc0"> </span><span class="sc11">write</span><span class="sc10">,</span><span class="sc0"> </span><span class="sc11">reset</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">data_in</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">2</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">address</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">data_out</span><span class="sc10">;</span><span class="sc0">
    
    </span><span class="sc5">string</span><span class="sc0"> </span><span class="sc11">operations</span><span class="sc10">[</span><span class="sc4">9</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc10">{</span><span class="sc6">"write to adc0_reg"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to adc1_reg"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to temp_sensor0_reg"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to temp_sensor1_reg"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to analog_test"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to digital_test"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to amp_gain"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"write to digital_config"</span><span class="sc10">,</span><span class="sc0">
                            </span><span class="sc6">"reset"</span><span class="sc0">
                            </span><span class="sc10">};</span><span class="sc0">
    </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">operation_write_value</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">bit</span><span class="sc0"> </span><span class="sc11">recorded</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">9</span><span class="sc10">];</span><span class="sc0">
    </span><span class="sc5">bit</span><span class="sc0"> </span><span class="sc11">recorded_rst</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">9</span><span class="sc10">];</span><span class="sc0">
    
    
    
    </span><span class="sc11">reg_type</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">0</span><span class="sc10">:</span><span class="sc4">7</span><span class="sc10">];</span><span class="sc0">
    
    

    </span><span class="sc11">config_reg</span><span class="sc0"> </span><span class="sc11">dut</span><span class="sc10">(.*);</span><span class="sc0">

    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">print_regs</span><span class="sc10">();</span><span class="sc0">
    </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns] Reg Print Out"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">);</span><span class="sc0">
    </span><span class="sc5">foreach</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">])</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
        </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"\t[%0d] %20s \tExpected Value = %04X \tActual Value = %04x"</span><span class="sc10">,</span><span class="sc0">
        </span><span class="sc11">addr</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc10">,</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">act_data_read</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">test_reg_values</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">operation</span><span class="sc10">);</span><span class="sc0">
    </span><span class="sc11">error_found</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">foreach</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">])</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
        </span><span class="sc11">address</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">addr</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc10">#</span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">act_data_read</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">data_out</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">act_data_read</span><span class="sc0"> </span><span class="sc10">!=</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc10">)</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
            </span><span class="sc5">if</span><span class="sc10">((</span><span class="sc11">operation</span><span class="sc10">&lt;</span><span class="sc4">8</span><span class="sc0"> </span><span class="sc10">&amp;&amp;</span><span class="sc0"> </span><span class="sc11">recorded</span><span class="sc10">[</span><span class="sc11">operation</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc10">==</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">)||(</span><span class="sc11">operation</span><span class="sc10">==</span><span class="sc4">8</span><span class="sc0"> </span><span class="sc10">&amp;&amp;</span><span class="sc0"> </span><span class="sc11">recorded_rst</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc10">==</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">)||(</span><span class="sc11">error_found</span><span class="sc10">==</span><span class="sc4">1</span><span class="sc10">)||</span><span class="sc11">verbose</span><span class="sc10">)</span><span class="sc0">
                </span><span class="sc5">begin</span><span class="sc0">
                </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">operation</span><span class="sc10">==</span><span class="sc4">8</span><span class="sc10">)</span><span class="sc0">
                    </span><span class="sc5">begin</span><span class="sc0">
                        </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">error_found</span><span class="sc10">==</span><span class="sc4">0</span><span class="sc10">)</span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns]ERROR on %s write is %d"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">,</span><span class="sc11">operations</span><span class="sc10">[</span><span class="sc11">operation</span><span class="sc10">],</span><span class="sc11">write</span><span class="sc10">);</span><span class="sc0">
                        </span><span class="sc11">recorded_rst</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0">
                        </span><span class="sc11">error_found</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0">
                    </span><span class="sc5">end</span><span class="sc0">
                </span><span class="sc5">else</span><span class="sc0">
                    </span><span class="sc5">begin</span><span class="sc0">
                        </span><span class="sc5">if</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">error_found</span><span class="sc10">==</span><span class="sc4">0</span><span class="sc10">)</span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns]ERROR on %s %04X"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">,</span><span class="sc11">operations</span><span class="sc10">[</span><span class="sc11">operation</span><span class="sc10">],</span><span class="sc11">operation_write_value</span><span class="sc10">);</span><span class="sc0">
                        </span><span class="sc11">recorded</span><span class="sc10">[</span><span class="sc11">operation</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0">
                        </span><span class="sc11">error_found</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0">
                    </span><span class="sc5">end</span><span class="sc0">
                </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"\t[%0d] %14s \tExpected Value = %04X \tActual Value = %04x"</span><span class="sc10">,</span><span class="sc0">
                </span><span class="sc11">addr</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc10">,</span><span class="sc0">
                </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">act_data_read</span><span class="sc10">);</span><span class="sc0">
                
                </span><span class="sc5">end</span><span class="sc0">
                
            </span><span class="sc5">end</span><span class="sc0">
            </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">act_data_read</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">setup_reg_array</span><span class="sc0"> </span><span class="sc10">();</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">0</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"adc0_reg"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">0</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'hffff</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">1</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"adc1_reg"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">1</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">2</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"temp_sensor0_reg"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">2</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">3</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"temp_sensor1_reg"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">3</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">4</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"analog_test"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">4</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'hABCD</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">5</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"digital_test"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">5</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">6</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"amp_gain"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">6</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">7</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc6">"digital_config"</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc4">7</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">16'h1</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">verbose</span><span class="sc10">)</span><span class="sc0"> 
            </span><span class="sc5">foreach</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">])</span><span class="sc0">
            </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns][%0d] %20s \treset value = %04X"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">,</span><span class="sc11">k</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc10">);</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">test_reset</span><span class="sc0"> </span><span class="sc10">();</span><span class="sc0">
        </span><span class="sc11">reset</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc10">@</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc5">negedge</span><span class="sc0"> </span><span class="sc11">clk</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc11">reset</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc5">foreach</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">])</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
            </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
        </span><span class="sc11">test_reg_values</span><span class="sc10">(</span><span class="sc4">8</span><span class="sc10">);</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
        
    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">test_inputs</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc5">logic</span><span class="sc0">  </span><span class="sc11">resertV</span><span class="sc10">,</span><span class="sc0"> </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc11">writeV</span><span class="sc10">,</span><span class="sc0"> </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">2</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">addr</span><span class="sc10">,</span><span class="sc0"> </span><span class="sc5">logic</span><span class="sc0"> </span><span class="sc10">[</span><span class="sc4">15</span><span class="sc10">:</span><span class="sc4">0</span><span class="sc10">]</span><span class="sc0"> </span><span class="sc11">value</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc11">reset</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">resertV</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">write</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">writeV</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">address</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">addr</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">data_in</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">value</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">operation_write_value</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">value</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc10">@</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc5">negedge</span><span class="sc0"> </span><span class="sc11">clk</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">reset</span><span class="sc0"> </span><span class="sc10">==</span><span class="sc0"> </span><span class="sc4">1</span><span class="sc10">)</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
            </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">verbose</span><span class="sc10">)</span><span class="sc0"> </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns]rst"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">);</span><span class="sc0">
            </span><span class="sc5">foreach</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">])</span><span class="sc0">
            </span><span class="sc5">begin</span><span class="sc0">
                </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">k</span><span class="sc10">].</span><span class="sc11">reset_value</span><span class="sc10">;</span><span class="sc0">
            </span><span class="sc5">end</span><span class="sc0">
        </span><span class="sc11">test_reg_values</span><span class="sc10">(</span><span class="sc4">8</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
        </span><span class="sc5">else</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
            </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">verbose</span><span class="sc10">)</span><span class="sc0"> </span><span class="sc7">$display</span><span class="sc10">(</span><span class="sc6">"[%0tns]write %s %04X"</span><span class="sc10">,</span><span class="sc7">$realtime</span><span class="sc10">,</span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">name</span><span class="sc10">,</span><span class="sc11">value</span><span class="sc10">);</span><span class="sc0">
            </span><span class="sc5">if</span><span class="sc10">(</span><span class="sc11">write</span><span class="sc10">)</span><span class="sc0"> </span><span class="sc11">reg_array</span><span class="sc10">[</span><span class="sc11">addr</span><span class="sc10">].</span><span class="sc11">exp_data_read</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc11">value</span><span class="sc10">;</span><span class="sc0">
            </span><span class="sc11">test_reg_values</span><span class="sc10">(</span><span class="sc11">addr</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
    </span><span class="sc5">task</span><span class="sc0"> </span><span class="sc11">random_writes</span><span class="sc10">(</span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">count</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">for</span><span class="sc10">(</span><span class="sc5">int</span><span class="sc0"> </span><span class="sc11">j</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0"> </span><span class="sc11">j</span><span class="sc10">&lt;</span><span class="sc11">count</span><span class="sc10">;</span><span class="sc0"> </span><span class="sc11">j</span><span class="sc10">+=</span><span class="sc4">1</span><span class="sc10">)</span><span class="sc0">
        </span><span class="sc5">begin</span><span class="sc0">
            </span><span class="sc11">test_inputs</span><span class="sc10">(</span><span class="sc11">$urandom</span><span class="sc10">,</span><span class="sc11">$urandom</span><span class="sc10">,</span><span class="sc11">$urandom</span><span class="sc10">,</span><span class="sc11">$urandom</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc5">end</span><span class="sc0">
    </span><span class="sc5">endtask</span><span class="sc0">
    
    </span><span class="sc5">initial</span><span class="sc0">
    </span><span class="sc5">begin</span><span class="sc0">
        </span><span class="sc11">write</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">reset</span><span class="sc0"> </span><span class="sc10">=</span><span class="sc0"> </span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">setup_reg_array</span><span class="sc10">();</span><span class="sc0">
        </span><span class="sc10">@</span><span class="sc0"> </span><span class="sc10">(</span><span class="sc5">negedge</span><span class="sc0"> </span><span class="sc11">clk</span><span class="sc10">)</span><span class="sc0">
        </span><span class="sc11">test_reset</span><span class="sc10">();</span><span class="sc0">
        </span><span class="sc11">random_writes</span><span class="sc10">(</span><span class="sc11">testCount</span><span class="sc10">);</span><span class="sc0">
        </span><span class="sc7">$finish</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">end</span><span class="sc0">
    
    </span><span class="sc5">always</span><span class="sc0">
    </span><span class="sc5">begin</span><span class="sc0">
        </span><span class="sc11">clk</span><span class="sc0"> </span><span class="sc10">&lt;=</span><span class="sc4">1</span><span class="sc10">;</span><span class="sc0"> </span><span class="sc10">#</span><span class="sc4">5ns</span><span class="sc10">;</span><span class="sc0">
        </span><span class="sc11">clk</span><span class="sc0"> </span><span class="sc10">&lt;=</span><span class="sc4">0</span><span class="sc10">;</span><span class="sc0"> </span><span class="sc10">#</span><span class="sc4">5ns</span><span class="sc10">;</span><span class="sc0">
    </span><span class="sc5">end</span><span class="sc0">
    
</span><span class="sc5">endmodule</span></div></body>
</html>
