# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lfsr_generator_vivado.srcs/sources_1/imports/lfsr_1.0/lfsr.vhd" \
"../../../../lfsr_generator_vivado.srcs/sim_1/imports/tb_lfsr_1.0/tb_lfsr.vhd" \

# Do not sort compile order
nosort
