Classic Timing Analyzer report for NgControlCpld
Sat Jul 04 13:28:16 2009
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'mspclk'
  7. Clock Hold: 'clk'
  8. Clock Hold: 'mspclk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack      ; Required Time                    ; Actual Time                      ; From                                                                     ; To                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A        ; None                             ; 8.822 ns                         ; nchpsel                                                                  ; board:board|reg11:period_reg|FF7                                          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A        ; None                             ; 12.601 ns                        ; board:board|enable                                                       ; aux                                                                       ; nReg5Fault ; --       ; 0            ;
; Worst-case tpd               ; N/A        ; None                             ; 7.991 ns                         ; nReg5Fault                                                               ; LED2                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A        ; None                             ; -2.231 ns                        ; serialin                                                                 ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; --         ; mspclk   ; 0            ;
; Clock Setup: 'clk'           ; 16.665 ns  ; 40.00 MHz ( period = 25.000 ns ) ; 119.98 MHz ( period = 8.335 ns ) ; board:board|reg11:aux_overlap_reg|FF0                                    ; board:board|signal:MAINSIG|reg11:retreg|FF10                              ; clk        ; clk      ; 0            ;
; Clock Setup: 'mspclk'        ; 131.895 ns ; 7.37 MHz ( period = 135.633 ns ) ; 267.52 MHz ( period = 3.738 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; mspclk     ; mspclk   ; 0            ;
; Clock Hold: 'clk'            ; 1.125 ns   ; 40.00 MHz ( period = 25.000 ns ) ; N/A                              ; board:board|reg11:aux_length_reg|FF8                                     ; board:board|signal:AUXSIG|reg11:retreg|FF8                                ; clk        ; clk      ; 0            ;
; Clock Hold: 'mspclk'         ; 1.126 ns   ; 7.37 MHz ( period = 135.633 ns ) ; N/A                              ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; mspclk     ; mspclk   ; 0            ;
; Total number of failed paths ;            ;                                  ;                                  ;                                                                          ;                                                                           ;            ;          ; 0            ;
+------------------------------+------------+----------------------------------+----------------------------------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                               ;
+---------------------------------------------------------------------+--------------------+------+--------+-------------+
; Option                                                              ; Setting            ; From ; To     ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+--------+-------------+
; Device Name                                                         ; EPM570T100C4       ;      ;        ;             ;
; Timing Models                                                       ; Final              ;      ;        ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;        ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;        ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;        ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;        ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;        ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;        ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;        ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;        ;             ;
; Enable Clock Latency                                                ; Off                ;      ;        ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;        ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;        ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;        ;             ;
; Number of paths to report                                           ; 200                ;      ;        ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;        ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;        ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;        ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;        ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;        ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;        ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;        ;             ;
; Clock Settings                                                      ; clk                ;      ; clk    ;             ;
; Clock Settings                                                      ; mspclk             ;      ; mspclk ;             ;
+---------------------------------------------------------------------+--------------------+------+--------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; clk                ; User Pin ; 40.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; mspclk          ; mspclk             ; User Pin ; 7.37 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FSReset         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; nVoltFault      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; nReg5Fault      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; nReg15Fault     ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; nFPGAReset      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; nMSPReset       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.665 ns                               ; 119.98 MHz ( period = 8.335 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.759 ns                ;
; 16.884 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.540 ns                ;
; 16.958 ns                               ; 124.35 MHz ( period = 8.042 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.466 ns                ;
; 17.079 ns                               ; 126.25 MHz ( period = 7.921 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.345 ns                ;
; 17.090 ns                               ; 126.42 MHz ( period = 7.910 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.334 ns                ;
; 17.150 ns                               ; 127.39 MHz ( period = 7.850 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.274 ns                ;
; 17.161 ns                               ; 127.57 MHz ( period = 7.839 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.263 ns                ;
; 17.263 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.161 ns                ;
; 17.289 ns                               ; 129.68 MHz ( period = 7.711 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.135 ns                ;
; 17.299 ns                               ; 129.85 MHz ( period = 7.701 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.125 ns                ;
; 17.337 ns                               ; 130.50 MHz ( period = 7.663 ns )                    ; board:board|reg11:aux_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.087 ns                ;
; 17.362 ns                               ; 130.92 MHz ( period = 7.638 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.062 ns                ;
; 17.375 ns                               ; 131.15 MHz ( period = 7.625 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.049 ns                ;
; 17.379 ns                               ; 131.22 MHz ( period = 7.621 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 7.045 ns                ;
; 17.446 ns                               ; 132.38 MHz ( period = 7.554 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.978 ns                ;
; 17.480 ns                               ; 132.98 MHz ( period = 7.520 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.944 ns                ;
; 17.482 ns                               ; 133.01 MHz ( period = 7.518 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.942 ns                ;
; 17.482 ns                               ; 133.01 MHz ( period = 7.518 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.942 ns                ;
; 17.482 ns                               ; 133.01 MHz ( period = 7.518 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.942 ns                ;
; 17.482 ns                               ; 133.01 MHz ( period = 7.518 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.942 ns                ;
; 17.500 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.924 ns                ;
; 17.566 ns                               ; 134.52 MHz ( period = 7.434 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.858 ns                ;
; 17.575 ns                               ; 134.68 MHz ( period = 7.425 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.849 ns                ;
; 17.605 ns                               ; 135.23 MHz ( period = 7.395 ns )                    ; board:board|reg11:aux_length_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.819 ns                ;
; 17.619 ns                               ; 135.48 MHz ( period = 7.381 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.805 ns                ;
; 17.644 ns                               ; 135.94 MHz ( period = 7.356 ns )                    ; board:board|reg11:aux_length_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.780 ns                ;
; 17.658 ns                               ; 136.20 MHz ( period = 7.342 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF7                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.766 ns                ;
; 17.658 ns                               ; 136.20 MHz ( period = 7.342 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF0                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.766 ns                ;
; 17.658 ns                               ; 136.20 MHz ( period = 7.342 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF9                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.766 ns                ;
; 17.658 ns                               ; 136.20 MHz ( period = 7.342 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF10                                                                              ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.766 ns                ;
; 17.665 ns                               ; 136.33 MHz ( period = 7.335 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.759 ns                ;
; 17.669 ns                               ; 136.41 MHz ( period = 7.331 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.755 ns                ;
; 17.688 ns                               ; 136.76 MHz ( period = 7.312 ns )                    ; board:board|reg11:aux_length_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.736 ns                ;
; 17.701 ns                               ; 137.01 MHz ( period = 7.299 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.723 ns                ;
; 17.701 ns                               ; 137.01 MHz ( period = 7.299 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.723 ns                ;
; 17.701 ns                               ; 137.01 MHz ( period = 7.299 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.723 ns                ;
; 17.701 ns                               ; 137.01 MHz ( period = 7.299 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.723 ns                ;
; 17.731 ns                               ; 137.57 MHz ( period = 7.269 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.693 ns                ;
; 17.733 ns                               ; 137.61 MHz ( period = 7.267 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF1                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.691 ns                ;
; 17.739 ns                               ; 137.72 MHz ( period = 7.261 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.685 ns                ;
; 17.761 ns                               ; 138.14 MHz ( period = 7.239 ns )                    ; board:board|reg11:aux_overlap_reg|FF6                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.663 ns                ;
; 17.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.649 ns                ;
; 17.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.649 ns                ;
; 17.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.649 ns                ;
; 17.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.649 ns                ;
; 17.815 ns                               ; 139.18 MHz ( period = 7.185 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.609 ns                ;
; 17.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF0                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.595 ns                ;
; 17.836 ns                               ; 139.59 MHz ( period = 7.164 ns )                    ; board:board|reg11:aux_overlap_reg|FF5                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.588 ns                ;
; 17.855 ns                               ; 139.96 MHz ( period = 7.145 ns )                    ; board:board|reg11:aux_overlap_reg|FF7                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.569 ns                ;
; 17.857 ns                               ; 140.00 MHz ( period = 7.143 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF0                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.567 ns                ;
; 17.860 ns                               ; 140.06 MHz ( period = 7.140 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.564 ns                ;
; 17.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.553 ns                ;
; 17.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.517 ns                ;
; 17.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.517 ns                ;
; 17.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.517 ns                ;
; 17.907 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.517 ns                ;
; 17.911 ns                               ; 141.06 MHz ( period = 7.089 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.513 ns                ;
; 17.931 ns                               ; 141.46 MHz ( period = 7.069 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.493 ns                ;
; 17.942 ns                               ; 141.68 MHz ( period = 7.058 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.482 ns                ;
; 17.954 ns                               ; 141.92 MHz ( period = 7.046 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF2                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.470 ns                ;
; 17.960 ns                               ; 142.05 MHz ( period = 7.040 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.464 ns                ;
; 17.967 ns                               ; 142.19 MHz ( period = 7.033 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.457 ns                ;
; 17.967 ns                               ; 142.19 MHz ( period = 7.033 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.457 ns                ;
; 17.967 ns                               ; 142.19 MHz ( period = 7.033 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.457 ns                ;
; 17.967 ns                               ; 142.19 MHz ( period = 7.033 ns )                    ; board:board|reg11:aux_overlap_reg|FF3                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.457 ns                ;
; 17.978 ns                               ; 142.41 MHz ( period = 7.022 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.446 ns                ;
; 17.978 ns                               ; 142.41 MHz ( period = 7.022 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.446 ns                ;
; 17.978 ns                               ; 142.41 MHz ( period = 7.022 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.446 ns                ;
; 17.978 ns                               ; 142.41 MHz ( period = 7.022 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.446 ns                ;
; 18.014 ns                               ; 143.14 MHz ( period = 6.986 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.410 ns                ;
; 18.016 ns                               ; 143.18 MHz ( period = 6.984 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.408 ns                ;
; 18.042 ns                               ; 143.72 MHz ( period = 6.958 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.382 ns                ;
; 18.044 ns                               ; 143.76 MHz ( period = 6.956 ns )                    ; board:board|reg11:aux_overlap_reg|FF9                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.380 ns                ;
; 18.049 ns                               ; 143.86 MHz ( period = 6.951 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.375 ns                ;
; 18.051 ns                               ; 143.91 MHz ( period = 6.949 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.373 ns                ;
; 18.060 ns                               ; 144.09 MHz ( period = 6.940 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.364 ns                ;
; 18.063 ns                               ; 144.15 MHz ( period = 6.937 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF5                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.361 ns                ;
; 18.063 ns                               ; 144.15 MHz ( period = 6.937 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF6                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.361 ns                ;
; 18.063 ns                               ; 144.15 MHz ( period = 6.937 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF8                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.361 ns                ;
; 18.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF1                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.360 ns                ;
; 18.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF3                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.360 ns                ;
; 18.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF2                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.360 ns                ;
; 18.064 ns                               ; 144.18 MHz ( period = 6.936 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:period_reg|FF4                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.360 ns                ;
; 18.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF7                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.344 ns                ;
; 18.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF0                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.344 ns                ;
; 18.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF9                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.344 ns                ;
; 18.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF10                                                                              ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.344 ns                ;
; 18.080 ns                               ; 144.51 MHz ( period = 6.920 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.344 ns                ;
; 18.116 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.308 ns                ;
; 18.116 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.308 ns                ;
; 18.116 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.308 ns                ;
; 18.116 ns                               ; 145.26 MHz ( period = 6.884 ns )                    ; board:board|reg11:aux_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.308 ns                ;
; 18.133 ns                               ; 145.62 MHz ( period = 6.867 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.291 ns                ;
; 18.135 ns                               ; 145.67 MHz ( period = 6.865 ns )                    ; board:board|reg11:aux_overlap_reg|FF8                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.289 ns                ;
; 18.143 ns                               ; 145.84 MHz ( period = 6.857 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.281 ns                ;
; 18.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.245 ns                ;
; 18.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.245 ns                ;
; 18.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.245 ns                ;
; 18.179 ns                               ; 146.61 MHz ( period = 6.821 ns )                    ; board:board|reg11:aux_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.245 ns                ;
; 18.182 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.242 ns                ;
; 18.182 ns                               ; 146.67 MHz ( period = 6.818 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.242 ns                ;
; 18.235 ns                               ; 147.82 MHz ( period = 6.765 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.189 ns                ;
; 18.237 ns                               ; 147.86 MHz ( period = 6.763 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.187 ns                ;
; 18.264 ns                               ; 148.46 MHz ( period = 6.736 ns )                    ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.160 ns                ;
; 18.278 ns                               ; 148.77 MHz ( period = 6.722 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.146 ns                ;
; 18.281 ns                               ; 148.83 MHz ( period = 6.719 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.143 ns                ;
; 18.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.069 ns                ;
; 18.357 ns                               ; 150.53 MHz ( period = 6.643 ns )                    ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.067 ns                ;
; 18.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; board:board|reg11:aux_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.064 ns                ;
; 18.361 ns                               ; 150.63 MHz ( period = 6.639 ns )                    ; board:board|reg11:aux_length_reg|FF9                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.063 ns                ;
; 18.381 ns                               ; 151.08 MHz ( period = 6.619 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.043 ns                ;
; 18.422 ns                               ; 152.02 MHz ( period = 6.578 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 6.002 ns                ;
; 18.443 ns                               ; 152.51 MHz ( period = 6.557 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.981 ns                ;
; 18.481 ns                               ; 153.40 MHz ( period = 6.519 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.943 ns                ;
; 18.485 ns                               ; 153.49 MHz ( period = 6.515 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF5                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.939 ns                ;
; 18.485 ns                               ; 153.49 MHz ( period = 6.515 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF6                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.939 ns                ;
; 18.485 ns                               ; 153.49 MHz ( period = 6.515 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF8                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.939 ns                ;
; 18.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF1                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.938 ns                ;
; 18.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF3                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.938 ns                ;
; 18.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF2                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.938 ns                ;
; 18.486 ns                               ; 153.52 MHz ( period = 6.514 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:period_reg|FF4                                                                               ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.938 ns                ;
; 18.503 ns                               ; 153.92 MHz ( period = 6.497 ns )                    ; board:board|reg11:aux_overlap_reg|FF4                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.921 ns                ;
; 18.518 ns                               ; 154.27 MHz ( period = 6.482 ns )                    ; board:board|reg11:aux_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.906 ns                ;
; 18.518 ns                               ; 154.27 MHz ( period = 6.482 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.906 ns                ;
; 18.522 ns                               ; 154.37 MHz ( period = 6.478 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.902 ns                ;
; 18.554 ns                               ; 155.13 MHz ( period = 6.446 ns )                    ; board:board|reg11:period_reg|FF10                                                                             ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.870 ns                ;
; 18.561 ns                               ; 155.30 MHz ( period = 6.439 ns )                    ; board:board|reg11:period_reg|FF7                                                                              ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.863 ns                ;
; 18.580 ns                               ; 155.76 MHz ( period = 6.420 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.844 ns                ;
; 18.581 ns                               ; 155.79 MHz ( period = 6.419 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.843 ns                ;
; 18.591 ns                               ; 156.03 MHz ( period = 6.409 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9] ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.833 ns                ;
; 18.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF0                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.813 ns                ;
; 18.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF1                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.813 ns                ;
; 18.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF2                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.813 ns                ;
; 18.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF3                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.813 ns                ;
; 18.611 ns                               ; 156.52 MHz ( period = 6.389 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF4                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.813 ns                ;
; 18.618 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; board:board|reg11:aux_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.806 ns                ;
; 18.622 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.802 ns                ;
; 18.628 ns                               ; 156.94 MHz ( period = 6.372 ns )                    ; board:board|reg11:aux_length_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.796 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF5                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF6                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF7                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF8                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF9                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; inblock:inblock|DCS1                                                                                          ; board:board|reg11:aux_length_reg|FF10                                                                          ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.793 ns                ;
; 18.656 ns                               ; 157.63 MHz ( period = 6.344 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.768 ns                ;
; 18.658 ns                               ; 157.68 MHz ( period = 6.342 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.766 ns                ;
; 18.667 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; board:board|reg11:aux_length_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.757 ns                ;
; 18.711 ns                               ; 159.01 MHz ( period = 6.289 ns )                    ; board:board|reg11:aux_length_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.713 ns                ;
; 18.739 ns                               ; 159.72 MHz ( period = 6.261 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.685 ns                ;
; 18.762 ns                               ; 160.31 MHz ( period = 6.238 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.662 ns                ;
; 18.778 ns                               ; 160.72 MHz ( period = 6.222 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.646 ns                ;
; 18.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; board:board|reg11:aux_overlap_reg|FF6                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.640 ns                ;
; 18.792 ns                               ; 161.08 MHz ( period = 6.208 ns )                    ; board:board|reg11:aux_overlap_reg|FF0                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF2                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.632 ns                ;
; 18.795 ns                               ; 161.16 MHz ( period = 6.205 ns )                    ; board:board|reg11:aux_overlap_reg|FF2                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.629 ns                ;
; 18.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.609 ns                ;
; 18.820 ns                               ; 161.81 MHz ( period = 6.180 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.604 ns                ;
; 18.833 ns                               ; 162.15 MHz ( period = 6.167 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.591 ns                ;
; 18.859 ns                               ; 162.84 MHz ( period = 6.141 ns )                    ; board:board|reg11:aux_overlap_reg|FF5                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.565 ns                ;
; 18.878 ns                               ; 163.35 MHz ( period = 6.122 ns )                    ; board:board|reg11:aux_overlap_reg|FF7                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.546 ns                ;
; 18.915 ns                               ; 164.34 MHz ( period = 6.085 ns )                    ; board:board|reg11:aux_overlap_reg|FF1                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.509 ns                ;
; 18.929 ns                               ; 164.72 MHz ( period = 6.071 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.495 ns                ;
; 18.940 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.484 ns                ;
; 18.940 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.484 ns                ;
; 18.940 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.484 ns                ;
; 18.940 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.484 ns                ;
; 18.940 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.484 ns                ;
; 18.947 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.477 ns                ;
; 18.947 ns                               ; 165.21 MHz ( period = 6.053 ns )                    ; board:board|reg11:aux_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.477 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|reg11:aux_length_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.954 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; board:board|counter:count|slpf:cleaner|comb_4                                                                 ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.470 ns                ;
; 18.983 ns                               ; 166.20 MHz ( period = 6.017 ns )                    ; board:board|signal:AUXSIG|reg11:retreg|FF5                                                                    ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.441 ns                ;
; 19.017 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; board:board|reg11:aux_overlap_reg|FF5                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.407 ns                ;
; 19.018 ns                               ; 167.17 MHz ( period = 5.982 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.406 ns                ;
; 19.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF0                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.391 ns                ;
; 19.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF1                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.391 ns                ;
; 19.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF2                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.391 ns                ;
; 19.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF3                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.391 ns                ;
; 19.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF4                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.391 ns                ;
; 19.047 ns                               ; 167.98 MHz ( period = 5.953 ns )                    ; board:board|reg11:aux_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.377 ns                ;
; 19.049 ns                               ; 168.04 MHz ( period = 5.951 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.375 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF5                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF6                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF7                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF8                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF9                                                                           ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.053 ns                               ; 168.15 MHz ( period = 5.947 ns )                    ; inblock:inblock|DCS2                                                                                          ; board:board|reg11:aux_length_reg|FF10                                                                          ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.371 ns                ;
; 19.060 ns                               ; 168.35 MHz ( period = 5.940 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2] ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.364 ns                ;
; 19.067 ns                               ; 168.55 MHz ( period = 5.933 ns )                    ; board:board|reg11:aux_overlap_reg|FF9                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.357 ns                ;
; 19.110 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; board:board|reg11:aux_overlap_reg|FF6                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.314 ns                ;
; 19.117 ns                               ; 169.98 MHz ( period = 5.883 ns )                    ; board:board|reg11:aux_overlap_reg|FF5                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.307 ns                ;
; 19.118 ns                               ; 170.01 MHz ( period = 5.882 ns )                    ; board:board|reg11:aux_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.306 ns                ;
; 19.140 ns                               ; 170.65 MHz ( period = 5.860 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.284 ns                ;
; 19.154 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; board:board|reg11:period_reg|FF9                                                                              ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.270 ns                ;
; 19.158 ns                               ; 171.17 MHz ( period = 5.842 ns )                    ; board:board|reg11:aux_overlap_reg|FF8                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.266 ns                ;
; 19.163 ns                               ; 171.32 MHz ( period = 5.837 ns )                    ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7] ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 25.000 ns                   ; 24.424 ns                 ; 5.261 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'mspclk'                                                                                                                                                                                                                                                                                                          ;
+------------+-----------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack      ; Actual fmax (period)                          ; From                                                                      ; To                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+------------+-----------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 131.895 ns ; 267.52 MHz ( period = 3.738 ns )              ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 3.162 ns                ;
; 132.130 ns ; 285.47 MHz ( period = 3.503 ns )              ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 2.927 ns                ;
; 132.266 ns ; 297.00 MHz ( period = 3.367 ns )              ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 2.791 ns                ;
; 132.421 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 2.636 ns                ;
; 132.668 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 2.389 ns                ;
; 132.729 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 2.328 ns                ;
; 133.680 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.377 ns                ;
; 133.703 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.354 ns                ;
; 133.728 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.329 ns                ;
; 133.849 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.208 ns                ;
; 134.031 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.026 ns                ;
; 134.032 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.025 ns                ;
; 134.046 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.011 ns                ;
; 134.053 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.004 ns                ;
; 134.057 ns ; Restricted to 304.04 MHz ( period = 3.29 ns ) ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; mspclk     ; mspclk   ; 135.633 ns                  ; 135.057 ns                ; 1.000 ns                ;
+------------+-----------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.125 ns                                ; board:board|reg11:aux_length_reg|FF8                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF8                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 0.999 ns                 ;
; 1.129 ns                                ; board:board|reg11:aux_length_reg|FF10                                                                          ; board:board|signal:AUXSIG|reg11:retreg|FF10                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.003 ns                 ;
; 1.151 ns                                ; board:board|signal:MAINSIG|lpf:cleangate|comb_5                                                                ; board:board|signal:MAINSIG|lpf:cleangate|comb_6                                                                ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.025 ns                 ;
; 1.152 ns                                ; board:board|signal:AUXSIG|lpf:cleangate|comb_5                                                                 ; board:board|signal:AUXSIG|lpf:cleangate|comb_6                                                                 ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.026 ns                 ;
; 1.333 ns                                ; board:board|reg11:aux_length_reg|FF9                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF9                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.207 ns                 ;
; 1.336 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF5                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.210 ns                 ;
; 1.338 ns                                ; board:board|reg11:period_reg|FF5                                                                               ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.212 ns                 ;
; 1.440 ns                                ; board:board|counter:count|slpf:cleaner|comb_5                                                                  ; board:board|counter:count|slpf:cleaner|comb_6                                                                  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.314 ns                 ;
; 1.450 ns                                ; inblock:inblock|DCS1                                                                                           ; inblock:inblock|DCS2                                                                                           ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.324 ns                 ;
; 1.705 ns                                ; inblock:inblock|DCS2                                                                                           ; board:board|signal_load                                                                                        ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.579 ns                 ;
; 1.712 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.586 ns                 ;
; 1.712 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.586 ns                 ;
; 1.715 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.589 ns                 ;
; 1.716 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.590 ns                 ;
; 1.716 ns                                ; board:board|reg11:aux_overlap_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.590 ns                 ;
; 1.716 ns                                ; board:board|reg11:main_length_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.590 ns                 ;
; 1.720 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.594 ns                 ;
; 1.720 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.594 ns                 ;
; 1.725 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.599 ns                 ;
; 1.725 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.599 ns                 ;
; 1.726 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF0                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.600 ns                 ;
; 1.727 ns                                ; board:board|reg11:main_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF0                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.601 ns                 ;
; 1.736 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.610 ns                 ;
; 1.797 ns                                ; board:board|reg11:main_length_reg|FF10                                                                         ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.671 ns                 ;
; 1.797 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.671 ns                 ;
; 1.800 ns                                ; board:board|reg11:aux_length_reg|FF3                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.674 ns                 ;
; 1.801 ns                                ; board:board|reg11:main_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.675 ns                 ;
; 1.802 ns                                ; board:board|reg11:aux_overlap_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.676 ns                 ;
; 1.804 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.678 ns                 ;
; 1.805 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.679 ns                 ;
; 1.805 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.679 ns                 ;
; 1.807 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.681 ns                 ;
; 1.808 ns                                ; board:board|reg11:aux_overlap_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.682 ns                 ;
; 1.809 ns                                ; board:board|reg11:aux_length_reg|FF1                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.683 ns                 ;
; 1.810 ns                                ; board:board|reg11:main_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.684 ns                 ;
; 2.012 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.886 ns                 ;
; 2.029 ns                                ; board:board|reg11:aux_overlap_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.903 ns                 ;
; 2.037 ns                                ; board:board|reg11:aux_overlap_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.911 ns                 ;
; 2.042 ns                                ; board:board|reg11:aux_length_reg|FF10                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.916 ns                 ;
; 2.046 ns                                ; board:board|reg11:aux_length_reg|FF6                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.920 ns                 ;
; 2.058 ns                                ; board:board|signal:MAINSIG|lpf:cleangate|comb_4                                                                ; board:board|signal:MAINSIG|lpf:cleangate|comb_5                                                                ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.932 ns                 ;
; 2.063 ns                                ; board:board|reg11:aux_length_reg|FF7                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.937 ns                 ;
; 2.115 ns                                ; board:board|reg11:aux_overlap_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.989 ns                 ;
; 2.116 ns                                ; board:board|reg11:aux_length_reg|FF9                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.990 ns                 ;
; 2.119 ns                                ; board:board|reg11:aux_length_reg|FF8                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 1.993 ns                 ;
; 2.126 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.000 ns                 ;
; 2.127 ns                                ; board:board|reg11:aux_overlap_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.001 ns                 ;
; 2.127 ns                                ; inblock:inblock|DCS1                                                                                           ; board:board|signal_load                                                                                        ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.001 ns                 ;
; 2.128 ns                                ; board:board|reg11:main_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.002 ns                 ;
; 2.134 ns                                ; board:board|reg11:aux_overlap_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF0                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.008 ns                 ;
; 2.162 ns                                ; board:board|reg11:aux_overlap_reg|FF10                                                                         ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.036 ns                 ;
; 2.181 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.055 ns                 ;
; 2.388 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.262 ns                 ;
; 2.391 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.265 ns                 ;
; 2.392 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.266 ns                 ;
; 2.392 ns                                ; board:board|reg11:aux_overlap_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.266 ns                 ;
; 2.392 ns                                ; board:board|reg11:main_length_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.266 ns                 ;
; 2.396 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.270 ns                 ;
; 2.396 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.270 ns                 ;
; 2.401 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.275 ns                 ;
; 2.402 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.276 ns                 ;
; 2.403 ns                                ; board:board|reg11:main_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.277 ns                 ;
; 2.412 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.286 ns                 ;
; 2.463 ns                                ; board:board|reg11:period_reg|FF1                                                                               ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.337 ns                 ;
; 2.464 ns                                ; board:board|reg11:aux_length_reg|FF1                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF1                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.338 ns                 ;
; 2.475 ns                                ; board:board|reg11:aux_overlap_reg|FF9                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.349 ns                 ;
; 2.478 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.352 ns                 ;
; 2.481 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.355 ns                 ;
; 2.482 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.356 ns                 ;
; 2.486 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.360 ns                 ;
; 2.486 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.360 ns                 ;
; 2.491 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.365 ns                 ;
; 2.492 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.366 ns                 ;
; 2.493 ns                                ; board:board|reg11:main_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.367 ns                 ;
; 2.502 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.376 ns                 ;
; 2.538 ns                                ; board:board|reg11:main_length_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.412 ns                 ;
; 2.560 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF4                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.434 ns                 ;
; 2.562 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.436 ns                 ;
; 2.565 ns                                ; board:board|reg11:aux_length_reg|FF3                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.439 ns                 ;
; 2.566 ns                                ; board:board|reg11:main_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.440 ns                 ;
; 2.567 ns                                ; board:board|reg11:aux_overlap_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.441 ns                 ;
; 2.568 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.442 ns                 ;
; 2.569 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.443 ns                 ;
; 2.570 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.444 ns                 ;
; 2.570 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.444 ns                 ;
; 2.571 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.445 ns                 ;
; 2.573 ns                                ; board:board|reg11:aux_overlap_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.447 ns                 ;
; 2.574 ns                                ; board:board|reg11:aux_length_reg|FF1                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.448 ns                 ;
; 2.575 ns                                ; board:board|reg11:main_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.449 ns                 ;
; 2.576 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.450 ns                 ;
; 2.580 ns                                ; board:board|counter:count|slpf:cleaner|comb_4                                                                  ; board:board|counter:count|slpf:cleaner|comb_5                                                                  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.454 ns                 ;
; 2.582 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.456 ns                 ;
; 2.583 ns                                ; board:board|reg11:main_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.457 ns                 ;
; 2.587 ns                                ; board:board|reg11:aux_length_reg|FF6                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF6                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.461 ns                 ;
; 2.656 ns                                ; board:board|reg11:main_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.530 ns                 ;
; 2.657 ns                                ; board:board|reg11:aux_overlap_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.531 ns                 ;
; 2.658 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.532 ns                 ;
; 2.660 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.534 ns                 ;
; 2.660 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.534 ns                 ;
; 2.661 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.535 ns                 ;
; 2.663 ns                                ; board:board|reg11:aux_overlap_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.537 ns                 ;
; 2.664 ns                                ; board:board|reg11:aux_length_reg|FF1                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.538 ns                 ;
; 2.665 ns                                ; board:board|reg11:main_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.539 ns                 ;
; 2.672 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.546 ns                 ;
; 2.673 ns                                ; board:board|reg11:main_length_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.547 ns                 ;
; 2.705 ns                                ; board:board|reg11:aux_overlap_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.579 ns                 ;
; 2.706 ns                                ; board:board|reg11:main_length_reg|FF9                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.580 ns                 ;
; 2.713 ns                                ; board:board|reg11:aux_overlap_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.587 ns                 ;
; 2.720 ns                                ; board:board|signal:AUXSIG|lpf:cleangate|comb_4                                                                 ; board:board|signal:AUXSIG|lpf:cleangate|comb_5                                                                 ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.594 ns                 ;
; 2.722 ns                                ; board:board|reg11:aux_length_reg|FF6                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.596 ns                 ;
; 2.724 ns                                ; board:board|reg11:main_length_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.598 ns                 ;
; 2.739 ns                                ; board:board|reg11:aux_length_reg|FF7                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.613 ns                 ;
; 2.746 ns                                ; board:board|reg11:main_length_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.620 ns                 ;
; 2.747 ns                                ; board:board|reg11:aux_overlap_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.621 ns                 ;
; 2.750 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.624 ns                 ;
; 2.750 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[1]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.624 ns                 ;
; 2.754 ns                                ; board:board|reg11:aux_length_reg|FF1                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.628 ns                 ;
; 2.755 ns                                ; board:board|reg11:main_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.629 ns                 ;
; 2.763 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:AUXSIG|reg11:retreg|FF5                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.637 ns                 ;
; 2.763 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:AUXSIG|reg11:retreg|FF8                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.637 ns                 ;
; 2.763 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:AUXSIG|reg11:retreg|FF9                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.637 ns                 ;
; 2.763 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:AUXSIG|reg11:retreg|FF10                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.637 ns                 ;
; 2.768 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF0                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.642 ns                 ;
; 2.768 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.642 ns                 ;
; 2.768 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.642 ns                 ;
; 2.768 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.642 ns                 ;
; 2.768 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.642 ns                 ;
; 2.772 ns                                ; board:board|reg11:aux_overlap_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.646 ns                 ;
; 2.772 ns                                ; board:board|reg11:main_length_reg|FF8                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.646 ns                 ;
; 2.784 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF2                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.658 ns                 ;
; 2.795 ns                                ; board:board|reg11:aux_overlap_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.669 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.809 ns                                ; board:board|signal_load                                                                                        ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.683 ns                 ;
; 2.812 ns                                ; board:board|reg11:aux_length_reg|FF6                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.686 ns                 ;
; 2.829 ns                                ; board:board|reg11:aux_length_reg|FF7                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.703 ns                 ;
; 2.840 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[0]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.714 ns                 ;
; 2.845 ns                                ; board:board|reg11:main_length_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.719 ns                 ;
; 2.866 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.740 ns                 ;
; 2.880 ns                                ; board:board|reg11:aux_overlap_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.754 ns                 ;
; 2.884 ns                                ; board:board|reg11:aux_length_reg|FF8                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.758 ns                 ;
; 2.885 ns                                ; board:board|reg11:aux_overlap_reg|FF1                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.759 ns                 ;
; 2.891 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.765 ns                 ;
; 2.893 ns                                ; board:board|reg11:main_length_reg|FF3                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.767 ns                 ;
; 2.899 ns                                ; board:board|reg11:aux_overlap_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF1                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.773 ns                 ;
; 2.902 ns                                ; board:board|reg11:aux_length_reg|FF6                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.776 ns                 ;
; 2.949 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.823 ns                 ;
; 2.956 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.830 ns                 ;
; 2.970 ns                                ; board:board|reg11:aux_overlap_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.844 ns                 ;
; 2.981 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.855 ns                 ;
; 2.989 ns                                ; board:board|reg11:aux_overlap_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF2                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.863 ns                 ;
; 3.035 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.909 ns                 ;
; 3.038 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.912 ns                 ;
; 3.041 ns                                ; board:board|reg11:aux_overlap_reg|FF5                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.915 ns                 ;
; 3.043 ns                                ; board:board|reg11:aux_overlap_reg|FF7                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.917 ns                 ;
; 3.053 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.927 ns                 ;
; 3.064 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.938 ns                 ;
; 3.064 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.938 ns                 ;
; 3.064 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.938 ns                 ;
; 3.064 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[8]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.938 ns                 ;
; 3.064 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[4]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[9]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.938 ns                 ;
; 3.066 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.940 ns                 ;
; 3.071 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.945 ns                 ;
; 3.077 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.951 ns                 ;
; 3.077 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.951 ns                 ;
; 3.077 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.951 ns                 ;
; 3.077 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.951 ns                 ;
; 3.077 ns                                ; board:board|reg11:aux_length_reg|FF4                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.951 ns                 ;
; 3.079 ns                                ; board:board|reg11:aux_overlap_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF3                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 2.953 ns                 ;
; 3.127 ns                                ; board:board|reg11:aux_overlap_reg|FF6                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.001 ns                 ;
; 3.140 ns                                ; board:board|reg11:aux_length_reg|FF9                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.014 ns                 ;
; 3.161 ns                                ; board:board|reg11:aux_length_reg|FF5                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.035 ns                 ;
; 3.167 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.041 ns                 ;
; 3.169 ns                                ; board:board|reg11:aux_overlap_reg|FF0                                                                          ; board:board|signal:MAINSIG|reg11:setreg|FF4                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.043 ns                 ;
; 3.171 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.045 ns                 ;
; 3.178 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.052 ns                 ;
; 3.178 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.052 ns                 ;
; 3.178 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.052 ns                 ;
; 3.178 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.052 ns                 ;
; 3.178 ns                                ; board:board|reg11:main_length_reg|FF4                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.052 ns                 ;
; 3.180 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF10                                                                   ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.054 ns                 ;
; 3.181 ns                                ; board:board|reg11:aux_length_reg|FF3                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF3                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.055 ns                 ;
; 3.182 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.056 ns                 ;
; 3.182 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.056 ns                 ;
; 3.182 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.056 ns                 ;
; 3.182 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.056 ns                 ;
; 3.182 ns                                ; board:board|reg11:main_length_reg|FF2                                                                          ; board:board|signal:MAINSIG|reg11:retreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.056 ns                 ;
; 3.187 ns                                ; board:board|reg11:aux_length_reg|FF0                                                                           ; board:board|signal:AUXSIG|reg11:retreg|FF0                                                                     ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.061 ns                 ;
; 3.191 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF5                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.191 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF6                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.191 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF7                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.191 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF8                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.191 ns                                ; board:board|reg11:aux_length_reg|FF2                                                                           ; board:board|signal:MAINSIG|reg11:setreg|FF9                                                                    ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.191 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[10] ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.065 ns                 ;
; 3.202 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[5]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.076 ns                 ;
; 3.202 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[6]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.076 ns                 ;
; 3.202 ns                                ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[2]  ; board:board|counter:count|count11:count11|lpm_counter:lpm_counter_component|cntr_aci:auto_generated|safe_q[7]  ; clk        ; clk      ; 0.000 ns                   ; -0.126 ns                  ; 3.076 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                            ;                                                                                                                ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'mspclk'                                                                                                                                                                                                                                                               ;
+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                      ; To                                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.126 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.000 ns                 ;
; 1.130 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.004 ns                 ;
; 1.137 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.011 ns                 ;
; 1.151 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.025 ns                 ;
; 1.152 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.026 ns                 ;
; 1.334 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.208 ns                 ;
; 1.455 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.329 ns                 ;
; 1.480 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.354 ns                 ;
; 1.503 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 1.377 ns                 ;
; 2.454 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 2.328 ns                 ;
; 2.515 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 2.389 ns                 ;
; 2.762 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 2.636 ns                 ;
; 2.917 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 2.791 ns                 ;
; 3.053 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 2.927 ns                 ;
; 3.288 ns      ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; mspclk     ; mspclk   ; 0.000 ns                   ; -0.126 ns                  ; 3.162 ns                 ;
+---------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                 ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                                                        ; To Clock ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.822 ns   ; nchpsel  ; board:board|reg11:period_reg|FF10                                         ; clk      ;
; N/A   ; None         ; 8.822 ns   ; nchpsel  ; board:board|reg11:period_reg|FF9                                          ; clk      ;
; N/A   ; None         ; 8.822 ns   ; nchpsel  ; board:board|reg11:period_reg|FF0                                          ; clk      ;
; N/A   ; None         ; 8.822 ns   ; nchpsel  ; board:board|reg11:period_reg|FF7                                          ; clk      ;
; N/A   ; None         ; 8.417 ns   ; nchpsel  ; board:board|reg11:period_reg|FF8                                          ; clk      ;
; N/A   ; None         ; 8.417 ns   ; nchpsel  ; board:board|reg11:period_reg|FF6                                          ; clk      ;
; N/A   ; None         ; 8.417 ns   ; nchpsel  ; board:board|reg11:period_reg|FF5                                          ; clk      ;
; N/A   ; None         ; 8.416 ns   ; nchpsel  ; board:board|reg11:period_reg|FF4                                          ; clk      ;
; N/A   ; None         ; 8.416 ns   ; nchpsel  ; board:board|reg11:period_reg|FF2                                          ; clk      ;
; N/A   ; None         ; 8.416 ns   ; nchpsel  ; board:board|reg11:period_reg|FF3                                          ; clk      ;
; N/A   ; None         ; 8.416 ns   ; nchpsel  ; board:board|reg11:period_reg|FF1                                          ; clk      ;
; N/A   ; None         ; 7.869 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF4                                      ; clk      ;
; N/A   ; None         ; 7.869 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF3                                      ; clk      ;
; N/A   ; None         ; 7.869 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF2                                      ; clk      ;
; N/A   ; None         ; 7.869 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF1                                      ; clk      ;
; N/A   ; None         ; 7.869 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF0                                      ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF10                                     ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF9                                      ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF8                                      ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF7                                      ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF6                                      ; clk      ;
; N/A   ; None         ; 7.849 ns   ; nchpsel  ; board:board|reg11:aux_length_reg|FF5                                      ; clk      ;
; N/A   ; None         ; 7.243 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF8                                     ; clk      ;
; N/A   ; None         ; 7.243 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF7                                     ; clk      ;
; N/A   ; None         ; 7.243 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF6                                     ; clk      ;
; N/A   ; None         ; 7.243 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF5                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF10                                    ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF9                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF4                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF3                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF2                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF1                                     ; clk      ;
; N/A   ; None         ; 7.233 ns   ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF0                                     ; clk      ;
; N/A   ; None         ; 7.195 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF4                                     ; clk      ;
; N/A   ; None         ; 7.195 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF3                                     ; clk      ;
; N/A   ; None         ; 7.195 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF2                                     ; clk      ;
; N/A   ; None         ; 7.195 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF1                                     ; clk      ;
; N/A   ; None         ; 7.195 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF0                                     ; clk      ;
; N/A   ; None         ; 7.192 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF10                                    ; clk      ;
; N/A   ; None         ; 7.192 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF9                                     ; clk      ;
; N/A   ; None         ; 7.192 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF8                                     ; clk      ;
; N/A   ; None         ; 7.192 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF5                                     ; clk      ;
; N/A   ; None         ; 7.105 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF7                                     ; clk      ;
; N/A   ; None         ; 7.105 ns   ; nchpsel  ; board:board|reg11:main_length_reg|FF6                                     ; clk      ;
; N/A   ; None         ; 4.057 ns   ; nchpsel  ; board:board|signal_load                                                   ; clk      ;
; N/A   ; None         ; 3.764 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; mspclk   ;
; N/A   ; None         ; 3.764 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; mspclk   ;
; N/A   ; None         ; 3.764 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; mspclk   ;
; N/A   ; None         ; 3.764 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; mspclk   ;
; N/A   ; None         ; 3.750 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; mspclk   ;
; N/A   ; None         ; 3.750 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; mspclk   ;
; N/A   ; None         ; 3.750 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; mspclk   ;
; N/A   ; None         ; 3.360 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; mspclk   ;
; N/A   ; None         ; 3.360 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; mspclk   ;
; N/A   ; None         ; 3.343 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; mspclk   ;
; N/A   ; None         ; 3.343 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; mspclk   ;
; N/A   ; None         ; 3.327 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; mspclk   ;
; N/A   ; None         ; 3.327 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; mspclk   ;
; N/A   ; None         ; 3.327 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; mspclk   ;
; N/A   ; None         ; 3.327 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; mspclk   ;
; N/A   ; None         ; 3.327 ns   ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; mspclk   ;
; N/A   ; None         ; 2.925 ns   ; nchpsel  ; inblock:inblock|DCS1                                                      ; clk      ;
; N/A   ; None         ; 2.681 ns   ; serialin ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; mspclk   ;
+-------+--------------+------------+----------+---------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------+
; tco                                                                                                      ;
+-------+--------------+------------+-------------------------------------------------+------+-------------+
; Slack ; Required tco ; Actual tco ; From                                            ; To   ; From Clock  ;
+-------+--------------+------------+-------------------------------------------------+------+-------------+
; N/A   ; None         ; 12.601 ns  ; board:board|enable                              ; aux  ; nReg5Fault  ;
; N/A   ; None         ; 12.581 ns  ; board:board|enable                              ; main ; nReg5Fault  ;
; N/A   ; None         ; 12.138 ns  ; board:board|enable                              ; aux  ; nReg15Fault ;
; N/A   ; None         ; 12.118 ns  ; board:board|enable                              ; main ; nReg15Fault ;
; N/A   ; None         ; 11.937 ns  ; board:board|enable                              ; aux  ; nMSPReset   ;
; N/A   ; None         ; 11.917 ns  ; board:board|enable                              ; main ; nMSPReset   ;
; N/A   ; None         ; 11.379 ns  ; board:board|enable                              ; aux  ; nVoltFault  ;
; N/A   ; None         ; 11.359 ns  ; board:board|enable                              ; main ; nVoltFault  ;
; N/A   ; None         ; 11.010 ns  ; board:board|enable                              ; aux  ; FSReset     ;
; N/A   ; None         ; 10.990 ns  ; board:board|enable                              ; main ; FSReset     ;
; N/A   ; None         ; 10.982 ns  ; board:board|enable                              ; SD   ; nReg5Fault  ;
; N/A   ; None         ; 10.971 ns  ; board:board|enable                              ; aux  ; nFPGAReset  ;
; N/A   ; None         ; 10.951 ns  ; board:board|enable                              ; main ; nFPGAReset  ;
; N/A   ; None         ; 10.519 ns  ; board:board|enable                              ; SD   ; nReg15Fault ;
; N/A   ; None         ; 10.318 ns  ; board:board|enable                              ; SD   ; nMSPReset   ;
; N/A   ; None         ; 10.010 ns  ; board:board|signal:AUXSIG|lpf:cleangate|comb_4  ; aux  ; clk         ;
; N/A   ; None         ; 9.760 ns   ; board:board|enable                              ; SD   ; nVoltFault  ;
; N/A   ; None         ; 9.756 ns   ; board:board|enable                              ; nSD  ; nReg5Fault  ;
; N/A   ; None         ; 9.537 ns   ; board:board|signal:MAINSIG|lpf:cleangate|comb_4 ; main ; clk         ;
; N/A   ; None         ; 9.391 ns   ; board:board|enable                              ; SD   ; FSReset     ;
; N/A   ; None         ; 9.352 ns   ; board:board|enable                              ; SD   ; nFPGAReset  ;
; N/A   ; None         ; 9.293 ns   ; board:board|enable                              ; nSD  ; nReg15Fault ;
; N/A   ; None         ; 9.092 ns   ; board:board|enable                              ; nSD  ; nMSPReset   ;
; N/A   ; None         ; 8.783 ns   ; board:board|signal:AUXSIG|lpf:cleangate|comb_5  ; aux  ; clk         ;
; N/A   ; None         ; 8.758 ns   ; board:board|signal:MAINSIG|lpf:cleangate|comb_5 ; main ; clk         ;
; N/A   ; None         ; 8.534 ns   ; board:board|enable                              ; nSD  ; nVoltFault  ;
; N/A   ; None         ; 8.165 ns   ; board:board|enable                              ; nSD  ; FSReset     ;
; N/A   ; None         ; 8.126 ns   ; board:board|enable                              ; nSD  ; nFPGAReset  ;
; N/A   ; None         ; 7.780 ns   ; board:board|signal:AUXSIG|lpf:cleangate|comb_6  ; aux  ; clk         ;
; N/A   ; None         ; 7.757 ns   ; board:board|signal:MAINSIG|lpf:cleangate|comb_6 ; main ; clk         ;
; N/A   ; None         ; 7.477 ns   ; comb_7                                          ; LED1 ; FSReset     ;
+-------+--------------+------------+-------------------------------------------------+------+-------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To   ;
+-------+-------------------+-----------------+-------------+------+
; N/A   ; None              ; 7.991 ns        ; nReg5Fault  ; LED2 ;
; N/A   ; None              ; 7.528 ns        ; nReg15Fault ; LED2 ;
; N/A   ; None              ; 6.769 ns        ; nVoltFault  ; LED2 ;
+-------+-------------------+-----------------+-------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                        ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                                                        ; To Clock ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.231 ns ; serialin ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; mspclk   ;
; N/A           ; None        ; -2.475 ns ; nchpsel  ; inblock:inblock|DCS1                                                      ; clk      ;
; N/A           ; None        ; -2.877 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; mspclk   ;
; N/A           ; None        ; -2.877 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; mspclk   ;
; N/A           ; None        ; -2.877 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; mspclk   ;
; N/A           ; None        ; -2.877 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; mspclk   ;
; N/A           ; None        ; -2.877 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; mspclk   ;
; N/A           ; None        ; -2.893 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; mspclk   ;
; N/A           ; None        ; -2.893 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; mspclk   ;
; N/A           ; None        ; -2.910 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; mspclk   ;
; N/A           ; None        ; -2.910 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; mspclk   ;
; N/A           ; None        ; -3.300 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; mspclk   ;
; N/A           ; None        ; -3.300 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; mspclk   ;
; N/A           ; None        ; -3.300 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; mspclk   ;
; N/A           ; None        ; -3.314 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; mspclk   ;
; N/A           ; None        ; -3.314 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; mspclk   ;
; N/A           ; None        ; -3.314 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; mspclk   ;
; N/A           ; None        ; -3.314 ns ; nchpsel  ; inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; mspclk   ;
; N/A           ; None        ; -3.607 ns ; nchpsel  ; board:board|signal_load                                                   ; clk      ;
; N/A           ; None        ; -6.655 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF7                                     ; clk      ;
; N/A           ; None        ; -6.655 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF6                                     ; clk      ;
; N/A           ; None        ; -6.742 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF10                                    ; clk      ;
; N/A           ; None        ; -6.742 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF9                                     ; clk      ;
; N/A           ; None        ; -6.742 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF8                                     ; clk      ;
; N/A           ; None        ; -6.742 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF5                                     ; clk      ;
; N/A           ; None        ; -6.745 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF4                                     ; clk      ;
; N/A           ; None        ; -6.745 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF3                                     ; clk      ;
; N/A           ; None        ; -6.745 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF2                                     ; clk      ;
; N/A           ; None        ; -6.745 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF1                                     ; clk      ;
; N/A           ; None        ; -6.745 ns ; nchpsel  ; board:board|reg11:main_length_reg|FF0                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF10                                    ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF9                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF4                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF3                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF2                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF1                                     ; clk      ;
; N/A           ; None        ; -6.783 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF0                                     ; clk      ;
; N/A           ; None        ; -6.793 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF8                                     ; clk      ;
; N/A           ; None        ; -6.793 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF7                                     ; clk      ;
; N/A           ; None        ; -6.793 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF6                                     ; clk      ;
; N/A           ; None        ; -6.793 ns ; nchpsel  ; board:board|reg11:aux_overlap_reg|FF5                                     ; clk      ;
; N/A           ; None        ; -6.884 ns ; nchpsel  ; board:board|reg11:period_reg|FF4                                          ; clk      ;
; N/A           ; None        ; -6.884 ns ; nchpsel  ; board:board|reg11:period_reg|FF2                                          ; clk      ;
; N/A           ; None        ; -6.884 ns ; nchpsel  ; board:board|reg11:period_reg|FF3                                          ; clk      ;
; N/A           ; None        ; -6.884 ns ; nchpsel  ; board:board|reg11:period_reg|FF1                                          ; clk      ;
; N/A           ; None        ; -6.885 ns ; nchpsel  ; board:board|reg11:period_reg|FF8                                          ; clk      ;
; N/A           ; None        ; -6.885 ns ; nchpsel  ; board:board|reg11:period_reg|FF6                                          ; clk      ;
; N/A           ; None        ; -6.885 ns ; nchpsel  ; board:board|reg11:period_reg|FF5                                          ; clk      ;
; N/A           ; None        ; -7.290 ns ; nchpsel  ; board:board|reg11:period_reg|FF10                                         ; clk      ;
; N/A           ; None        ; -7.290 ns ; nchpsel  ; board:board|reg11:period_reg|FF9                                          ; clk      ;
; N/A           ; None        ; -7.290 ns ; nchpsel  ; board:board|reg11:period_reg|FF0                                          ; clk      ;
; N/A           ; None        ; -7.290 ns ; nchpsel  ; board:board|reg11:period_reg|FF7                                          ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF10                                     ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF9                                      ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF8                                      ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF7                                      ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF6                                      ; clk      ;
; N/A           ; None        ; -7.399 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF5                                      ; clk      ;
; N/A           ; None        ; -7.419 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF4                                      ; clk      ;
; N/A           ; None        ; -7.419 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF3                                      ; clk      ;
; N/A           ; None        ; -7.419 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF2                                      ; clk      ;
; N/A           ; None        ; -7.419 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF1                                      ; clk      ;
; N/A           ; None        ; -7.419 ns ; nchpsel  ; board:board|reg11:aux_length_reg|FF0                                      ; clk      ;
+---------------+-------------+-----------+----------+---------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jul 04 13:28:15 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NgControlCpld -c NgControlCpld
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "FSReset" is an undefined clock
    Info: Assuming node "nVoltFault" is an undefined clock
    Info: Assuming node "nReg5Fault" is an undefined clock
    Info: Assuming node "nReg15Fault" is an undefined clock
    Info: Assuming node "nFPGAReset" is an undefined clock
    Info: Assuming node "nMSPReset" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "board:board|latch_reset" as buffer
    Info: Detected gated clock "WideAnd1~0" as buffer
Info: Slack time is 16.665 ns for clock "clk" between source register "board:board|reg11:aux_overlap_reg|FF0" and destination register "board:board|signal:MAINSIG|reg11:retreg|FF10"
    Info: Fmax is 119.98 MHz (period= 8.335 ns)
    Info: + Largest register to register requirement is 24.424 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 25.000 ns
                Info: Clock period of Destination clock "clk" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.991 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'
                Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board|signal:MAINSIG|reg11:retreg|FF10'
                Info: Total cell delay = 1.691 ns ( 56.54 % )
                Info: Total interconnect delay = 1.300 ns ( 43.46 % )
            Info: - Longest clock path from clock "clk" to source register is 2.991 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'
                Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board|reg11:aux_overlap_reg|FF0'
                Info: Total cell delay = 1.691 ns ( 56.54 % )
                Info: Total interconnect delay = 1.300 ns ( 43.46 % )
        Info: - Micro clock to output delay of source is 0.305 ns
        Info: - Micro setup delay of destination is 0.271 ns
    Info: - Longest register to register delay is 7.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N5; Fanout = 4; REG Node = 'board:board|reg11:aux_overlap_reg|FF0'
        Info: 2: + IC(1.047 ns) + CELL(0.794 ns) = 1.841 ns; Loc. = LC_X5_Y7_N5; Fanout = 3; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 1.941 ns; Loc. = LC_X5_Y7_N6; Fanout = 3; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~19'
        Info: 4: + IC(0.000 ns) + CELL(0.100 ns) = 2.041 ns; Loc. = LC_X5_Y7_N7; Fanout = 3; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17'
        Info: 5: + IC(0.000 ns) + CELL(0.100 ns) = 2.141 ns; Loc. = LC_X5_Y7_N8; Fanout = 3; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15'
        Info: 6: + IC(0.000 ns) + CELL(0.324 ns) = 2.465 ns; Loc. = LC_X5_Y7_N9; Fanout = 11; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~13'
        Info: 7: + IC(0.000 ns) + CELL(1.002 ns) = 3.467 ns; Loc. = LC_X6_Y7_N4; Fanout = 2; COMB Node = 'board:board|sub11:comb_13|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~2'
        Info: 8: + IC(2.407 ns) + CELL(0.775 ns) = 6.649 ns; Loc. = LC_X6_Y6_N4; Fanout = 1; COMB Node = 'board:board|signal:MAINSIG|reg11:retreg|FF9~1'
        Info: 9: + IC(0.000 ns) + CELL(1.110 ns) = 7.759 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; REG Node = 'board:board|signal:MAINSIG|reg11:retreg|FF10'
        Info: Total cell delay = 4.305 ns ( 55.48 % )
        Info: Total interconnect delay = 3.454 ns ( 44.52 % )
Info: Slack time is 131.895 ns for clock "mspclk" between source register "inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]" and destination register "inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10]"
    Info: Fmax is 267.52 MHz (period= 3.738 ns)
    Info: + Largest register to register requirement is 135.057 ns
        Info: + Setup relationship between source and destination is 135.633 ns
            Info: + Latch edge is 135.633 ns
                Info: Clock period of Destination clock "mspclk" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "mspclk" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "mspclk" to destination register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'
                Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10]'
                Info: Total cell delay = 1.691 ns ( 58.67 % )
                Info: Total interconnect delay = 1.191 ns ( 41.33 % )
            Info: - Longest clock path from clock "mspclk" to source register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'
                Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X4_Y7_N1; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
                Info: Total cell delay = 1.691 ns ( 58.67 % )
                Info: Total interconnect delay = 1.191 ns ( 41.33 % )
        Info: - Micro clock to output delay of source is 0.305 ns
        Info: - Micro setup delay of destination is 0.271 ns
    Info: - Longest register to register delay is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y7_N1; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[9]'
        Info: 2: + IC(2.682 ns) + CELL(0.480 ns) = 3.162 ns; Loc. = LC_X7_Y5_N4; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[10]'
        Info: Total cell delay = 0.480 ns ( 15.18 % )
        Info: Total interconnect delay = 2.682 ns ( 84.82 % )
Info: No valid register-to-register data paths exist for clock "FSReset"
Info: No valid register-to-register data paths exist for clock "nVoltFault"
Info: No valid register-to-register data paths exist for clock "nReg5Fault"
Info: No valid register-to-register data paths exist for clock "nReg15Fault"
Info: No valid register-to-register data paths exist for clock "nFPGAReset"
Info: No valid register-to-register data paths exist for clock "nMSPReset"
Info: Minimum slack time is 1.125 ns for clock "clk" between source register "board:board|reg11:aux_length_reg|FF8" and destination register "board:board|signal:AUXSIG|reg11:retreg|FF8"
    Info: + Shortest register to register delay is 0.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y7_N6; Fanout = 5; REG Node = 'board:board|reg11:aux_length_reg|FF8'
        Info: 2: + IC(0.771 ns) + CELL(0.228 ns) = 0.999 ns; Loc. = LC_X7_Y7_N5; Fanout = 2; REG Node = 'board:board|signal:AUXSIG|reg11:retreg|FF8'
        Info: Total cell delay = 0.228 ns ( 22.82 % )
        Info: Total interconnect delay = 0.771 ns ( 77.18 % )
    Info: - Smallest register to register requirement is -0.126 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clk" to destination register is 2.991 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'
                Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N5; Fanout = 2; REG Node = 'board:board|signal:AUXSIG|reg11:retreg|FF8'
                Info: Total cell delay = 1.691 ns ( 56.54 % )
                Info: Total interconnect delay = 1.300 ns ( 43.46 % )
            Info: - Shortest clock path from clock "clk" to source register is 2.991 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'
                Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X7_Y7_N6; Fanout = 5; REG Node = 'board:board|reg11:aux_length_reg|FF8'
                Info: Total cell delay = 1.691 ns ( 56.54 % )
                Info: Total interconnect delay = 1.300 ns ( 43.46 % )
        Info: - Micro clock to output delay of source is 0.305 ns
        Info: + Micro hold delay of destination is 0.179 ns
Info: Minimum slack time is 1.126 ns for clock "mspclk" between source register "inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]" and destination register "inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]"
    Info: + Shortest register to register delay is 1.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
        Info: 2: + IC(0.772 ns) + CELL(0.228 ns) = 1.000 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
        Info: Total cell delay = 0.228 ns ( 22.80 % )
        Info: Total interconnect delay = 0.772 ns ( 77.20 % )
    Info: - Smallest register to register requirement is -0.126 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "mspclk" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "mspclk" is 135.633 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "mspclk" to destination register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'
                Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N6; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[6]'
                Info: Total cell delay = 1.691 ns ( 58.67 % )
                Info: Total interconnect delay = 1.191 ns ( 41.33 % )
            Info: - Shortest clock path from clock "mspclk" to source register is 2.882 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'
                Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X3_Y7_N5; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[5]'
                Info: Total cell delay = 1.691 ns ( 58.67 % )
                Info: Total interconnect delay = 1.191 ns ( 41.33 % )
        Info: - Micro clock to output delay of source is 0.305 ns
        Info: + Micro hold delay of destination is 0.179 ns
Info: tsu for register "board:board|reg11:period_reg|FF10" (data pin = "nchpsel", clock pin = "clk") is 8.822 ns
    Info: + Longest pin to register delay is 11.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_61; Fanout = 18; PIN Node = 'nchpsel'
        Info: 2: + IC(4.020 ns) + CELL(0.742 ns) = 5.682 ns; Loc. = LC_X8_Y7_N3; Fanout = 4; COMB Node = 'inblock:inblock|edecode4:BOARDSEL|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode1w[2]~2'
        Info: 3: + IC(0.615 ns) + CELL(0.163 ns) = 6.460 ns; Loc. = LC_X8_Y7_N5; Fanout = 2; COMB Node = 'board:board|edecode5:DECODE|lpm_decode:lpm_decode_component|decode_sdf:auto_generated|w_anode1w[3]~3'
        Info: 4: + IC(1.475 ns) + CELL(0.163 ns) = 8.098 ns; Loc. = LC_X8_Y7_N4; Fanout = 11; COMB Node = 'board:board|countload'
        Info: 5: + IC(2.434 ns) + CELL(1.010 ns) = 11.542 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board|reg11:period_reg|FF10'
        Info: Total cell delay = 2.998 ns ( 25.97 % )
        Info: Total interconnect delay = 8.544 ns ( 74.03 % )
    Info: + Micro setup delay of destination is 0.271 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.991 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_14; Fanout = 100; CLK Node = 'clk'
        Info: 2: + IC(1.300 ns) + CELL(0.746 ns) = 2.991 ns; Loc. = LC_X5_Y5_N2; Fanout = 2; REG Node = 'board:board|reg11:period_reg|FF10'
        Info: Total cell delay = 1.691 ns ( 56.54 % )
        Info: Total interconnect delay = 1.300 ns ( 43.46 % )
Info: tco from clock "nReg5Fault" to destination pin "aux" through register "board:board|enable" is 12.601 ns
    Info: + Longest clock path from clock "nReg5Fault" to source register is 5.939 ns
        Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'
        Info: 2: + IC(2.714 ns) + CELL(0.415 ns) = 4.049 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; COMB Node = 'WideAnd1~0'
        Info: 3: + IC(0.434 ns) + CELL(0.163 ns) = 4.646 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; COMB Node = 'board:board|latch_reset'
        Info: 4: + IC(0.547 ns) + CELL(0.746 ns) = 5.939 ns; Loc. = LC_X9_Y6_N6; Fanout = 16; REG Node = 'board:board|enable'
        Info: Total cell delay = 2.244 ns ( 37.78 % )
        Info: Total interconnect delay = 3.695 ns ( 62.22 % )
    Info: + Micro clock to output delay of source is 0.305 ns
    Info: + Longest register to pin delay is 6.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N6; Fanout = 16; REG Node = 'board:board|enable'
        Info: 2: + IC(2.194 ns) + CELL(0.163 ns) = 2.357 ns; Loc. = LC_X7_Y4_N9; Fanout = 1; COMB Node = 'board:board|signal:AUXSIG|sds~0'
        Info: 3: + IC(2.117 ns) + CELL(1.883 ns) = 6.357 ns; Loc. = PIN_98; Fanout = 0; PIN Node = 'aux'
        Info: Total cell delay = 2.046 ns ( 32.18 % )
        Info: Total interconnect delay = 4.311 ns ( 67.82 % )
Info: Longest tpd from source pin "nReg5Fault" to destination pin "LED2" is 7.991 ns
    Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'nReg5Fault'
    Info: 2: + IC(2.714 ns) + CELL(0.415 ns) = 4.049 ns; Loc. = LC_X9_Y6_N4; Fanout = 3; COMB Node = 'WideAnd1~0'
    Info: 3: + IC(2.059 ns) + CELL(1.883 ns) = 7.991 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'LED2'
    Info: Total cell delay = 3.218 ns ( 40.27 % )
    Info: Total interconnect delay = 4.773 ns ( 59.73 % )
Info: th for register "inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" (data pin = "serialin", clock pin = "mspclk") is -2.231 ns
    Info: + Longest clock path from clock "mspclk" to destination register is 2.882 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_62; Fanout = 16; CLK Node = 'mspclk'
        Info: 2: + IC(1.191 ns) + CELL(0.746 ns) = 2.882 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.691 ns ( 58.67 % )
        Info: Total interconnect delay = 1.191 ns ( 41.33 % )
    Info: + Micro hold delay of destination is 0.179 ns
    Info: - Shortest pin to register delay is 5.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_66; Fanout = 1; PIN Node = 'serialin'
        Info: 2: + IC(3.892 ns) + CELL(0.480 ns) = 5.292 ns; Loc. = LC_X6_Y5_N9; Fanout = 5; REG Node = 'inblock:inblock|sreg16:SHIFT|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
        Info: Total cell delay = 1.400 ns ( 26.46 % )
        Info: Total interconnect delay = 3.892 ns ( 73.54 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 130 megabytes
    Info: Processing ended: Sat Jul 04 13:28:17 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


