[file:.\..\..\parallel2byte_24s_2s_62.vo]
Enabled=1
[file:.\..\..\packetheader_2s.vo]
Enabled=1
[file:.\..\..\crc16_2lane.vo]
Enabled=1
[file:.\..\..\..\..\testbench\verilog\mipi_dsi_rx_rgb888_2lane.vo]
Enabled=1
[file:.\..\..\..\..\source\verilog\ipexpress\xo3l\simulation_fifo_24bit_to_24bit.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\colorbar_gen.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\dcs_encoder.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\dcs_rom.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\io_controller_tx.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\xo3l\oddrx4.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\dphy_tx_inst.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\lp_hs_dly_ctrl.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\byte_packetizer.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\ipexpress\xo3l\pll_pix2byte_RGB888_2lane.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\top.v]
Enabled=1
[file:.\..\..\..\..\testbench\verilog\Parallel2DSI_tb_2lane.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\compiler_directives.v]
Enabled=1
[View]
Entity=Parallel2DSI_tb
Architecture=
TopLevelType=3
[file:.\..\..\..\..\source\verilog\xo3l\ipexpress\simulation_fifo_24bit_to_24bit.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v]
Enabled=1
[file:.\..\..\..\..\source\verilog\xo3l\ipexpress\simulation_fifo_24bit_to_24bit_rtl.v]
Enabled=1
