-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel0_A_IO_L3_in_serialize is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_gmem_A_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_A_AWREADY : IN STD_LOGIC;
    m_axi_gmem_A_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_A_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_A_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_A_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_A_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_WVALID : OUT STD_LOGIC;
    m_axi_gmem_A_WREADY : IN STD_LOGIC;
    m_axi_gmem_A_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_A_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_A_WLAST : OUT STD_LOGIC;
    m_axi_gmem_A_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_A_ARREADY : IN STD_LOGIC;
    m_axi_gmem_A_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_A_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_A_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_A_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_A_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_A_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_RVALID : IN STD_LOGIC;
    m_axi_gmem_A_RREADY : OUT STD_LOGIC;
    m_axi_gmem_A_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem_A_RLAST : IN STD_LOGIC;
    m_axi_gmem_A_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_BVALID : IN STD_LOGIC;
    m_axi_gmem_A_BREADY : OUT STD_LOGIC;
    m_axi_gmem_A_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_A_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_A_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    A : IN STD_LOGIC_VECTOR (63 downto 0);
    fifo_A_A_IO_L3_in_serialize69_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_A_A_IO_L3_in_serialize69_full_n : IN STD_LOGIC;
    fifo_A_A_IO_L3_in_serialize69_write : OUT STD_LOGIC );
end;


architecture behav of kernel0_A_IO_L3_in_serialize is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem_A_blk_n_AR : STD_LOGIC;
    signal trunc_ln_fu_60_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln_reg_81 : STD_LOGIC_VECTOR (57 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_idle : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_ready : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWVALID : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WVALID : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WLAST : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARVALID : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_RREADY : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_BREADY : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_din : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_write : STD_LOGIC;
    signal grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sext_ln38_fu_70_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_A_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_A_AWREADY : IN STD_LOGIC;
        m_axi_gmem_A_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_A_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_A_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_A_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_A_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_WVALID : OUT STD_LOGIC;
        m_axi_gmem_A_WREADY : IN STD_LOGIC;
        m_axi_gmem_A_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_A_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_A_WLAST : OUT STD_LOGIC;
        m_axi_gmem_A_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_A_ARREADY : IN STD_LOGIC;
        m_axi_gmem_A_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_A_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_A_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_A_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_A_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_A_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_RVALID : IN STD_LOGIC;
        m_axi_gmem_A_RREADY : OUT STD_LOGIC;
        m_axi_gmem_A_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem_A_RLAST : IN STD_LOGIC;
        m_axi_gmem_A_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_BVALID : IN STD_LOGIC;
        m_axi_gmem_A_BREADY : OUT STD_LOGIC;
        m_axi_gmem_A_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_A_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_A_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        fifo_A_A_IO_L3_in_serialize69_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        fifo_A_A_IO_L3_in_serialize69_full_n : IN STD_LOGIC;
        fifo_A_A_IO_L3_in_serialize69_write : OUT STD_LOGIC;
        sext_ln38 : IN STD_LOGIC_VECTOR (57 downto 0) );
    end component;



begin
    grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51 : component kernel0_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start,
        ap_done => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done,
        ap_idle => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_idle,
        ap_ready => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_ready,
        m_axi_gmem_A_AWVALID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWVALID,
        m_axi_gmem_A_AWREADY => ap_const_logic_0,
        m_axi_gmem_A_AWADDR => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWADDR,
        m_axi_gmem_A_AWID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWID,
        m_axi_gmem_A_AWLEN => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWLEN,
        m_axi_gmem_A_AWSIZE => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWSIZE,
        m_axi_gmem_A_AWBURST => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWBURST,
        m_axi_gmem_A_AWLOCK => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWLOCK,
        m_axi_gmem_A_AWCACHE => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWCACHE,
        m_axi_gmem_A_AWPROT => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWPROT,
        m_axi_gmem_A_AWQOS => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWQOS,
        m_axi_gmem_A_AWREGION => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWREGION,
        m_axi_gmem_A_AWUSER => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_AWUSER,
        m_axi_gmem_A_WVALID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WVALID,
        m_axi_gmem_A_WREADY => ap_const_logic_0,
        m_axi_gmem_A_WDATA => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WDATA,
        m_axi_gmem_A_WSTRB => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WSTRB,
        m_axi_gmem_A_WLAST => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WLAST,
        m_axi_gmem_A_WID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WID,
        m_axi_gmem_A_WUSER => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_WUSER,
        m_axi_gmem_A_ARVALID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARVALID,
        m_axi_gmem_A_ARREADY => m_axi_gmem_A_ARREADY,
        m_axi_gmem_A_ARADDR => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARADDR,
        m_axi_gmem_A_ARID => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARID,
        m_axi_gmem_A_ARLEN => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLEN,
        m_axi_gmem_A_ARSIZE => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARSIZE,
        m_axi_gmem_A_ARBURST => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARBURST,
        m_axi_gmem_A_ARLOCK => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLOCK,
        m_axi_gmem_A_ARCACHE => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARCACHE,
        m_axi_gmem_A_ARPROT => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARPROT,
        m_axi_gmem_A_ARQOS => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARQOS,
        m_axi_gmem_A_ARREGION => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARREGION,
        m_axi_gmem_A_ARUSER => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARUSER,
        m_axi_gmem_A_RVALID => m_axi_gmem_A_RVALID,
        m_axi_gmem_A_RREADY => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_RREADY,
        m_axi_gmem_A_RDATA => m_axi_gmem_A_RDATA,
        m_axi_gmem_A_RLAST => m_axi_gmem_A_RLAST,
        m_axi_gmem_A_RID => m_axi_gmem_A_RID,
        m_axi_gmem_A_RUSER => m_axi_gmem_A_RUSER,
        m_axi_gmem_A_RRESP => m_axi_gmem_A_RRESP,
        m_axi_gmem_A_BVALID => ap_const_logic_0,
        m_axi_gmem_A_BREADY => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_BREADY,
        m_axi_gmem_A_BRESP => ap_const_lv2_0,
        m_axi_gmem_A_BID => ap_const_lv1_0,
        m_axi_gmem_A_BUSER => ap_const_lv1_0,
        fifo_A_A_IO_L3_in_serialize69_din => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_din,
        fifo_A_A_IO_L3_in_serialize69_full_n => fifo_A_A_IO_L3_in_serialize69_full_n,
        fifo_A_A_IO_L3_in_serialize69_write => grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_write,
        sext_ln38 => trunc_ln_reg_81);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_ready = ap_const_logic_1)) then 
                    grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_81 <= A(63 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem_A_ARREADY, grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_gmem_A_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, m_axi_gmem_A_ARREADY)
    begin
        if (((m_axi_gmem_A_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done)
    begin
        if ((grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    fifo_A_A_IO_L3_in_serialize69_din <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_din;

    fifo_A_A_IO_L3_in_serialize69_write_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fifo_A_A_IO_L3_in_serialize69_write <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_fifo_A_A_IO_L3_in_serialize69_write;
        else 
            fifo_A_A_IO_L3_in_serialize69_write <= ap_const_logic_0;
        end if; 
    end process;


    gmem_A_blk_n_AR_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem_A_ARREADY)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            gmem_A_blk_n_AR <= m_axi_gmem_A_ARREADY;
        else 
            gmem_A_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_ap_done = ap_const_logic_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_A_ARADDR_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem_A_ARREADY, grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state9, sext_ln38_fu_70_p1)
    begin
        if ((not(((m_axi_gmem_A_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_A_ARADDR <= sext_ln38_fu_70_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARADDR <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARADDR;
        else 
            m_axi_gmem_A_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_A_ARBURST_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARBURST, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARBURST <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARBURST;
        else 
            m_axi_gmem_A_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_A_ARCACHE_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARCACHE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARCACHE <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARCACHE;
        else 
            m_axi_gmem_A_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_A_ARID_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARID <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARID;
        else 
            m_axi_gmem_A_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_A_ARLEN_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem_A_ARREADY, grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_gmem_A_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_A_ARLEN <= ap_const_lv32_400;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARLEN <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLEN;
        else 
            m_axi_gmem_A_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem_A_ARLOCK_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLOCK, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARLOCK <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARLOCK;
        else 
            m_axi_gmem_A_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem_A_ARPROT_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARPROT, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARPROT <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARPROT;
        else 
            m_axi_gmem_A_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_A_ARQOS_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARQOS, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARQOS <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARQOS;
        else 
            m_axi_gmem_A_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_A_ARREGION_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARREGION, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARREGION <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARREGION;
        else 
            m_axi_gmem_A_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem_A_ARSIZE_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARSIZE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARSIZE <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARSIZE;
        else 
            m_axi_gmem_A_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem_A_ARUSER_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARUSER, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARUSER <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARUSER;
        else 
            m_axi_gmem_A_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem_A_ARVALID_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m_axi_gmem_A_ARREADY, grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_gmem_A_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_gmem_A_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_ARVALID <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_ARVALID;
        else 
            m_axi_gmem_A_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_A_AWADDR <= ap_const_lv64_0;
    m_axi_gmem_A_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_A_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_A_AWID <= ap_const_lv1_0;
    m_axi_gmem_A_AWLEN <= ap_const_lv32_0;
    m_axi_gmem_A_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_A_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_A_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_A_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_A_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_A_AWUSER <= ap_const_lv1_0;
    m_axi_gmem_A_AWVALID <= ap_const_logic_0;
    m_axi_gmem_A_BREADY <= ap_const_logic_0;

    m_axi_gmem_A_RREADY_assign_proc : process(grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_gmem_A_RREADY <= grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_38_1_fu_51_m_axi_gmem_A_RREADY;
        else 
            m_axi_gmem_A_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_A_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem_A_WID <= ap_const_lv1_0;
    m_axi_gmem_A_WLAST <= ap_const_logic_0;
    m_axi_gmem_A_WSTRB <= ap_const_lv64_0;
    m_axi_gmem_A_WUSER <= ap_const_lv1_0;
    m_axi_gmem_A_WVALID <= ap_const_logic_0;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln38_fu_70_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_60_p4),64));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln_fu_60_p4 <= A(63 downto 6);
end behav;
