C auto/C-WR-G+WR-R+WR-R+WR-R+WR-G+WR-G+WR-R+WR-R
(*
 * Result: Sometimes
 * 
 * Process 0 starts (t=296997).
 * 
 * P0 advances one grace period (t=396997).
 * 
 * P1 goes back a bit less than one grace period (t=297998).
 * 
 * P2 goes back a bit less than one grace period (t=198999).
 * 
 * P3 goes back a bit less than one grace period (t=100000).
 * 
 * P4 advances one grace period (t=200001).
 * 
 * P5 advances one grace period (t=300002).
 * 
 * P6 goes back a bit less than one grace period (t=201003).
 * 
 * P7 goes back a bit less than one grace period (t=102004).
 * 
 * Process 0 start at t=296997, process 8 end at t=102004: Cycle allowed.
 *)
{
}

P0(int *x0, int *x1)
{
	WRITE_ONCE(*x0, 2);
	synchronize_rcu();
	intptr_t r2 = READ_ONCE(*x1);
}


P1(int *x1, int *x2)
{
	rcu_read_lock();
	WRITE_ONCE(*x1, 2);
	intptr_t r2 = READ_ONCE(*x2);
	rcu_read_unlock();
}


P2(int *x2, int *x3)
{
	rcu_read_lock();
	WRITE_ONCE(*x2, 2);
	intptr_t r2 = READ_ONCE(*x3);
	rcu_read_unlock();
}


P3(int *x3, int *x4)
{
	rcu_read_lock();
	WRITE_ONCE(*x3, 2);
	intptr_t r2 = READ_ONCE(*x4);
	rcu_read_unlock();
}


P4(int *x4, int *x5)
{
	WRITE_ONCE(*x4, 2);
	synchronize_rcu();
	intptr_t r2 = READ_ONCE(*x5);
}


P5(int *x5, int *x6)
{
	WRITE_ONCE(*x5, 2);
	synchronize_rcu();
	intptr_t r2 = READ_ONCE(*x6);
}


P6(int *x6, int *x7)
{
	rcu_read_lock();
	WRITE_ONCE(*x6, 2);
	intptr_t r2 = READ_ONCE(*x7);
	rcu_read_unlock();
}


P7(int *x7, int *x0)
{
	rcu_read_lock();
	WRITE_ONCE(*x7, 2);
	intptr_t r2 = READ_ONCE(*x0);
	rcu_read_unlock();
}

exists
(7:r2=0 /\ 0:r2=0 /\ 1:r2=0 /\ 2:r2=0 /\ 3:r2=0 /\ 4:r2=0 /\ 5:r2=0 /\ 6:r2=0)
