以下是优化后的文本，使其更加清晰、连贯和专业：

---

### 参考文献

[29] Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu. "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors." *ACM SIGARCH Computer Architecture News*, vol. 42, pp. 361–372. IEEE Press, 2014.

[30] Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. "Spectre Attacks: Exploiting Speculative Execution." ArXiv e-prints, January 2018.

[31] Steffen Kosinski, Fernando Latorre, Niranjan Cooray, Stanislav Shwartsman, Ethan Kalifon, Varun Mohandru, Pedro Lopez, Tom Aviram-Rosenfeld, Jaroslav Topp, Li-Gao Zei, et al. "Store Forwarding for Data Caches," November 29, 2016. US Patent 9,507,725.

[34] Moritz Lipp, Daniel Gruss, Raphael Spreitzer, Clémentine Maurice, and Stefan Mangard. "ARMAGEDDON: Cache Attacks on Mobile Devices." In *25th USENIX Security Symposium (USENIX Security 16)*, pp. 549–564, Austin, TX, 2016. USENIX Association.

[35] Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. "Meltdown: Reading Kernel Memory from User Space." In *27th USENIX Security Symposium (USENIX Security 18)*, Baltimore, MD, 2018. USENIX Association.

[36] Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby B. Lee. "Last-Level Cache Side-Channel Attacks Are Practical." In *Proceedings of the 2015 IEEE Symposium on Security and Privacy (SP '15)*, pp. 605–622, Washington, DC, USA, 2015. IEEE Computer Society.

[37] Errol L. Lloyd and Michael C. Loui. "On the Worst Case Performance of Buddy Systems." *Acta Informatica*, vol. 22, no. 4, pp. 451–473, October 1985.

[38] Giorgi Maisuradze and Christian Rossow. "RET2SPEC: Speculative Execution Using Return Stack Buffers." In *Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security*, pp. 2109–2122. ACM, 2018.

[39] Intel 64 Architecture Memory Ordering White Paper. http://www.cs.cmu.edu/~410-f10/doc/Intel_Reordering_318147.pdf, 2008. Accessed: 2018-11-26.

[40] Ahmad Moghimi, Thomas Eisenbarth, and Berk Sunar. "MemJam: A False Dependency Attack Against Constant-Time Crypto Implementations in SGX." In *Topics in Cryptology - CT-RSA 2018 - The Cryptographers’ Track at the RSA Conference 2018, San Francisco, CA, USA, April 16-20, 2018, Proceedings*, pp. 21–44, 2018.

[41] Ahmad Moghimi, Gorka Irazoqui, and Thomas Eisenbarth. "CacheZoom: How SGX Amplifies the Power of Cache Attacks." In *Cryptographic Hardware and Embedded Systems – CHES 2017*, pp. 69–90. Springer, 2017.

[42] Yossef Oren, Vasileios P. Kemerlis, Simha Sethumadhavan, and Angelos D. Keromytis. "The Spy in the Sandbox: Practical Cache Attacks in JavaScript and Their Implications." In *Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security (CCS '15)*, pp. 1406–1418, New York, NY, USA, 2015. ACM.

[43] Colin Percival. "Cache Missing for Fun and Profit," 2005.

[44] Cesar Pereida García, Billy Bob Brumley, and Yuval Yarom. "Make Sure DSA Signing Exponentiations Really Are Constant-Time." In *Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security (CCS '16)*, pp. 1639–1650, New York, NY, USA, 2016. ACM.

[45] Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. "DRAMMER: Exploiting DRAM Addressing for Cross-CPU Attacks." In *USENIX Security Symposium*, pp. 565–581, 2016.

[46] Michael Schwarz, Clémentine Maurice, Daniel Gruss, and Stefan Mangard. "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript." In *International Conference on Financial Cryptography and Data Security*, pp. 247–267. Springer, 2017.

[47] Mark Seaborn and Thomas Dullien. "Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges." Black Hat, 2015.

[48] Julian Stecklina and Thomas Prescher. "LazyFP: Leaking FPU Register State Using Microarchitectural Side-Channels." arXiv preprint arXiv:1806.07480, 2018.

[32] Evgeni Krimer, Guillermo Savransky, Idan Mondjak, and Jacob Doweck. "Counter-Based Memory Disambiguation Techniques for Selectively Predicting Load/Store Conflicts," October 1, 2013. US Patent 8,549,263.

[49] Dean Sullivan, Orlando Arias, Travis Meade, and Yier Jin. "Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in IaaS Clouds." In *Network and Distributed Systems Security (NDSS) Symposium*. The Internet Society, 2018.

[50] Andrei Tatar, Radhesh Krishnan, Elias Athanasopoulos, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. "ThrowHammer: Rowhammer Attacks Over the Network and Defenses." In *2018 USENIX Annual Technical Conference (USENIX ATC 18)*, Boston, MA, 2018. USENIX Association.

[51] Dan Terpstra, Heike Jagode, Haihang You, and Jack Dongarra. "Collecting Performance Data with PAPI-C." In *Tools for High Performance Computing 2009*, pp. 157–173. Springer, 2010.

[52] Jo Van Bulck, Marina Minkin, Ofer Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. "Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution." In *Proceedings of the 27th USENIX Security Symposium*. USENIX Association, 2018.

[53] Jo Van Bulck, Frank Piessens, and Raoul Strackx. "SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control." In *Proceedings of the 2nd Workshop on System Software for Trusted Execution (SysTEX'17)*, pp. 4:1–4:6, New York, NY, USA, 2017. ACM.

[54] Jo Van Bulck, Frank Piessens, and Raoul Strackx. "Nemesis: Studying Microarchitectural Timing Leaks in Rudimentary CPU Interrupt Logic." In *Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security*, pp. 178–195. ACM, 2018.

[55] Victor Van Der Veen, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clémentine Maurice, Giovanni Vigna, Herbert Bos, Kaveh Razavi, and Cristiano Giuffrida. "Drammer: Deterministic Rowhammer Attacks on Mobile Platforms." In *Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security*, pp. 1675–1689. ACM, 2016.

[56] Pepe Vila, Boris Köpf, and José Francisco Morales. "Theory and Practice of Finding Eviction Sets." arXiv preprint arXiv:1810.01497, 2018.

[57] WikiChip. "Ivy Bridge - Microarchitectures - Intel." https://en.wikichip.org/wiki/intel/microarchitectures/ivy_bridge_(client). Accessed: 2019-02-05.

[58] WikiChip. "Kaby Lake - Microarchitectures - Intel." https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake. Accessed: 2019-02-05.

[59] WikiChip. "Skylake (Client) - Microarchitectures - Intel." https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client). Accessed: 2019-02-05.

[60] Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. "One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation." In *USENIX Security Symposium*, pp. 19–35, 2016.

[61] Yuval Yarom, Daniel Genkin, and Nadia Heninger. "CacheBleed: A Timing Attack on OpenSSL Constant-Time RSA." *Journal of Cryptographic Engineering*, vol. 7, no. 2, pp. 99–112, 2017.

[62] Bennet Yee, David Sehr, Gregory Dardyk, J. Bradley Chen, Robert Muth, Tavis Ormandy, Shiki Okasaka, Neha Narula, and Nicholas Fullagar. "Native Client: A Sandbox for Portable, Untrusted x86 Native Code." In *Security and Privacy, 2009 30th IEEE Symposium on*, pp. 79–93. IEEE, 2009.

[63] Tianwei Zhang, Yinqian Zhang, and Ruby B. Lee. "CloudRadar: A Real-Time Side-Channel Attack Detection System in Clouds." In *Research in Attacks, Intrusions, and Defenses*, pp. 118–140. Springer, 2016.

### 附录

#### 10.1 测试的硬件性能计数器

| 计数器 | 相关性 |
| --- | --- |
| UNHALTED_CORE_CYCLES | 0.3077 |
| UNHALTED_REFERENCE_CYCLES | 0.1527 |
| INSTRUCTION_RETIRED | 0.2718 |
| INSTRUCTIONS_RETIRED | 0.2827 |
| BRANCH_INSTRUCTIONS_RETIRED | 0.3143 |
| MISPREDICTED_BRANCH_RETIRED | 0.0872 |
| CYCLE_ACTIVITY:CYCLES_L2_PENDING | -0.0234 |
| CYCLE_ACTIVITY:STALLS_LDM_PENDING | 0.9819 |
| CYCLE_ACTIVITY:CYCLES_NO_EXECUTE | 0.2317 |
| RESOURCE_STALLS:ROB | 0 |
| RESOURCE_STALLS:SB | -0.0506 |
| RESOURCE_STALLS:RS | -0.0044 |
| LD_BLOCKS_PARTIAL:ADDRESS_ALIAS | -0.9511 |
| IDQ_UOPS_NOT_DELIVERED | -0.1455 |
| IDQ:ALL_DSB_CYCLES_ANY_UOPS | 0.0332 |
| ILD_STALL:IQ_FULL | 0.1021 |
| ITLB_MISSES:MISS_CAUSES_A_WALK | 0 |
| TLB_FLUSH:STLB_THREAD | 0 |
| ICACHE:MISSES | 0 |
| ICACHE:IFETCH_STALL | 0 |
| L1D:REPLACEMENT | 0 |
| L2_DEMAND_RQSTS:WB_HIT | 0.3801 |
| LONGEST_LAT_CACHE:MISS | 0.2436 |
| CYCLE_ACTIVITY:CYCLES_L1D_PENDING | 0.0633 |
| LOCK_CYCLES:CACHE_LOCK_DURATION | -0.0080 |
| LOAD_HIT_PRE:SW_PF | 0 |
| LOAD_HIT_PRE:HW_PF | 0 |
| MACHINE_CLEARS:CYCLES | 0 |
| OFFCORE_REQUESTS_BUFFER:SQ_FULL | 0 |
| OFFCORE_REQUESTS:DEMAND_DATA_RD | 0.1765 |

**表5：相关性测试中使用的计数器**

#### 10.2 行冲突侧信道

行冲突侧信道通过直接访问（使用clflush指令）从DRAM获取CPU的定时信息。较高的定时值表明两个地址映射到DRAM中的同一个bank，因为从同一个bank读取一个地址会迫使行缓冲区将之前的内容复制回原行，然后加载新访问的数据到行缓冲区。较低的定时值则表明两个地址不在同一个bank（不共享相同的行缓冲区），并被加载到不同的行缓冲区中。图15显示了行命中和行冲突之间大约100个周期的显著差距。

**图15：访问别名虚拟地址（物理地址的20个最低有效位匹配的随机地址）的定时情况。行命中（橙色/低定时）与行冲突（蓝色/高定时）明显可区分。**

#### 10.3 内存利用率和连续性

获得连续内存的概率取决于系统的内存利用率。我们进行了一项实验来研究内存利用率对连续内存可用性的影响。在该实验中，分配了1 GB的内存。在实验过程中，系统内存利用率逐渐从20%增加到90%。我们通过两种方法测量获得连续内存的概率。第一种方法是检查pagemap文件中的物理帧号以查找520 kB的连续内存。第二种方法是使用SPOILER找到520 kB的连续内存。这520 kB是在具有256 kB行偏移和8 kB行大小的DRAM配置中获得三个连续行所需的。

图16和图17显示，在经过密集的内存使用后，内存变得碎片化，难以分配连续的大块内存。即使减少内存使用量也无法帮助获得连续的内存块。图17表明，当内存利用率从70%降低到60%及以下时，没有足够的连续内存来发动成功的双面Rowhammer攻击。直到机器重新启动，内存仍然保持碎片化，这使得双面Rowhammer攻击在某些高端服务器上变得困难，因为在这些服务器上重启是不切实际的。

**图16：在不断增加的内存利用率下查找520 kB的连续内存。红色和蓝色曲线的重叠部分表明SPOILER检测连续内存的能力具有很高的准确性，通过pagemap文件验证。**

**图17：在不断减少的内存利用率下查找520 kB的连续内存。**

---

希望这些优化能够使您的文本更加清晰、连贯和专业。如果有任何进一步的需求或修改，请随时告知。