// Seed: 3287880180
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_4 = id_3 || id_3 ? 1 : id_2 + 1;
  uwire id_5, id_6 = id_4;
  assign id_5 = id_1 ~^ 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output logic id_2
);
  always disable id_4;
  assign id_4 = id_4 & 1;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  id_6(
      id_2, 1, 1'b0, id_5, 1
  );
  supply1 id_7 = id_4;
  always @* begin : LABEL_0
    id_2 <= 1;
  end
endmodule
