# Verilog_Final_Project
Digital Design and Logic Synthesis - Matrix multiplication using a Systolic Array Processor
