
DataLogger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007998  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08007b28  08007b28  00017b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f7c  08007f7c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007f7c  08007f7c  00017f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f84  08007f84  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f84  08007f84  00017f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f88  08007f88  00017f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007f8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  200001dc  08008168  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000680  08008168  00020680  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011e69  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002543  00000000  00000000  000320b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001108  00000000  00000000  00034600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d50  00000000  00000000  00035708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022013  00000000  00000000  00036458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a21  00000000  00000000  0005846b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd5dc  00000000  00000000  0006be8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000059e0  00000000  00000000  00139468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0013ee48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b10 	.word	0x08007b10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007b10 	.word	0x08007b10

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <myprintf>:
void myprintf(const char *fmt, ...);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 8000ea4:	b40f      	push	{r0, r1, r2, r3}
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eba:	480b      	ldr	r0, [pc, #44]	; (8000ee8 <myprintf+0x44>)
 8000ebc:	f004 fd22 	bl	8005904 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8000ec0:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <myprintf+0x44>)
 8000ec2:	f7ff f9d5 	bl	8000270 <strlen>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	4905      	ldr	r1, [pc, #20]	; (8000ee8 <myprintf+0x44>)
 8000ed4:	4805      	ldr	r0, [pc, #20]	; (8000eec <myprintf+0x48>)
 8000ed6:	f003 fa8d 	bl	80043f4 <HAL_UART_Transmit>

}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ee4:	b004      	add	sp, #16
 8000ee6:	4770      	bx	lr
 8000ee8:	2000037c 	.word	0x2000037c
 8000eec:	200002f4 	.word	0x200002f4

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b590      	push	{r4, r7, lr}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 fd7a 	bl	80019ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efa:	f000 f86f 	bl	8000fdc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f000 f9b1 	bl	8001264 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f02:	f000 f97f 	bl	8001204 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000f06:	f000 f8f9 	bl	80010fc <MX_TIM2_Init>
  MX_TIM6_Init();
 8000f0a:	f000 f945 	bl	8001198 <MX_TIM6_Init>
  MX_SPI1_Init();
 8000f0e:	f000 f8b7 	bl	8001080 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

   myprintf("\r\n~ Datalogger begin ~\r\n\r\n");
 8000f12:	4827      	ldr	r0, [pc, #156]	; (8000fb0 <main+0xc0>)
 8000f14:	f7ff ffc6 	bl	8000ea4 <myprintf>

   HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000f18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f1c:	f000 fddc 	bl	8001ad8 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // Notify user writing is finished and drive is unmounted.
	  myprintf("Finished writing!\r\n");
 8000f20:	4824      	ldr	r0, [pc, #144]	; (8000fb4 <main+0xc4>)
 8000f22:	f7ff ffbf 	bl	8000ea4 <myprintf>
	  HAL_Delay(1000);
 8000f26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f2a:	f000 fdd5 	bl	8001ad8 <HAL_Delay>
	//		start_tim = TIM2->CNT;
	//		end_tim = TIM2->CNT;
	//		myprintf("Execution time = %i us\r\n", end_tim - start_tim);

			// measure ADC value
			if (MCP3204_convert(&hspi1, GPIOB, GPIO_PIN_7, singleEnded, CH0, &ad_MCP3204, msg))
 8000f2e:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <main+0xc8>)
 8000f30:	9302      	str	r3, [sp, #8]
 8000f32:	4b22      	ldr	r3, [pc, #136]	; (8000fbc <main+0xcc>)
 8000f34:	9301      	str	r3, [sp, #4]
 8000f36:	2300      	movs	r3, #0
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	2280      	movs	r2, #128	; 0x80
 8000f3e:	4920      	ldr	r1, [pc, #128]	; (8000fc0 <main+0xd0>)
 8000f40:	4820      	ldr	r0, [pc, #128]	; (8000fc4 <main+0xd4>)
 8000f42:	f000 fa41 	bl	80013c8 <MCP3204_convert>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d006      	beq.n	8000f5a <main+0x6a>
				{
					myprintf("Error during conversion.\n");
 8000f4c:	481e      	ldr	r0, [pc, #120]	; (8000fc8 <main+0xd8>)
 8000f4e:	f7ff ffa9 	bl	8000ea4 <myprintf>
					myprintf("%s\n",msg);
 8000f52:	4919      	ldr	r1, [pc, #100]	; (8000fb8 <main+0xc8>)
 8000f54:	481d      	ldr	r0, [pc, #116]	; (8000fcc <main+0xdc>)
 8000f56:	f7ff ffa5 	bl	8000ea4 <myprintf>

				}

			// bugfixing msg
			myprintf("Time: %ld,	Data: %.3lf\n\r", TIM2->CNT, MCP3204_analogValue(ad_MCP3204));
 8000f5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f5e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000f60:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <main+0xcc>)
 8000f62:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f66:	f000 fad5 	bl	8001514 <MCP3204_analogValue>
 8000f6a:	ee10 3a10 	vmov	r3, s0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff faea 	bl	8000548 <__aeabi_f2d>
 8000f74:	4602      	mov	r2, r0
 8000f76:	460b      	mov	r3, r1
 8000f78:	4621      	mov	r1, r4
 8000f7a:	4815      	ldr	r0, [pc, #84]	; (8000fd0 <main+0xe0>)
 8000f7c:	f7ff ff92 	bl	8000ea4 <myprintf>

			//write data to file
			sprintf(buffer, "%ld,	Data: %lf\n\r", TIM2->CNT, MCP3204_analogValue(ad_MCP3204));
 8000f80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f84:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8000f86:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <main+0xcc>)
 8000f88:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f8c:	f000 fac2 	bl	8001514 <MCP3204_analogValue>
 8000f90:	ee10 3a10 	vmov	r3, s0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff fad7 	bl	8000548 <__aeabi_f2d>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	460b      	mov	r3, r1
 8000f9e:	e9cd 2300 	strd	r2, r3, [sp]
 8000fa2:	4622      	mov	r2, r4
 8000fa4:	490b      	ldr	r1, [pc, #44]	; (8000fd4 <main+0xe4>)
 8000fa6:	480c      	ldr	r0, [pc, #48]	; (8000fd8 <main+0xe8>)
 8000fa8:	f004 fc1e 	bl	80057e8 <siprintf>
  {
 8000fac:	e7b8      	b.n	8000f20 <main+0x30>
 8000fae:	bf00      	nop
 8000fb0:	08007b28 	.word	0x08007b28
 8000fb4:	08007b44 	.word	0x08007b44
 8000fb8:	2000047c 	.word	0x2000047c
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	48000400 	.word	0x48000400
 8000fc4:	200001f8 	.word	0x200001f8
 8000fc8:	08007b58 	.word	0x08007b58
 8000fcc:	08007b74 	.word	0x08007b74
 8000fd0:	08007b78 	.word	0x08007b78
 8000fd4:	08007b94 	.word	0x08007b94
 8000fd8:	200004b4 	.word	0x200004b4

08000fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b096      	sub	sp, #88	; 0x58
 8000fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fe2:	f107 0314 	add.w	r3, r7, #20
 8000fe6:	2244      	movs	r2, #68	; 0x44
 8000fe8:	2100      	movs	r1, #0
 8000fea:	4618      	mov	r0, r3
 8000fec:	f004 fc98 	bl	8005920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
 8000ffc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ffe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001002:	f001 f82f 	bl	8002064 <HAL_PWREx_ControlVoltageScaling>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800100c:	f000 f9d6 	bl	80013bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001010:	2310      	movs	r3, #16
 8001012:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001014:	2301      	movs	r3, #1
 8001016:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800101c:	2360      	movs	r3, #96	; 0x60
 800101e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001020:	2302      	movs	r3, #2
 8001022:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001024:	2301      	movs	r3, #1
 8001026:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001028:	2301      	movs	r3, #1
 800102a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800102c:	2310      	movs	r3, #16
 800102e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001030:	2307      	movs	r3, #7
 8001032:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001034:	2302      	movs	r3, #2
 8001036:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001038:	2302      	movs	r3, #2
 800103a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4618      	mov	r0, r3
 8001042:	f001 f865 	bl	8002110 <HAL_RCC_OscConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800104c:	f000 f9b6 	bl	80013bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001050:	230f      	movs	r3, #15
 8001052:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001054:	2303      	movs	r3, #3
 8001056:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001064:	463b      	mov	r3, r7
 8001066:	2101      	movs	r1, #1
 8001068:	4618      	mov	r0, r3
 800106a:	f001 fc65 	bl	8002938 <HAL_RCC_ClockConfig>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001074:	f000 f9a2 	bl	80013bc <Error_Handler>
  }
}
 8001078:	bf00      	nop
 800107a:	3758      	adds	r7, #88	; 0x58
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <MX_SPI1_Init+0x74>)
 8001086:	4a1c      	ldr	r2, [pc, #112]	; (80010f8 <MX_SPI1_Init+0x78>)
 8001088:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800108a:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_SPI1_Init+0x74>)
 800108c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001090:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001092:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <MX_SPI1_Init+0x74>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001098:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <MX_SPI1_Init+0x74>)
 800109a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800109e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010ac:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80010b4:	4b0f      	ldr	r3, [pc, #60]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010b6:	2230      	movs	r2, #48	; 0x30
 80010b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010bc:	2200      	movs	r2, #0
 80010be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010c0:	4b0c      	ldr	r3, [pc, #48]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010c6:	4b0b      	ldr	r3, [pc, #44]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80010cc:	4b09      	ldr	r3, [pc, #36]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010ce:	2207      	movs	r2, #7
 80010d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010da:	2208      	movs	r2, #8
 80010dc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010de:	4805      	ldr	r0, [pc, #20]	; (80010f4 <MX_SPI1_Init+0x74>)
 80010e0:	f002 f936 	bl	8003350 <HAL_SPI_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80010ea:	f000 f967 	bl	80013bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200001f8 	.word	0x200001f8
 80010f8:	40013000 	.word	0x40013000

080010fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800111a:	4b1e      	ldr	r3, [pc, #120]	; (8001194 <MX_TIM2_Init+0x98>)
 800111c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001120:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <MX_TIM2_Init+0x98>)
 8001124:	221f      	movs	r2, #31
 8001126:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <MX_TIM2_Init+0x98>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800112e:	4b19      	ldr	r3, [pc, #100]	; (8001194 <MX_TIM2_Init+0x98>)
 8001130:	f04f 32ff 	mov.w	r2, #4294967295
 8001134:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <MX_TIM2_Init+0x98>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800113c:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_TIM2_Init+0x98>)
 800113e:	2280      	movs	r2, #128	; 0x80
 8001140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001142:	4814      	ldr	r0, [pc, #80]	; (8001194 <MX_TIM2_Init+0x98>)
 8001144:	f002 fd2a 	bl	8003b9c <HAL_TIM_Base_Init>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800114e:	f000 f935 	bl	80013bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001156:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	4619      	mov	r1, r3
 800115e:	480d      	ldr	r0, [pc, #52]	; (8001194 <MX_TIM2_Init+0x98>)
 8001160:	f002 fe7a 	bl	8003e58 <HAL_TIM_ConfigClockSource>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800116a:	f000 f927 	bl	80013bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	4619      	mov	r1, r3
 800117a:	4806      	ldr	r0, [pc, #24]	; (8001194 <MX_TIM2_Init+0x98>)
 800117c:	f003 f868 	bl	8004250 <HAL_TIMEx_MasterConfigSynchronization>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001186:	f000 f919 	bl	80013bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800118a:	bf00      	nop
 800118c:	3720      	adds	r7, #32
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	2000025c 	.word	0x2000025c

08001198 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119e:	1d3b      	adds	r3, r7, #4
 80011a0:	2200      	movs	r2, #0
 80011a2:	601a      	str	r2, [r3, #0]
 80011a4:	605a      	str	r2, [r3, #4]
 80011a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <MX_TIM6_Init+0x64>)
 80011aa:	4a15      	ldr	r2, [pc, #84]	; (8001200 <MX_TIM6_Init+0x68>)
 80011ac:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = (32)-1;
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <MX_TIM6_Init+0x64>)
 80011b0:	221f      	movs	r2, #31
 80011b2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <MX_TIM6_Init+0x64>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = (10*1000)-1;
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <MX_TIM6_Init+0x64>)
 80011bc:	f242 720f 	movw	r2, #9999	; 0x270f
 80011c0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c2:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <MX_TIM6_Init+0x64>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <MX_TIM6_Init+0x64>)
 80011ca:	f002 fce7 	bl	8003b9c <HAL_TIM_Base_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80011d4:	f000 f8f2 	bl	80013bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80011e0:	1d3b      	adds	r3, r7, #4
 80011e2:	4619      	mov	r1, r3
 80011e4:	4805      	ldr	r0, [pc, #20]	; (80011fc <MX_TIM6_Init+0x64>)
 80011e6:	f003 f833 	bl	8004250 <HAL_TIMEx_MasterConfigSynchronization>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80011f0:	f000 f8e4 	bl	80013bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80011f4:	bf00      	nop
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	200002a8 	.word	0x200002a8
 8001200:	40001000 	.word	0x40001000

08001204 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001208:	4b14      	ldr	r3, [pc, #80]	; (800125c <MX_USART2_UART_Init+0x58>)
 800120a:	4a15      	ldr	r2, [pc, #84]	; (8001260 <MX_USART2_UART_Init+0x5c>)
 800120c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b11      	ldr	r3, [pc, #68]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b0f      	ldr	r3, [pc, #60]	; (800125c <MX_USART2_UART_Init+0x58>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b0c      	ldr	r3, [pc, #48]	; (800125c <MX_USART2_UART_Init+0x58>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b0b      	ldr	r3, [pc, #44]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123a:	4b08      	ldr	r3, [pc, #32]	; (800125c <MX_USART2_UART_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001242:	2200      	movs	r2, #0
 8001244:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001246:	4805      	ldr	r0, [pc, #20]	; (800125c <MX_USART2_UART_Init+0x58>)
 8001248:	f003 f886 	bl	8004358 <HAL_UART_Init>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001252:	f000 f8b3 	bl	80013bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001256:	bf00      	nop
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	200002f4 	.word	0x200002f4
 8001260:	40004400 	.word	0x40004400

08001264 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b088      	sub	sp, #32
 8001268:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
 8001278:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127a:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <MX_GPIO_Init+0x90>)
 800127c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800127e:	4a1d      	ldr	r2, [pc, #116]	; (80012f4 <MX_GPIO_Init+0x90>)
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001286:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <MX_GPIO_Init+0x90>)
 8001288:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128a:	f003 0301 	and.w	r3, r3, #1
 800128e:	60bb      	str	r3, [r7, #8]
 8001290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <MX_GPIO_Init+0x90>)
 8001294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001296:	4a17      	ldr	r2, [pc, #92]	; (80012f4 <MX_GPIO_Init+0x90>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129e:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <MX_GPIO_Init+0x90>)
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|ADC_CS_Pin, GPIO_PIN_RESET);
 80012aa:	2200      	movs	r2, #0
 80012ac:	21c0      	movs	r1, #192	; 0xc0
 80012ae:	4812      	ldr	r0, [pc, #72]	; (80012f8 <MX_GPIO_Init+0x94>)
 80012b0:	f000 feb2 	bl	8002018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012b4:	2302      	movs	r3, #2
 80012b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80012b8:	230b      	movs	r3, #11
 80012ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c0:	f107 030c 	add.w	r3, r7, #12
 80012c4:	4619      	mov	r1, r3
 80012c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ca:	f000 fd3b 	bl	8001d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin ADC_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|ADC_CS_Pin;
 80012ce:	23c0      	movs	r3, #192	; 0xc0
 80012d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	4619      	mov	r1, r3
 80012e4:	4804      	ldr	r0, [pc, #16]	; (80012f8 <MX_GPIO_Init+0x94>)
 80012e6:	f000 fd2d 	bl	8001d44 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012ea:	bf00      	nop
 80012ec:	3720      	adds	r7, #32
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000
 80012f8:	48000400 	.word	0x48000400

080012fc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b087      	sub	sp, #28
 8001300:	af04      	add	r7, sp, #16
 8001302:	6078      	str	r0, [r7, #4]




	// Check which version of the timer triggered this callback and toggle LED
	if (htim == &htim6)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	4a23      	ldr	r2, [pc, #140]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d13e      	bne.n	800138a <HAL_TIM_PeriodElapsedCallback+0x8e>
//		start_tim = TIM2->CNT;
//		end_tim = TIM2->CNT;
//		myprintf("Execution time = %i us\r\n", end_tim - start_tim);

		// measure ADC value
		if (MCP3204_convert(&hspi1, GPIOB, GPIO_PIN_7, singleEnded, CH0, &ad_MCP3204, msg))
 800130c:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800130e:	9302      	str	r3, [sp, #8]
 8001310:	4b22      	ldr	r3, [pc, #136]	; (800139c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	2300      	movs	r3, #0
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2300      	movs	r3, #0
 800131a:	2280      	movs	r2, #128	; 0x80
 800131c:	4920      	ldr	r1, [pc, #128]	; (80013a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800131e:	4821      	ldr	r0, [pc, #132]	; (80013a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001320:	f000 f852 	bl	80013c8 <MCP3204_convert>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d006      	beq.n	8001338 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				myprintf("Error during conversion.\n");
 800132a:	481f      	ldr	r0, [pc, #124]	; (80013a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800132c:	f7ff fdba 	bl	8000ea4 <myprintf>
				myprintf("%s\n",msg);
 8001330:	4919      	ldr	r1, [pc, #100]	; (8001398 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001332:	481e      	ldr	r0, [pc, #120]	; (80013ac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001334:	f7ff fdb6 	bl	8000ea4 <myprintf>

			}

		// bugfixing msg
		myprintf("Time: %ld,	Data: %.3lf\n\r", TIM2->CNT, MCP3204_analogValue(ad_MCP3204));
 8001338:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800133c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001340:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001344:	f000 f8e6 	bl	8001514 <MCP3204_analogValue>
 8001348:	ee10 3a10 	vmov	r3, s0
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff f8fb 	bl	8000548 <__aeabi_f2d>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4621      	mov	r1, r4
 8001358:	4815      	ldr	r0, [pc, #84]	; (80013b0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800135a:	f7ff fda3 	bl	8000ea4 <myprintf>

		//write data to file
		sprintf(buffer, "%ld,	Data: %lf\n\r", TIM2->CNT, MCP3204_analogValue(ad_MCP3204));
 800135e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001362:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8001364:	4b0d      	ldr	r3, [pc, #52]	; (800139c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001366:	e893 0003 	ldmia.w	r3, {r0, r1}
 800136a:	f000 f8d3 	bl	8001514 <MCP3204_analogValue>
 800136e:	ee10 3a10 	vmov	r3, s0
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f8e8 	bl	8000548 <__aeabi_f2d>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	e9cd 2300 	strd	r2, r3, [sp]
 8001380:	4622      	mov	r2, r4
 8001382:	490c      	ldr	r1, [pc, #48]	; (80013b4 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001384:	480c      	ldr	r0, [pc, #48]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001386:	f004 fa2f 	bl	80057e8 <siprintf>
	}
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	bd90      	pop	{r4, r7, pc}
 8001392:	bf00      	nop
 8001394:	200002a8 	.word	0x200002a8
 8001398:	200004d4 	.word	0x200004d4
 800139c:	20000000 	.word	0x20000000
 80013a0:	48000400 	.word	0x48000400
 80013a4:	200001f8 	.word	0x200001f8
 80013a8:	08007b58 	.word	0x08007b58
 80013ac:	08007b74 	.word	0x08007b74
 80013b0:	08007b78 	.word	0x08007b78
 80013b4:	08007b94 	.word	0x08007b94
 80013b8:	2000050c 	.word	0x2000050c

080013bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c0:	b672      	cpsid	i
}
 80013c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <Error_Handler+0x8>
	...

080013c8 <MCP3204_convert>:
/*
 * Start the AD conversion process and read the digital value
 * of the analog signal from MCP3204.
 */
int MCP3204_convert(SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, inputChannelMode channelMode, inputChannel channel, MCP3204 *ad,char *msg)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	; 0x28
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	4611      	mov	r1, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	460b      	mov	r3, r1
 80013d8:	80fb      	strh	r3, [r7, #6]
 80013da:	4613      	mov	r3, r2
 80013dc:	717b      	strb	r3, [r7, #5]
	// Cycle ADC (recommended in datasheet)
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80013de:	88fb      	ldrh	r3, [r7, #6]
 80013e0:	2201      	movs	r2, #1
 80013e2:	4619      	mov	r1, r3
 80013e4:	68b8      	ldr	r0, [r7, #8]
 80013e6:	f000 fe17 	bl	8002018 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	2200      	movs	r2, #0
 80013ee:	4619      	mov	r1, r3
 80013f0:	68b8      	ldr	r0, [r7, #8]
 80013f2:	f000 fe11 	bl	8002018 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	2201      	movs	r2, #1
 80013fa:	4619      	mov	r1, r3
 80013fc:	68b8      	ldr	r0, [r7, #8]
 80013fe:	f000 fe0b 	bl	8002018 <HAL_GPIO_WritePin>

	unsigned char tx[3] = "";
 8001402:	4b42      	ldr	r3, [pc, #264]	; (800150c <MCP3204_convert+0x144>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	763b      	strb	r3, [r7, #24]
 8001408:	f107 0319 	add.w	r3, r7, #25
 800140c:	2200      	movs	r2, #0
 800140e:	801a      	strh	r2, [r3, #0]
	unsigned char rx[3] = "";
 8001410:	4b3e      	ldr	r3, [pc, #248]	; (800150c <MCP3204_convert+0x144>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	753b      	strb	r3, [r7, #20]
 8001416:	f107 0315 	add.w	r3, r7, #21
 800141a:	2200      	movs	r2, #0
 800141c:	801a      	strh	r2, [r3, #0]

	/* set the start bit */
	tx[0] |= START_BIT;
 800141e:	7e3b      	ldrb	r3, [r7, #24]
 8001420:	f043 0304 	orr.w	r3, r3, #4
 8001424:	b2db      	uxtb	r3, r3
 8001426:	763b      	strb	r3, [r7, #24]

	/* define the channel input mode */
	if (channelMode==singleEnded)
 8001428:	797b      	ldrb	r3, [r7, #5]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d104      	bne.n	8001438 <MCP3204_convert+0x70>
		tx[0] |= SINGLE_ENDED;
 800142e:	7e3b      	ldrb	r3, [r7, #24]
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	b2db      	uxtb	r3, r3
 8001436:	763b      	strb	r3, [r7, #24]
	if (channelMode==differential)
 8001438:	797b      	ldrb	r3, [r7, #5]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d104      	bne.n	8001448 <MCP3204_convert+0x80>
		tx[0] &= DIFFERENTIAL;
 800143e:	7e3b      	ldrb	r3, [r7, #24]
 8001440:	f023 0304 	bic.w	r3, r3, #4
 8001444:	b2db      	uxtb	r3, r3
 8001446:	763b      	strb	r3, [r7, #24]

	/* set the input channel/pair */
	// Remains unchanged from original library, may require changing
	switch(channel)
 8001448:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800144c:	2b07      	cmp	r3, #7
 800144e:	d828      	bhi.n	80014a2 <MCP3204_convert+0xda>
 8001450:	a201      	add	r2, pc, #4	; (adr r2, 8001458 <MCP3204_convert+0x90>)
 8001452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001456:	bf00      	nop
 8001458:	08001479 	.word	0x08001479
 800145c:	0800147f 	.word	0x0800147f
 8001460:	0800148b 	.word	0x0800148b
 8001464:	08001497 	.word	0x08001497
 8001468:	08001479 	.word	0x08001479
 800146c:	0800147f 	.word	0x0800147f
 8001470:	0800148b 	.word	0x0800148b
 8001474:	08001497 	.word	0x08001497
	{
		case CH0:
		case CH01:
			tx[1] |= CH_0;
 8001478:	7e7b      	ldrb	r3, [r7, #25]
 800147a:	767b      	strb	r3, [r7, #25]
			break;
 800147c:	e011      	b.n	80014a2 <MCP3204_convert+0xda>
		case CH1:
		case CH10:
			tx[1] |= CH_1;
 800147e:	7e7b      	ldrb	r3, [r7, #25]
 8001480:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001484:	b2db      	uxtb	r3, r3
 8001486:	767b      	strb	r3, [r7, #25]
			break;
 8001488:	e00b      	b.n	80014a2 <MCP3204_convert+0xda>
		case CH2:
		case CH23:
			tx[1] |= CH_2;
 800148a:	7e7b      	ldrb	r3, [r7, #25]
 800148c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001490:	b2db      	uxtb	r3, r3
 8001492:	767b      	strb	r3, [r7, #25]
			break;
 8001494:	e005      	b.n	80014a2 <MCP3204_convert+0xda>
		case CH3:
		case CH32:
			tx[1] |= CH_3;
 8001496:	7e7b      	ldrb	r3, [r7, #25]
 8001498:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800149c:	b2db      	uxtb	r3, r3
 800149e:	767b      	strb	r3, [r7, #25]
			break;
 80014a0:	bf00      	nop
	}

	// transmit and receive messages tx and rx respectively
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	2200      	movs	r2, #0
 80014a6:	4619      	mov	r1, r3
 80014a8:	68b8      	ldr	r0, [r7, #8]
 80014aa:	f000 fdb5 	bl	8002018 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspi, tx, rx, 6, 100);
 80014ae:	f107 0214 	add.w	r2, r7, #20
 80014b2:	f107 0118 	add.w	r1, r7, #24
 80014b6:	2364      	movs	r3, #100	; 0x64
 80014b8:	9300      	str	r3, [sp, #0]
 80014ba:	2306      	movs	r3, #6
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f001 ffea 	bl	8003496 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80014c2:	88fb      	ldrh	r3, [r7, #6]
 80014c4:	2201      	movs	r2, #1
 80014c6:	4619      	mov	r1, r3
 80014c8:	68b8      	ldr	r0, [r7, #8]
 80014ca:	f000 fda5 	bl	8002018 <HAL_GPIO_WritePin>

	// recorded bites of importance are 4 LSB of rx[1] and all of rx[2]
	// remove 4 msb from rx[1]
	rx[1] &= 0x0F;
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	f003 030f 	and.w	r3, r3, #15
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	757b      	strb	r3, [r7, #21]
	uint16_t data = rx[1];
 80014d8:	7d7b      	ldrb	r3, [r7, #21]
 80014da:	83fb      	strh	r3, [r7, #30]
	data <<= 8;
 80014dc:	8bfb      	ldrh	r3, [r7, #30]
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	83fb      	strh	r3, [r7, #30]
	data |= rx[2];
 80014e2:	7dbb      	ldrb	r3, [r7, #22]
 80014e4:	b29a      	uxth	r2, r3
 80014e6:	8bfb      	ldrh	r3, [r7, #30]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	83fb      	strh	r3, [r7, #30]

	// record to adc struct
	ad->digitalValue = data;
 80014ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014ee:	8bfa      	ldrh	r2, [r7, #30]
 80014f0:	801a      	strh	r2, [r3, #0]

	// bugfixing message
	sprintf(msg, "tx: %X, rx: %hX \n\r", tx[0], ad->digitalValue);
 80014f2:	7e3b      	ldrb	r3, [r7, #24]
 80014f4:	461a      	mov	r2, r3
 80014f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	4905      	ldr	r1, [pc, #20]	; (8001510 <MCP3204_convert+0x148>)
 80014fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014fe:	f004 f973 	bl	80057e8 <siprintf>

	return 0;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3720      	adds	r7, #32
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	08007bbc 	.word	0x08007bbc
 8001510:	08007ba8 	.word	0x08007ba8

08001514 <MCP3204_analogValue>:

/*
 * The function calculates the value of the analog input.
 */
float MCP3204_analogValue(MCP3204 ad)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	463b      	mov	r3, r7
 800151c:	e883 0003 	stmia.w	r3, {r0, r1}
	return (ad.digitalValue*ad.referenceVoltage)/4096;
 8001520:	883b      	ldrh	r3, [r7, #0]
 8001522:	ee07 3a90 	vmov	s15, r3
 8001526:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800152a:	edd7 7a01 	vldr	s15, [r7, #4]
 800152e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001532:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800154c <MCP3204_analogValue+0x38>
 8001536:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800153a:	eef0 7a66 	vmov.f32	s15, s13
}
 800153e:	eeb0 0a67 	vmov.f32	s0, s15
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr
 800154c:	45800000 	.word	0x45800000

08001550 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001556:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <HAL_MspInit+0x44>)
 8001558:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800155a:	4a0e      	ldr	r2, [pc, #56]	; (8001594 <HAL_MspInit+0x44>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6613      	str	r3, [r2, #96]	; 0x60
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <HAL_MspInit+0x44>)
 8001564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_MspInit+0x44>)
 8001570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001572:	4a08      	ldr	r2, [pc, #32]	; (8001594 <HAL_MspInit+0x44>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001578:	6593      	str	r3, [r2, #88]	; 0x58
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <HAL_MspInit+0x44>)
 800157c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40021000 	.word	0x40021000

08001598 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	; 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_SPI_MspInit+0x7c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d128      	bne.n	800160c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015be:	4a16      	ldr	r2, [pc, #88]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015c4:	6613      	str	r3, [r2, #96]	; 0x60
 80015c6:	4b14      	ldr	r3, [pc, #80]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d6:	4a10      	ldr	r2, [pc, #64]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <HAL_SPI_MspInit+0x80>)
 80015e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80015ea:	23e0      	movs	r3, #224	; 0xe0
 80015ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ee:	2302      	movs	r3, #2
 80015f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f6:	2303      	movs	r3, #3
 80015f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015fa:	2305      	movs	r3, #5
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001608:	f000 fb9c 	bl	8001d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800160c:	bf00      	nop
 800160e:	3728      	adds	r7, #40	; 0x28
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40013000 	.word	0x40013000
 8001618:	40021000 	.word	0x40021000

0800161c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800162c:	d114      	bne.n	8001658 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800162e:	4b19      	ldr	r3, [pc, #100]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001630:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001632:	4a18      	ldr	r2, [pc, #96]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6593      	str	r3, [r2, #88]	; 0x58
 800163a:	4b16      	ldr	r3, [pc, #88]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 800163c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	2100      	movs	r1, #0
 800164a:	201c      	movs	r0, #28
 800164c:	f000 fb43 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001650:	201c      	movs	r0, #28
 8001652:	f000 fb5c 	bl	8001d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001656:	e018      	b.n	800168a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM6)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_TIM_Base_MspInit+0x7c>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d113      	bne.n	800168a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001666:	4a0b      	ldr	r2, [pc, #44]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001668:	f043 0310 	orr.w	r3, r3, #16
 800166c:	6593      	str	r3, [r2, #88]	; 0x58
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <HAL_TIM_Base_MspInit+0x78>)
 8001670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001672:	f003 0310 	and.w	r3, r3, #16
 8001676:	60bb      	str	r3, [r7, #8]
 8001678:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	2036      	movs	r0, #54	; 0x36
 8001680:	f000 fb29 	bl	8001cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001684:	2036      	movs	r0, #54	; 0x36
 8001686:	f000 fb42 	bl	8001d0e <HAL_NVIC_EnableIRQ>
}
 800168a:	bf00      	nop
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000
 8001698:	40001000 	.word	0x40001000

0800169c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b09e      	sub	sp, #120	; 0x78
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	2254      	movs	r2, #84	; 0x54
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f004 f92f 	bl	8005920 <memset>
  if(huart->Instance==USART2)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a28      	ldr	r2, [pc, #160]	; (8001768 <HAL_UART_MspInit+0xcc>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d148      	bne.n	800175e <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016cc:	2302      	movs	r3, #2
 80016ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 fb51 	bl	8002d80 <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016e4:	f7ff fe6a 	bl	80013bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016e8:	4b20      	ldr	r3, [pc, #128]	; (800176c <HAL_UART_MspInit+0xd0>)
 80016ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ec:	4a1f      	ldr	r2, [pc, #124]	; (800176c <HAL_UART_MspInit+0xd0>)
 80016ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f2:	6593      	str	r3, [r2, #88]	; 0x58
 80016f4:	4b1d      	ldr	r3, [pc, #116]	; (800176c <HAL_UART_MspInit+0xd0>)
 80016f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001700:	4b1a      	ldr	r3, [pc, #104]	; (800176c <HAL_UART_MspInit+0xd0>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001704:	4a19      	ldr	r2, [pc, #100]	; (800176c <HAL_UART_MspInit+0xd0>)
 8001706:	f043 0301 	orr.w	r3, r3, #1
 800170a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170c:	4b17      	ldr	r3, [pc, #92]	; (800176c <HAL_UART_MspInit+0xd0>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	f003 0301 	and.w	r3, r3, #1
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001718:	2304      	movs	r3, #4
 800171a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001724:	2303      	movs	r3, #3
 8001726:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001728:	2307      	movs	r3, #7
 800172a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001730:	4619      	mov	r1, r3
 8001732:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001736:	f000 fb05 	bl	8001d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800173a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800173e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2302      	movs	r3, #2
 8001742:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001748:	2303      	movs	r3, #3
 800174a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800174c:	2303      	movs	r3, #3
 800174e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001750:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001754:	4619      	mov	r1, r3
 8001756:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800175a:	f000 faf3 	bl	8001d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800175e:	bf00      	nop
 8001760:	3778      	adds	r7, #120	; 0x78
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40004400 	.word	0x40004400
 800176c:	40021000 	.word	0x40021000

08001770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001774:	e7fe      	b.n	8001774 <NMI_Handler+0x4>

08001776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177a:	e7fe      	b.n	800177a <HardFault_Handler+0x4>

0800177c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <MemManage_Handler+0x4>

08001782 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001786:	e7fe      	b.n	8001786 <BusFault_Handler+0x4>

08001788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800178c:	e7fe      	b.n	800178c <UsageFault_Handler+0x4>

0800178e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017bc:	f000 f96c 	bl	8001a98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <TIM2_IRQHandler+0x10>)
 80017ca:	f002 fa3e 	bl	8003c4a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000025c 	.word	0x2000025c

080017d8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017dc:	4802      	ldr	r0, [pc, #8]	; (80017e8 <TIM6_DAC_IRQHandler+0x10>)
 80017de:	f002 fa34 	bl	8003c4a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	200002a8 	.word	0x200002a8

080017ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  return 1;
 80017f0:	2301      	movs	r3, #1
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <_kill>:

int _kill(int pid, int sig)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001806:	f004 f8dd 	bl	80059c4 <__errno>
 800180a:	4603      	mov	r3, r0
 800180c:	2216      	movs	r2, #22
 800180e:	601a      	str	r2, [r3, #0]
  return -1;
 8001810:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001814:	4618      	mov	r0, r3
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <_exit>:

void _exit (int status)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001824:	f04f 31ff 	mov.w	r1, #4294967295
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff ffe7 	bl	80017fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800182e:	e7fe      	b.n	800182e <_exit+0x12>

08001830 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]
 8001840:	e00a      	b.n	8001858 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001842:	f3af 8000 	nop.w
 8001846:	4601      	mov	r1, r0
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	60ba      	str	r2, [r7, #8]
 800184e:	b2ca      	uxtb	r2, r1
 8001850:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	3301      	adds	r3, #1
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	429a      	cmp	r2, r3
 800185e:	dbf0      	blt.n	8001842 <_read+0x12>
  }

  return len;
 8001860:	687b      	ldr	r3, [r7, #4]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3718      	adds	r7, #24
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	e009      	b.n	8001890 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	60ba      	str	r2, [r7, #8]
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	3301      	adds	r3, #1
 800188e:	617b      	str	r3, [r7, #20]
 8001890:	697a      	ldr	r2, [r7, #20]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	429a      	cmp	r2, r3
 8001896:	dbf1      	blt.n	800187c <_write+0x12>
  }
  return len;
 8001898:	687b      	ldr	r3, [r7, #4]
}
 800189a:	4618      	mov	r0, r3
 800189c:	3718      	adds	r7, #24
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <_close>:

int _close(int file)
{
 80018a2:	b480      	push	{r7}
 80018a4:	b083      	sub	sp, #12
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr

080018ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
 80018c2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ca:	605a      	str	r2, [r3, #4]
  return 0;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr

080018da <_isatty>:

int _isatty(int file)
{
 80018da:	b480      	push	{r7}
 80018dc:	b083      	sub	sp, #12
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
	...

0800190c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001914:	4a14      	ldr	r2, [pc, #80]	; (8001968 <_sbrk+0x5c>)
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <_sbrk+0x60>)
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001920:	4b13      	ldr	r3, [pc, #76]	; (8001970 <_sbrk+0x64>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d102      	bne.n	800192e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001928:	4b11      	ldr	r3, [pc, #68]	; (8001970 <_sbrk+0x64>)
 800192a:	4a12      	ldr	r2, [pc, #72]	; (8001974 <_sbrk+0x68>)
 800192c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192e:	4b10      	ldr	r3, [pc, #64]	; (8001970 <_sbrk+0x64>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4413      	add	r3, r2
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	429a      	cmp	r2, r3
 800193a:	d207      	bcs.n	800194c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800193c:	f004 f842 	bl	80059c4 <__errno>
 8001940:	4603      	mov	r3, r0
 8001942:	220c      	movs	r2, #12
 8001944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001946:	f04f 33ff 	mov.w	r3, #4294967295
 800194a:	e009      	b.n	8001960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800194c:	4b08      	ldr	r3, [pc, #32]	; (8001970 <_sbrk+0x64>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001952:	4b07      	ldr	r3, [pc, #28]	; (8001970 <_sbrk+0x64>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4413      	add	r3, r2
 800195a:	4a05      	ldr	r2, [pc, #20]	; (8001970 <_sbrk+0x64>)
 800195c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195e:	68fb      	ldr	r3, [r7, #12]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3718      	adds	r7, #24
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20010000 	.word	0x20010000
 800196c:	00000400 	.word	0x00000400
 8001970:	2000052c 	.word	0x2000052c
 8001974:	20000680 	.word	0x20000680

08001978 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800197c:	4b06      	ldr	r3, [pc, #24]	; (8001998 <SystemInit+0x20>)
 800197e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001982:	4a05      	ldr	r2, [pc, #20]	; (8001998 <SystemInit+0x20>)
 8001984:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001988:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000ed00 	.word	0xe000ed00

0800199c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800199c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019a0:	f7ff ffea 	bl	8001978 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a4:	480c      	ldr	r0, [pc, #48]	; (80019d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80019a6:	490d      	ldr	r1, [pc, #52]	; (80019dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80019a8:	4a0d      	ldr	r2, [pc, #52]	; (80019e0 <LoopForever+0xe>)
  movs r3, #0
 80019aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ac:	e002      	b.n	80019b4 <LoopCopyDataInit>

080019ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019b2:	3304      	adds	r3, #4

080019b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b8:	d3f9      	bcc.n	80019ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ba:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019bc:	4c0a      	ldr	r4, [pc, #40]	; (80019e8 <LoopForever+0x16>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c0:	e001      	b.n	80019c6 <LoopFillZerobss>

080019c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c4:	3204      	adds	r2, #4

080019c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c8:	d3fb      	bcc.n	80019c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ca:	f004 f801 	bl	80059d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019ce:	f7ff fa8f 	bl	8000ef0 <main>

080019d2 <LoopForever>:

LoopForever:
    b LoopForever
 80019d2:	e7fe      	b.n	80019d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019d4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80019d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80019e0:	08007f8c 	.word	0x08007f8c
  ldr r2, =_sbss
 80019e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80019e8:	20000680 	.word	0x20000680

080019ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019ec:	e7fe      	b.n	80019ec <ADC1_IRQHandler>

080019ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019f8:	2003      	movs	r0, #3
 80019fa:	f000 f961 	bl	8001cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019fe:	2000      	movs	r0, #0
 8001a00:	f000 f80e 	bl	8001a20 <HAL_InitTick>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d002      	beq.n	8001a10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	71fb      	strb	r3, [r7, #7]
 8001a0e:	e001      	b.n	8001a14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a10:	f7ff fd9e 	bl	8001550 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a14:	79fb      	ldrb	r3, [r7, #7]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a2c:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <HAL_InitTick+0x6c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d023      	beq.n	8001a7c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a34:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <HAL_InitTick+0x70>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b14      	ldr	r3, [pc, #80]	; (8001a8c <HAL_InitTick+0x6c>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f000 f96d 	bl	8001d2a <HAL_SYSTICK_Config>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d10f      	bne.n	8001a76 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b0f      	cmp	r3, #15
 8001a5a:	d809      	bhi.n	8001a70 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	f04f 30ff 	mov.w	r0, #4294967295
 8001a64:	f000 f937 	bl	8001cd6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a68:	4a0a      	ldr	r2, [pc, #40]	; (8001a94 <HAL_InitTick+0x74>)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	e007      	b.n	8001a80 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e004      	b.n	8001a80 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e001      	b.n	8001a80 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000010 	.word	0x20000010
 8001a90:	20000008 	.word	0x20000008
 8001a94:	2000000c 	.word	0x2000000c

08001a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <HAL_IncTick+0x20>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4b06      	ldr	r3, [pc, #24]	; (8001abc <HAL_IncTick+0x24>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4413      	add	r3, r2
 8001aa8:	4a04      	ldr	r2, [pc, #16]	; (8001abc <HAL_IncTick+0x24>)
 8001aaa:	6013      	str	r3, [r2, #0]
}
 8001aac:	bf00      	nop
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	20000010 	.word	0x20000010
 8001abc:	20000530 	.word	0x20000530

08001ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ac4:	4b03      	ldr	r3, [pc, #12]	; (8001ad4 <HAL_GetTick+0x14>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	20000530 	.word	0x20000530

08001ad8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae0:	f7ff ffee 	bl	8001ac0 <HAL_GetTick>
 8001ae4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af0:	d005      	beq.n	8001afe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001af2:	4b0a      	ldr	r3, [pc, #40]	; (8001b1c <HAL_Delay+0x44>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	461a      	mov	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	4413      	add	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001afe:	bf00      	nop
 8001b00:	f7ff ffde 	bl	8001ac0 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d8f7      	bhi.n	8001b00 <HAL_Delay+0x28>
  {
  }
}
 8001b10:	bf00      	nop
 8001b12:	bf00      	nop
 8001b14:	3710      	adds	r7, #16
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	20000010 	.word	0x20000010

08001b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f003 0307 	and.w	r3, r3, #7
 8001b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <__NVIC_SetPriorityGrouping+0x44>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b36:	68ba      	ldr	r2, [r7, #8]
 8001b38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b44:	68bb      	ldr	r3, [r7, #8]
 8001b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b52:	4a04      	ldr	r2, [pc, #16]	; (8001b64 <__NVIC_SetPriorityGrouping+0x44>)
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	60d3      	str	r3, [r2, #12]
}
 8001b58:	bf00      	nop
 8001b5a:	3714      	adds	r7, #20
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b6c:	4b04      	ldr	r3, [pc, #16]	; (8001b80 <__NVIC_GetPriorityGrouping+0x18>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	0a1b      	lsrs	r3, r3, #8
 8001b72:	f003 0307 	and.w	r3, r3, #7
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	db0b      	blt.n	8001bae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b96:	79fb      	ldrb	r3, [r7, #7]
 8001b98:	f003 021f 	and.w	r2, r3, #31
 8001b9c:	4907      	ldr	r1, [pc, #28]	; (8001bbc <__NVIC_EnableIRQ+0x38>)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	095b      	lsrs	r3, r3, #5
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8001baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000e100 	.word	0xe000e100

08001bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	6039      	str	r1, [r7, #0]
 8001bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	db0a      	blt.n	8001bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	490c      	ldr	r1, [pc, #48]	; (8001c0c <__NVIC_SetPriority+0x4c>)
 8001bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bde:	0112      	lsls	r2, r2, #4
 8001be0:	b2d2      	uxtb	r2, r2
 8001be2:	440b      	add	r3, r1
 8001be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001be8:	e00a      	b.n	8001c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	4908      	ldr	r1, [pc, #32]	; (8001c10 <__NVIC_SetPriority+0x50>)
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	f003 030f 	and.w	r3, r3, #15
 8001bf6:	3b04      	subs	r3, #4
 8001bf8:	0112      	lsls	r2, r2, #4
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	440b      	add	r3, r1
 8001bfe:	761a      	strb	r2, [r3, #24]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	e000e100 	.word	0xe000e100
 8001c10:	e000ed00 	.word	0xe000ed00

08001c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b089      	sub	sp, #36	; 0x24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	f1c3 0307 	rsb	r3, r3, #7
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	bf28      	it	cs
 8001c32:	2304      	movcs	r3, #4
 8001c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	3304      	adds	r3, #4
 8001c3a:	2b06      	cmp	r3, #6
 8001c3c:	d902      	bls.n	8001c44 <NVIC_EncodePriority+0x30>
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3b03      	subs	r3, #3
 8001c42:	e000      	b.n	8001c46 <NVIC_EncodePriority+0x32>
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c48:	f04f 32ff 	mov.w	r2, #4294967295
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43da      	mvns	r2, r3
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	401a      	ands	r2, r3
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	43d9      	mvns	r1, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	4313      	orrs	r3, r2
         );
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3724      	adds	r7, #36	; 0x24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	3b01      	subs	r3, #1
 8001c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c8c:	d301      	bcc.n	8001c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e00f      	b.n	8001cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c92:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <SysTick_Config+0x40>)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c9a:	210f      	movs	r1, #15
 8001c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca0:	f7ff ff8e 	bl	8001bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <SysTick_Config+0x40>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001caa:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <SysTick_Config+0x40>)
 8001cac:	2207      	movs	r2, #7
 8001cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	e000e010 	.word	0xe000e010

08001cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff ff29 	bl	8001b20 <__NVIC_SetPriorityGrouping>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b086      	sub	sp, #24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	4603      	mov	r3, r0
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ce8:	f7ff ff3e 	bl	8001b68 <__NVIC_GetPriorityGrouping>
 8001cec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68b9      	ldr	r1, [r7, #8]
 8001cf2:	6978      	ldr	r0, [r7, #20]
 8001cf4:	f7ff ff8e 	bl	8001c14 <NVIC_EncodePriority>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff5d 	bl	8001bc0 <__NVIC_SetPriority>
}
 8001d06:	bf00      	nop
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	4603      	mov	r3, r0
 8001d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff31 	bl	8001b84 <__NVIC_EnableIRQ>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ffa2 	bl	8001c7c <SysTick_Config>
 8001d38:	4603      	mov	r3, r0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b087      	sub	sp, #28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d52:	e148      	b.n	8001fe6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	2101      	movs	r1, #1
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d60:	4013      	ands	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 813a 	beq.w	8001fe0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d005      	beq.n	8001d84 <HAL_GPIO_Init+0x40>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 0303 	and.w	r3, r3, #3
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d130      	bne.n	8001de6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	2203      	movs	r2, #3
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	693a      	ldr	r2, [r7, #16]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dba:	2201      	movs	r2, #1
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	091b      	lsrs	r3, r3, #4
 8001dd0:	f003 0201 	and.w	r2, r3, #1
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f003 0303 	and.w	r3, r3, #3
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d017      	beq.n	8001e22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	2203      	movs	r2, #3
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	43db      	mvns	r3, r3
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	4013      	ands	r3, r2
 8001e08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d123      	bne.n	8001e76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	08da      	lsrs	r2, r3, #3
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3208      	adds	r2, #8
 8001e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	220f      	movs	r2, #15
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	691a      	ldr	r2, [r3, #16]
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	08da      	lsrs	r2, r3, #3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3208      	adds	r2, #8
 8001e70:	6939      	ldr	r1, [r7, #16]
 8001e72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	2203      	movs	r2, #3
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0203 	and.w	r2, r3, #3
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 8094 	beq.w	8001fe0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eb8:	4b52      	ldr	r3, [pc, #328]	; (8002004 <HAL_GPIO_Init+0x2c0>)
 8001eba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ebc:	4a51      	ldr	r2, [pc, #324]	; (8002004 <HAL_GPIO_Init+0x2c0>)
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	6613      	str	r3, [r2, #96]	; 0x60
 8001ec4:	4b4f      	ldr	r3, [pc, #316]	; (8002004 <HAL_GPIO_Init+0x2c0>)
 8001ec6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ec8:	f003 0301 	and.w	r3, r3, #1
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ed0:	4a4d      	ldr	r2, [pc, #308]	; (8002008 <HAL_GPIO_Init+0x2c4>)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	089b      	lsrs	r3, r3, #2
 8001ed6:	3302      	adds	r3, #2
 8001ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001edc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	220f      	movs	r2, #15
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001efa:	d00d      	beq.n	8001f18 <HAL_GPIO_Init+0x1d4>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a43      	ldr	r2, [pc, #268]	; (800200c <HAL_GPIO_Init+0x2c8>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d007      	beq.n	8001f14 <HAL_GPIO_Init+0x1d0>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a42      	ldr	r2, [pc, #264]	; (8002010 <HAL_GPIO_Init+0x2cc>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d101      	bne.n	8001f10 <HAL_GPIO_Init+0x1cc>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	e004      	b.n	8001f1a <HAL_GPIO_Init+0x1d6>
 8001f10:	2307      	movs	r3, #7
 8001f12:	e002      	b.n	8001f1a <HAL_GPIO_Init+0x1d6>
 8001f14:	2301      	movs	r3, #1
 8001f16:	e000      	b.n	8001f1a <HAL_GPIO_Init+0x1d6>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	697a      	ldr	r2, [r7, #20]
 8001f1c:	f002 0203 	and.w	r2, r2, #3
 8001f20:	0092      	lsls	r2, r2, #2
 8001f22:	4093      	lsls	r3, r2
 8001f24:	693a      	ldr	r2, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f2a:	4937      	ldr	r1, [pc, #220]	; (8002008 <HAL_GPIO_Init+0x2c4>)
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	089b      	lsrs	r3, r3, #2
 8001f30:	3302      	adds	r3, #2
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f38:	4b36      	ldr	r3, [pc, #216]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f5c:	4a2d      	ldr	r2, [pc, #180]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f62:	4b2c      	ldr	r3, [pc, #176]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f86:	4a23      	ldr	r2, [pc, #140]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f8c:	4b21      	ldr	r3, [pc, #132]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001fb0:	4a18      	ldr	r2, [pc, #96]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001fb6:	4b17      	ldr	r3, [pc, #92]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	43db      	mvns	r3, r3
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fda:	4a0e      	ldr	r2, [pc, #56]	; (8002014 <HAL_GPIO_Init+0x2d0>)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	fa22 f303 	lsr.w	r3, r2, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f47f aeaf 	bne.w	8001d54 <HAL_GPIO_Init+0x10>
  }
}
 8001ff6:	bf00      	nop
 8001ff8:	bf00      	nop
 8001ffa:	371c      	adds	r7, #28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	40021000 	.word	0x40021000
 8002008:	40010000 	.word	0x40010000
 800200c:	48000400 	.word	0x48000400
 8002010:	48000800 	.word	0x48000800
 8002014:	40010400 	.word	0x40010400

08002018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	807b      	strh	r3, [r7, #2]
 8002024:	4613      	mov	r3, r2
 8002026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002028:	787b      	ldrb	r3, [r7, #1]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800202e:	887a      	ldrh	r2, [r7, #2]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002034:	e002      	b.n	800203c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002036:	887a      	ldrh	r2, [r7, #2]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <HAL_PWREx_GetVoltageRange+0x18>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002054:	4618      	mov	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	40007000 	.word	0x40007000

08002064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002072:	d130      	bne.n	80020d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002074:	4b23      	ldr	r3, [pc, #140]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800207c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002080:	d038      	beq.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002082:	4b20      	ldr	r3, [pc, #128]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800208a:	4a1e      	ldr	r2, [pc, #120]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800208c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002090:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002092:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2232      	movs	r2, #50	; 0x32
 8002098:	fb02 f303 	mul.w	r3, r2, r3
 800209c:	4a1b      	ldr	r2, [pc, #108]	; (800210c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800209e:	fba2 2303 	umull	r2, r3, r2, r3
 80020a2:	0c9b      	lsrs	r3, r3, #18
 80020a4:	3301      	adds	r3, #1
 80020a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020a8:	e002      	b.n	80020b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020b0:	4b14      	ldr	r3, [pc, #80]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020bc:	d102      	bne.n	80020c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1f2      	bne.n	80020aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020c4:	4b0f      	ldr	r3, [pc, #60]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020d0:	d110      	bne.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e00f      	b.n	80020f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020d6:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020e2:	d007      	beq.n	80020f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020e4:	4b07      	ldr	r3, [pc, #28]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020ec:	4a05      	ldr	r2, [pc, #20]	; (8002104 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3714      	adds	r7, #20
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	40007000 	.word	0x40007000
 8002108:	20000008 	.word	0x20000008
 800210c:	431bde83 	.word	0x431bde83

08002110 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d102      	bne.n	8002124 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	f000 bc02 	b.w	8002928 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002124:	4b96      	ldr	r3, [pc, #600]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030c 	and.w	r3, r3, #12
 800212c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800212e:	4b94      	ldr	r3, [pc, #592]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	f003 0303 	and.w	r3, r3, #3
 8002136:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0310 	and.w	r3, r3, #16
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80e4 	beq.w	800230e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <HAL_RCC_OscConfig+0x4c>
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	2b0c      	cmp	r3, #12
 8002150:	f040 808b 	bne.w	800226a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	2b01      	cmp	r3, #1
 8002158:	f040 8087 	bne.w	800226a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800215c:	4b88      	ldr	r3, [pc, #544]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d005      	beq.n	8002174 <HAL_RCC_OscConfig+0x64>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	699b      	ldr	r3, [r3, #24]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e3d9      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6a1a      	ldr	r2, [r3, #32]
 8002178:	4b81      	ldr	r3, [pc, #516]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	2b00      	cmp	r3, #0
 8002182:	d004      	beq.n	800218e <HAL_RCC_OscConfig+0x7e>
 8002184:	4b7e      	ldr	r3, [pc, #504]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800218c:	e005      	b.n	800219a <HAL_RCC_OscConfig+0x8a>
 800218e:	4b7c      	ldr	r3, [pc, #496]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002190:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800219a:	4293      	cmp	r3, r2
 800219c:	d223      	bcs.n	80021e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f000 fd8c 	bl	8002cc0 <RCC_SetFlashLatencyFromMSIRange>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e3ba      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021b2:	4b73      	ldr	r3, [pc, #460]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a72      	ldr	r2, [pc, #456]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021b8:	f043 0308 	orr.w	r3, r3, #8
 80021bc:	6013      	str	r3, [r2, #0]
 80021be:	4b70      	ldr	r3, [pc, #448]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	496d      	ldr	r1, [pc, #436]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021cc:	4313      	orrs	r3, r2
 80021ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021d0:	4b6b      	ldr	r3, [pc, #428]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	021b      	lsls	r3, r3, #8
 80021de:	4968      	ldr	r1, [pc, #416]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	604b      	str	r3, [r1, #4]
 80021e4:	e025      	b.n	8002232 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021e6:	4b66      	ldr	r3, [pc, #408]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a65      	ldr	r2, [pc, #404]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021ec:	f043 0308 	orr.w	r3, r3, #8
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	4b63      	ldr	r3, [pc, #396]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a1b      	ldr	r3, [r3, #32]
 80021fe:	4960      	ldr	r1, [pc, #384]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002200:	4313      	orrs	r3, r2
 8002202:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002204:	4b5e      	ldr	r3, [pc, #376]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	021b      	lsls	r3, r3, #8
 8002212:	495b      	ldr	r1, [pc, #364]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d109      	bne.n	8002232 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4618      	mov	r0, r3
 8002224:	f000 fd4c 	bl	8002cc0 <RCC_SetFlashLatencyFromMSIRange>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e37a      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002232:	f000 fc81 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8002236:	4602      	mov	r2, r0
 8002238:	4b51      	ldr	r3, [pc, #324]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	091b      	lsrs	r3, r3, #4
 800223e:	f003 030f 	and.w	r3, r3, #15
 8002242:	4950      	ldr	r1, [pc, #320]	; (8002384 <HAL_RCC_OscConfig+0x274>)
 8002244:	5ccb      	ldrb	r3, [r1, r3]
 8002246:	f003 031f 	and.w	r3, r3, #31
 800224a:	fa22 f303 	lsr.w	r3, r2, r3
 800224e:	4a4e      	ldr	r2, [pc, #312]	; (8002388 <HAL_RCC_OscConfig+0x278>)
 8002250:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002252:	4b4e      	ldr	r3, [pc, #312]	; (800238c <HAL_RCC_OscConfig+0x27c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff fbe2 	bl	8001a20 <HAL_InitTick>
 800225c:	4603      	mov	r3, r0
 800225e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d052      	beq.n	800230c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	e35e      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	699b      	ldr	r3, [r3, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d032      	beq.n	80022d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002272:	4b43      	ldr	r3, [pc, #268]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a42      	ldr	r2, [pc, #264]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800227e:	f7ff fc1f 	bl	8001ac0 <HAL_GetTick>
 8002282:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002284:	e008      	b.n	8002298 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002286:	f7ff fc1b 	bl	8001ac0 <HAL_GetTick>
 800228a:	4602      	mov	r2, r0
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	1ad3      	subs	r3, r2, r3
 8002290:	2b02      	cmp	r3, #2
 8002292:	d901      	bls.n	8002298 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002294:	2303      	movs	r3, #3
 8002296:	e347      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002298:	4b39      	ldr	r3, [pc, #228]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0f0      	beq.n	8002286 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022a4:	4b36      	ldr	r3, [pc, #216]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a35      	ldr	r2, [pc, #212]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022aa:	f043 0308 	orr.w	r3, r3, #8
 80022ae:	6013      	str	r3, [r2, #0]
 80022b0:	4b33      	ldr	r3, [pc, #204]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4930      	ldr	r1, [pc, #192]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80022c2:	4b2f      	ldr	r3, [pc, #188]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	492b      	ldr	r1, [pc, #172]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	604b      	str	r3, [r1, #4]
 80022d6:	e01a      	b.n	800230e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022d8:	4b29      	ldr	r3, [pc, #164]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a28      	ldr	r2, [pc, #160]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022e4:	f7ff fbec 	bl	8001ac0 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022ec:	f7ff fbe8 	bl	8001ac0 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b02      	cmp	r3, #2
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e314      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022fe:	4b20      	ldr	r3, [pc, #128]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0302 	and.w	r3, r3, #2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x1dc>
 800230a:	e000      	b.n	800230e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800230c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d073      	beq.n	8002402 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	2b08      	cmp	r3, #8
 800231e:	d005      	beq.n	800232c <HAL_RCC_OscConfig+0x21c>
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	2b0c      	cmp	r3, #12
 8002324:	d10e      	bne.n	8002344 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	2b03      	cmp	r3, #3
 800232a:	d10b      	bne.n	8002344 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d063      	beq.n	8002400 <HAL_RCC_OscConfig+0x2f0>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d15f      	bne.n	8002400 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e2f1      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800234c:	d106      	bne.n	800235c <HAL_RCC_OscConfig+0x24c>
 800234e:	4b0c      	ldr	r3, [pc, #48]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002358:	6013      	str	r3, [r2, #0]
 800235a:	e025      	b.n	80023a8 <HAL_RCC_OscConfig+0x298>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002364:	d114      	bne.n	8002390 <HAL_RCC_OscConfig+0x280>
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a05      	ldr	r2, [pc, #20]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 800236c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002370:	6013      	str	r3, [r2, #0]
 8002372:	4b03      	ldr	r3, [pc, #12]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a02      	ldr	r2, [pc, #8]	; (8002380 <HAL_RCC_OscConfig+0x270>)
 8002378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800237c:	6013      	str	r3, [r2, #0]
 800237e:	e013      	b.n	80023a8 <HAL_RCC_OscConfig+0x298>
 8002380:	40021000 	.word	0x40021000
 8002384:	08007bc0 	.word	0x08007bc0
 8002388:	20000008 	.word	0x20000008
 800238c:	2000000c 	.word	0x2000000c
 8002390:	4ba0      	ldr	r3, [pc, #640]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a9f      	ldr	r2, [pc, #636]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002396:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800239a:	6013      	str	r3, [r2, #0]
 800239c:	4b9d      	ldr	r3, [pc, #628]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a9c      	ldr	r2, [pc, #624]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80023a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d013      	beq.n	80023d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b0:	f7ff fb86 	bl	8001ac0 <HAL_GetTick>
 80023b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023b6:	e008      	b.n	80023ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b8:	f7ff fb82 	bl	8001ac0 <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	2b64      	cmp	r3, #100	; 0x64
 80023c4:	d901      	bls.n	80023ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80023c6:	2303      	movs	r3, #3
 80023c8:	e2ae      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023ca:	4b92      	ldr	r3, [pc, #584]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d0f0      	beq.n	80023b8 <HAL_RCC_OscConfig+0x2a8>
 80023d6:	e014      	b.n	8002402 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d8:	f7ff fb72 	bl	8001ac0 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023de:	e008      	b.n	80023f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023e0:	f7ff fb6e 	bl	8001ac0 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	2b64      	cmp	r3, #100	; 0x64
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e29a      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023f2:	4b88      	ldr	r3, [pc, #544]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1f0      	bne.n	80023e0 <HAL_RCC_OscConfig+0x2d0>
 80023fe:	e000      	b.n	8002402 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0302 	and.w	r3, r3, #2
 800240a:	2b00      	cmp	r3, #0
 800240c:	d060      	beq.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2b04      	cmp	r3, #4
 8002412:	d005      	beq.n	8002420 <HAL_RCC_OscConfig+0x310>
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	2b0c      	cmp	r3, #12
 8002418:	d119      	bne.n	800244e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	2b02      	cmp	r3, #2
 800241e:	d116      	bne.n	800244e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002420:	4b7c      	ldr	r3, [pc, #496]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002428:	2b00      	cmp	r3, #0
 800242a:	d005      	beq.n	8002438 <HAL_RCC_OscConfig+0x328>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e277      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002438:	4b76      	ldr	r3, [pc, #472]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	691b      	ldr	r3, [r3, #16]
 8002444:	061b      	lsls	r3, r3, #24
 8002446:	4973      	ldr	r1, [pc, #460]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002448:	4313      	orrs	r3, r2
 800244a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800244c:	e040      	b.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d023      	beq.n	800249e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002456:	4b6f      	ldr	r3, [pc, #444]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a6e      	ldr	r2, [pc, #440]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800245c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002460:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002462:	f7ff fb2d 	bl	8001ac0 <HAL_GetTick>
 8002466:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002468:	e008      	b.n	800247c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800246a:	f7ff fb29 	bl	8001ac0 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d901      	bls.n	800247c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	e255      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800247c:	4b65      	ldr	r3, [pc, #404]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002484:	2b00      	cmp	r3, #0
 8002486:	d0f0      	beq.n	800246a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002488:	4b62      	ldr	r3, [pc, #392]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	061b      	lsls	r3, r3, #24
 8002496:	495f      	ldr	r1, [pc, #380]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002498:	4313      	orrs	r3, r2
 800249a:	604b      	str	r3, [r1, #4]
 800249c:	e018      	b.n	80024d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800249e:	4b5d      	ldr	r3, [pc, #372]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a5c      	ldr	r2, [pc, #368]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80024a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024aa:	f7ff fb09 	bl	8001ac0 <HAL_GetTick>
 80024ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024b0:	e008      	b.n	80024c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024b2:	f7ff fb05 	bl	8001ac0 <HAL_GetTick>
 80024b6:	4602      	mov	r2, r0
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e231      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80024c4:	4b53      	ldr	r3, [pc, #332]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d1f0      	bne.n	80024b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0308 	and.w	r3, r3, #8
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d03c      	beq.n	8002556 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01c      	beq.n	800251e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024e4:	4b4b      	ldr	r3, [pc, #300]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80024e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ea:	4a4a      	ldr	r2, [pc, #296]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f4:	f7ff fae4 	bl	8001ac0 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024fc:	f7ff fae0 	bl	8001ac0 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e20c      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800250e:	4b41      	ldr	r3, [pc, #260]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002510:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d0ef      	beq.n	80024fc <HAL_RCC_OscConfig+0x3ec>
 800251c:	e01b      	b.n	8002556 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800251e:	4b3d      	ldr	r3, [pc, #244]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002520:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002524:	4a3b      	ldr	r2, [pc, #236]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002526:	f023 0301 	bic.w	r3, r3, #1
 800252a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252e:	f7ff fac7 	bl	8001ac0 <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002536:	f7ff fac3 	bl	8001ac0 <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e1ef      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002548:	4b32      	ldr	r3, [pc, #200]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800254a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d1ef      	bne.n	8002536 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0304 	and.w	r3, r3, #4
 800255e:	2b00      	cmp	r3, #0
 8002560:	f000 80a6 	beq.w	80026b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002564:	2300      	movs	r3, #0
 8002566:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002568:	4b2a      	ldr	r3, [pc, #168]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800256a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800256c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10d      	bne.n	8002590 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002574:	4b27      	ldr	r3, [pc, #156]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	4a26      	ldr	r2, [pc, #152]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 800257a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800257e:	6593      	str	r3, [r2, #88]	; 0x58
 8002580:	4b24      	ldr	r3, [pc, #144]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800258c:	2301      	movs	r3, #1
 800258e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002590:	4b21      	ldr	r3, [pc, #132]	; (8002618 <HAL_RCC_OscConfig+0x508>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002598:	2b00      	cmp	r3, #0
 800259a:	d118      	bne.n	80025ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800259c:	4b1e      	ldr	r3, [pc, #120]	; (8002618 <HAL_RCC_OscConfig+0x508>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a1d      	ldr	r2, [pc, #116]	; (8002618 <HAL_RCC_OscConfig+0x508>)
 80025a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025a8:	f7ff fa8a 	bl	8001ac0 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025ae:	e008      	b.n	80025c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025b0:	f7ff fa86 	bl	8001ac0 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e1b2      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025c2:	4b15      	ldr	r3, [pc, #84]	; (8002618 <HAL_RCC_OscConfig+0x508>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0f0      	beq.n	80025b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d108      	bne.n	80025e8 <HAL_RCC_OscConfig+0x4d8>
 80025d6:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80025d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025dc:	4a0d      	ldr	r2, [pc, #52]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e6:	e029      	b.n	800263c <HAL_RCC_OscConfig+0x52c>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b05      	cmp	r3, #5
 80025ee:	d115      	bne.n	800261c <HAL_RCC_OscConfig+0x50c>
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80025f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f6:	4a07      	ldr	r2, [pc, #28]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 80025f8:	f043 0304 	orr.w	r3, r3, #4
 80025fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002602:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002606:	4a03      	ldr	r2, [pc, #12]	; (8002614 <HAL_RCC_OscConfig+0x504>)
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002610:	e014      	b.n	800263c <HAL_RCC_OscConfig+0x52c>
 8002612:	bf00      	nop
 8002614:	40021000 	.word	0x40021000
 8002618:	40007000 	.word	0x40007000
 800261c:	4b9a      	ldr	r3, [pc, #616]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 800261e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002622:	4a99      	ldr	r2, [pc, #612]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002624:	f023 0301 	bic.w	r3, r3, #1
 8002628:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800262c:	4b96      	ldr	r3, [pc, #600]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002632:	4a95      	ldr	r2, [pc, #596]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002634:	f023 0304 	bic.w	r3, r3, #4
 8002638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d016      	beq.n	8002672 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002644:	f7ff fa3c 	bl	8001ac0 <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800264a:	e00a      	b.n	8002662 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800264c:	f7ff fa38 	bl	8001ac0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	; 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e162      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002662:	4b89      	ldr	r3, [pc, #548]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0ed      	beq.n	800264c <HAL_RCC_OscConfig+0x53c>
 8002670:	e015      	b.n	800269e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002672:	f7ff fa25 	bl	8001ac0 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002678:	e00a      	b.n	8002690 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800267a:	f7ff fa21 	bl	8001ac0 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f241 3288 	movw	r2, #5000	; 0x1388
 8002688:	4293      	cmp	r3, r2
 800268a:	d901      	bls.n	8002690 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e14b      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002690:	4b7d      	ldr	r3, [pc, #500]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1ed      	bne.n	800267a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800269e:	7ffb      	ldrb	r3, [r7, #31]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d105      	bne.n	80026b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026a4:	4b78      	ldr	r3, [pc, #480]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80026a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026a8:	4a77      	ldr	r2, [pc, #476]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80026aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0320 	and.w	r3, r3, #32
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d03c      	beq.n	8002736 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01c      	beq.n	80026fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026c4:	4b70      	ldr	r3, [pc, #448]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80026c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026ca:	4a6f      	ldr	r2, [pc, #444]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d4:	f7ff f9f4 	bl	8001ac0 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026dc:	f7ff f9f0 	bl	8001ac0 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e11c      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026ee:	4b66      	ldr	r3, [pc, #408]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80026f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0ef      	beq.n	80026dc <HAL_RCC_OscConfig+0x5cc>
 80026fc:	e01b      	b.n	8002736 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026fe:	4b62      	ldr	r3, [pc, #392]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002700:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002704:	4a60      	ldr	r2, [pc, #384]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270e:	f7ff f9d7 	bl	8001ac0 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002716:	f7ff f9d3 	bl	8001ac0 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e0ff      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002728:	4b57      	ldr	r3, [pc, #348]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 800272a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1ef      	bne.n	8002716 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 80f3 	beq.w	8002926 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002744:	2b02      	cmp	r3, #2
 8002746:	f040 80c9 	bne.w	80028dc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800274a:	4b4f      	ldr	r3, [pc, #316]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	f003 0203 	and.w	r2, r3, #3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800275a:	429a      	cmp	r2, r3
 800275c:	d12c      	bne.n	80027b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002768:	3b01      	subs	r3, #1
 800276a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800276c:	429a      	cmp	r2, r3
 800276e:	d123      	bne.n	80027b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800277a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800277c:	429a      	cmp	r2, r3
 800277e:	d11b      	bne.n	80027b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800278a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800278c:	429a      	cmp	r2, r3
 800278e:	d113      	bne.n	80027b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800279a:	085b      	lsrs	r3, r3, #1
 800279c:	3b01      	subs	r3, #1
 800279e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d109      	bne.n	80027b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	085b      	lsrs	r3, r3, #1
 80027b0:	3b01      	subs	r3, #1
 80027b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d06b      	beq.n	8002890 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	2b0c      	cmp	r3, #12
 80027bc:	d062      	beq.n	8002884 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027be:	4b32      	ldr	r3, [pc, #200]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e0ac      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80027ce:	4b2e      	ldr	r3, [pc, #184]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a2d      	ldr	r2, [pc, #180]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80027d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027da:	f7ff f971 	bl	8001ac0 <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e2:	f7ff f96d 	bl	8001ac0 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e099      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027f4:	4b24      	ldr	r3, [pc, #144]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1f0      	bne.n	80027e2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002800:	4b21      	ldr	r3, [pc, #132]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	4b21      	ldr	r3, [pc, #132]	; (800288c <HAL_RCC_OscConfig+0x77c>)
 8002806:	4013      	ands	r3, r2
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002810:	3a01      	subs	r2, #1
 8002812:	0112      	lsls	r2, r2, #4
 8002814:	4311      	orrs	r1, r2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800281a:	0212      	lsls	r2, r2, #8
 800281c:	4311      	orrs	r1, r2
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002822:	0852      	lsrs	r2, r2, #1
 8002824:	3a01      	subs	r2, #1
 8002826:	0552      	lsls	r2, r2, #21
 8002828:	4311      	orrs	r1, r2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800282e:	0852      	lsrs	r2, r2, #1
 8002830:	3a01      	subs	r2, #1
 8002832:	0652      	lsls	r2, r2, #25
 8002834:	4311      	orrs	r1, r2
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800283a:	06d2      	lsls	r2, r2, #27
 800283c:	430a      	orrs	r2, r1
 800283e:	4912      	ldr	r1, [pc, #72]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002840:	4313      	orrs	r3, r2
 8002842:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002844:	4b10      	ldr	r3, [pc, #64]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a0f      	ldr	r2, [pc, #60]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 800284a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800284e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002850:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	4a0c      	ldr	r2, [pc, #48]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002856:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800285a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800285c:	f7ff f930 	bl	8001ac0 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002864:	f7ff f92c 	bl	8001ac0 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e058      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002876:	4b04      	ldr	r3, [pc, #16]	; (8002888 <HAL_RCC_OscConfig+0x778>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002882:	e050      	b.n	8002926 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e04f      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
 8002888:	40021000 	.word	0x40021000
 800288c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002890:	4b27      	ldr	r3, [pc, #156]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002898:	2b00      	cmp	r3, #0
 800289a:	d144      	bne.n	8002926 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800289c:	4b24      	ldr	r3, [pc, #144]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a23      	ldr	r2, [pc, #140]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80028a8:	4b21      	ldr	r3, [pc, #132]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	4a20      	ldr	r2, [pc, #128]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028b4:	f7ff f904 	bl	8001ac0 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7ff f900 	bl	8001ac0 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e02c      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ce:	4b18      	ldr	r3, [pc, #96]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x7ac>
 80028da:	e024      	b.n	8002926 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2b0c      	cmp	r3, #12
 80028e0:	d01f      	beq.n	8002922 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e2:	4b13      	ldr	r3, [pc, #76]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 80028e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ee:	f7ff f8e7 	bl	8001ac0 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f6:	f7ff f8e3 	bl	8001ac0 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e00f      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002908:	4b09      	ldr	r3, [pc, #36]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002914:	4b06      	ldr	r3, [pc, #24]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 8002916:	68da      	ldr	r2, [r3, #12]
 8002918:	4905      	ldr	r1, [pc, #20]	; (8002930 <HAL_RCC_OscConfig+0x820>)
 800291a:	4b06      	ldr	r3, [pc, #24]	; (8002934 <HAL_RCC_OscConfig+0x824>)
 800291c:	4013      	ands	r3, r2
 800291e:	60cb      	str	r3, [r1, #12]
 8002920:	e001      	b.n	8002926 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3720      	adds	r7, #32
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40021000 	.word	0x40021000
 8002934:	feeefffc 	.word	0xfeeefffc

08002938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e0e7      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800294c:	4b75      	ldr	r3, [pc, #468]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f003 0307 	and.w	r3, r3, #7
 8002954:	683a      	ldr	r2, [r7, #0]
 8002956:	429a      	cmp	r2, r3
 8002958:	d910      	bls.n	800297c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800295a:	4b72      	ldr	r3, [pc, #456]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f023 0207 	bic.w	r2, r3, #7
 8002962:	4970      	ldr	r1, [pc, #448]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	4313      	orrs	r3, r2
 8002968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b6e      	ldr	r3, [pc, #440]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0307 	and.w	r3, r3, #7
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e0cf      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0302 	and.w	r3, r3, #2
 8002984:	2b00      	cmp	r3, #0
 8002986:	d010      	beq.n	80029aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	4b66      	ldr	r3, [pc, #408]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002994:	429a      	cmp	r2, r3
 8002996:	d908      	bls.n	80029aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002998:	4b63      	ldr	r3, [pc, #396]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	4960      	ldr	r1, [pc, #384]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d04c      	beq.n	8002a50 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d107      	bne.n	80029ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029be:	4b5a      	ldr	r3, [pc, #360]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d121      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e0a6      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d107      	bne.n	80029e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029d6:	4b54      	ldr	r3, [pc, #336]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d115      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e09a      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d107      	bne.n	80029fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029ee:	4b4e      	ldr	r3, [pc, #312]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e08e      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029fe:	4b4a      	ldr	r3, [pc, #296]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d101      	bne.n	8002a0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e086      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a0e:	4b46      	ldr	r3, [pc, #280]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	f023 0203 	bic.w	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	4943      	ldr	r1, [pc, #268]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a20:	f7ff f84e 	bl	8001ac0 <HAL_GetTick>
 8002a24:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a26:	e00a      	b.n	8002a3e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a28:	f7ff f84a 	bl	8001ac0 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e06e      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3e:	4b3a      	ldr	r3, [pc, #232]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 020c 	and.w	r2, r3, #12
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d1eb      	bne.n	8002a28 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d010      	beq.n	8002a7e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	689a      	ldr	r2, [r3, #8]
 8002a60:	4b31      	ldr	r3, [pc, #196]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d208      	bcs.n	8002a7e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a6c:	4b2e      	ldr	r3, [pc, #184]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	492b      	ldr	r1, [pc, #172]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a7e:	4b29      	ldr	r3, [pc, #164]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0307 	and.w	r3, r3, #7
 8002a86:	683a      	ldr	r2, [r7, #0]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d210      	bcs.n	8002aae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a8c:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f023 0207 	bic.w	r2, r3, #7
 8002a94:	4923      	ldr	r1, [pc, #140]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a9c:	4b21      	ldr	r3, [pc, #132]	; (8002b24 <HAL_RCC_ClockConfig+0x1ec>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0307 	and.w	r3, r3, #7
 8002aa4:	683a      	ldr	r2, [r7, #0]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d001      	beq.n	8002aae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e036      	b.n	8002b1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0304 	and.w	r3, r3, #4
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d008      	beq.n	8002acc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002aba:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	4918      	ldr	r1, [pc, #96]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d009      	beq.n	8002aec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ad8:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	691b      	ldr	r3, [r3, #16]
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	4910      	ldr	r1, [pc, #64]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aec:	f000 f824 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8002af0:	4602      	mov	r2, r0
 8002af2:	4b0d      	ldr	r3, [pc, #52]	; (8002b28 <HAL_RCC_ClockConfig+0x1f0>)
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	091b      	lsrs	r3, r3, #4
 8002af8:	f003 030f 	and.w	r3, r3, #15
 8002afc:	490b      	ldr	r1, [pc, #44]	; (8002b2c <HAL_RCC_ClockConfig+0x1f4>)
 8002afe:	5ccb      	ldrb	r3, [r1, r3]
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	fa22 f303 	lsr.w	r3, r2, r3
 8002b08:	4a09      	ldr	r2, [pc, #36]	; (8002b30 <HAL_RCC_ClockConfig+0x1f8>)
 8002b0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <HAL_RCC_ClockConfig+0x1fc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fe ff85 	bl	8001a20 <HAL_InitTick>
 8002b16:	4603      	mov	r3, r0
 8002b18:	72fb      	strb	r3, [r7, #11]

  return status;
 8002b1a:	7afb      	ldrb	r3, [r7, #11]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40022000 	.word	0x40022000
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	08007bc0 	.word	0x08007bc0
 8002b30:	20000008 	.word	0x20000008
 8002b34:	2000000c 	.word	0x2000000c

08002b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b089      	sub	sp, #36	; 0x24
 8002b3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]
 8002b42:	2300      	movs	r3, #0
 8002b44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b46:	4b3e      	ldr	r3, [pc, #248]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b50:	4b3b      	ldr	r3, [pc, #236]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	f003 0303 	and.w	r3, r3, #3
 8002b58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_GetSysClockFreq+0x34>
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	2b0c      	cmp	r3, #12
 8002b64:	d121      	bne.n	8002baa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d11e      	bne.n	8002baa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b6c:	4b34      	ldr	r3, [pc, #208]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d107      	bne.n	8002b88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b78:	4b31      	ldr	r3, [pc, #196]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b7e:	0a1b      	lsrs	r3, r3, #8
 8002b80:	f003 030f 	and.w	r3, r3, #15
 8002b84:	61fb      	str	r3, [r7, #28]
 8002b86:	e005      	b.n	8002b94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b88:	4b2d      	ldr	r3, [pc, #180]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	091b      	lsrs	r3, r3, #4
 8002b8e:	f003 030f 	and.w	r3, r3, #15
 8002b92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b94:	4a2b      	ldr	r2, [pc, #172]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d10d      	bne.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ba8:	e00a      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	2b04      	cmp	r3, #4
 8002bae:	d102      	bne.n	8002bb6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bb0:	4b25      	ldr	r3, [pc, #148]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bb2:	61bb      	str	r3, [r7, #24]
 8002bb4:	e004      	b.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	2b08      	cmp	r3, #8
 8002bba:	d101      	bne.n	8002bc0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bbc:	4b23      	ldr	r3, [pc, #140]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x114>)
 8002bbe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	2b0c      	cmp	r3, #12
 8002bc4:	d134      	bne.n	8002c30 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bc6:	4b1e      	ldr	r3, [pc, #120]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d003      	beq.n	8002bde <HAL_RCC_GetSysClockFreq+0xa6>
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d003      	beq.n	8002be4 <HAL_RCC_GetSysClockFreq+0xac>
 8002bdc:	e005      	b.n	8002bea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bde:	4b1a      	ldr	r3, [pc, #104]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x110>)
 8002be0:	617b      	str	r3, [r7, #20]
      break;
 8002be2:	e005      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002be4:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <HAL_RCC_GetSysClockFreq+0x114>)
 8002be6:	617b      	str	r3, [r7, #20]
      break;
 8002be8:	e002      	b.n	8002bf0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	617b      	str	r3, [r7, #20]
      break;
 8002bee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bf0:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	091b      	lsrs	r3, r3, #4
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	0a1b      	lsrs	r3, r3, #8
 8002c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	fb03 f202 	mul.w	r2, r3, r2
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c16:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	0e5b      	lsrs	r3, r3, #25
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	3301      	adds	r3, #1
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c30:	69bb      	ldr	r3, [r7, #24]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3724      	adds	r7, #36	; 0x24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40021000 	.word	0x40021000
 8002c44:	08007bd8 	.word	0x08007bd8
 8002c48:	00f42400 	.word	0x00f42400
 8002c4c:	007a1200 	.word	0x007a1200

08002c50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c50:	b480      	push	{r7}
 8002c52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c54:	4b03      	ldr	r3, [pc, #12]	; (8002c64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c56:	681b      	ldr	r3, [r3, #0]
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	20000008 	.word	0x20000008

08002c68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c6c:	f7ff fff0 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c70:	4602      	mov	r2, r0
 8002c72:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	0a1b      	lsrs	r3, r3, #8
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	4904      	ldr	r1, [pc, #16]	; (8002c90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c7e:	5ccb      	ldrb	r3, [r1, r3]
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	08007bd0 	.word	0x08007bd0

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c98:	f7ff ffda 	bl	8002c50 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	0adb      	lsrs	r3, r3, #11
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4904      	ldr	r1, [pc, #16]	; (8002cbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	f003 031f 	and.w	r3, r3, #31
 8002cb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	08007bd0 	.word	0x08007bd0

08002cc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002cc8:	2300      	movs	r3, #0
 8002cca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ccc:	4b2a      	ldr	r3, [pc, #168]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002cd8:	f7ff f9b6 	bl	8002048 <HAL_PWREx_GetVoltageRange>
 8002cdc:	6178      	str	r0, [r7, #20]
 8002cde:	e014      	b.n	8002d0a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ce0:	4b25      	ldr	r3, [pc, #148]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce4:	4a24      	ldr	r2, [pc, #144]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cea:	6593      	str	r3, [r2, #88]	; 0x58
 8002cec:	4b22      	ldr	r3, [pc, #136]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cf8:	f7ff f9a6 	bl	8002048 <HAL_PWREx_GetVoltageRange>
 8002cfc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cfe:	4b1e      	ldr	r3, [pc, #120]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d02:	4a1d      	ldr	r2, [pc, #116]	; (8002d78 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d08:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d10:	d10b      	bne.n	8002d2a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b80      	cmp	r3, #128	; 0x80
 8002d16:	d919      	bls.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2ba0      	cmp	r3, #160	; 0xa0
 8002d1c:	d902      	bls.n	8002d24 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d1e:	2302      	movs	r3, #2
 8002d20:	613b      	str	r3, [r7, #16]
 8002d22:	e013      	b.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d24:	2301      	movs	r3, #1
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	e010      	b.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2b80      	cmp	r3, #128	; 0x80
 8002d2e:	d902      	bls.n	8002d36 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d30:	2303      	movs	r3, #3
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	e00a      	b.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b80      	cmp	r3, #128	; 0x80
 8002d3a:	d102      	bne.n	8002d42 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	e004      	b.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b70      	cmp	r3, #112	; 0x70
 8002d46:	d101      	bne.n	8002d4c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d48:	2301      	movs	r3, #1
 8002d4a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d4c:	4b0b      	ldr	r3, [pc, #44]	; (8002d7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f023 0207 	bic.w	r2, r3, #7
 8002d54:	4909      	ldr	r1, [pc, #36]	; (8002d7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d5c:	4b07      	ldr	r3, [pc, #28]	; (8002d7c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d001      	beq.n	8002d6e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3718      	adds	r7, #24
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	40022000 	.word	0x40022000

08002d80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d88:	2300      	movs	r3, #0
 8002d8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d031      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002da0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002da4:	d01a      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002da6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002daa:	d814      	bhi.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d009      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002db0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002db4:	d10f      	bne.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002db6:	4b5d      	ldr	r3, [pc, #372]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	4a5c      	ldr	r2, [pc, #368]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dc0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002dc2:	e00c      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	3304      	adds	r3, #4
 8002dc8:	2100      	movs	r1, #0
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 f9ce 	bl	800316c <RCCEx_PLLSAI1_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002dd4:	e003      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	74fb      	strb	r3, [r7, #19]
      break;
 8002dda:	e000      	b.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002ddc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dde:	7cfb      	ldrb	r3, [r7, #19]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10b      	bne.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002de4:	4b51      	ldr	r3, [pc, #324]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002df2:	494e      	ldr	r1, [pc, #312]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002dfa:	e001      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dfc:	7cfb      	ldrb	r3, [r7, #19]
 8002dfe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 809e 	beq.w	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e12:	4b46      	ldr	r3, [pc, #280]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002e22:	2300      	movs	r3, #0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00d      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e28:	4b40      	ldr	r3, [pc, #256]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2c:	4a3f      	ldr	r2, [pc, #252]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e32:	6593      	str	r3, [r2, #88]	; 0x58
 8002e34:	4b3d      	ldr	r3, [pc, #244]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e40:	2301      	movs	r3, #1
 8002e42:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e44:	4b3a      	ldr	r3, [pc, #232]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a39      	ldr	r2, [pc, #228]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e4e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e50:	f7fe fe36 	bl	8001ac0 <HAL_GetTick>
 8002e54:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e56:	e009      	b.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e58:	f7fe fe32 	bl	8001ac0 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d902      	bls.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	74fb      	strb	r3, [r7, #19]
        break;
 8002e6a:	e005      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e6c:	4b30      	ldr	r3, [pc, #192]	; (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0ef      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d15a      	bne.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e7e:	4b2b      	ldr	r3, [pc, #172]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e88:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d01e      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e94:	697a      	ldr	r2, [r7, #20]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d019      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e9a:	4b24      	ldr	r3, [pc, #144]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ea4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ea6:	4b21      	ldr	r3, [pc, #132]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eac:	4a1f      	ldr	r2, [pc, #124]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002eb6:	4b1d      	ldr	r3, [pc, #116]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebc:	4a1b      	ldr	r2, [pc, #108]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ebe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ec6:	4a19      	ldr	r2, [pc, #100]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d016      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe fdf2 	bl	8001ac0 <HAL_GetTick>
 8002edc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ede:	e00b      	b.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee0:	f7fe fdee 	bl	8001ac0 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d902      	bls.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	74fb      	strb	r3, [r7, #19]
            break;
 8002ef6:	e006      	b.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ef8:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0ec      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002f06:	7cfb      	ldrb	r3, [r7, #19]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10b      	bne.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f0c:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f12:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f1a:	4904      	ldr	r1, [pc, #16]	; (8002f2c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f22:	e009      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f24:	7cfb      	ldrb	r3, [r7, #19]
 8002f26:	74bb      	strb	r3, [r7, #18]
 8002f28:	e006      	b.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f34:	7cfb      	ldrb	r3, [r7, #19]
 8002f36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f38:	7c7b      	ldrb	r3, [r7, #17]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d105      	bne.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f3e:	4b8a      	ldr	r3, [pc, #552]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f42:	4a89      	ldr	r2, [pc, #548]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0301 	and.w	r3, r3, #1
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00a      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f56:	4b84      	ldr	r3, [pc, #528]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f5c:	f023 0203 	bic.w	r2, r3, #3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	4980      	ldr	r1, [pc, #512]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d00a      	beq.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f78:	4b7b      	ldr	r3, [pc, #492]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f7e:	f023 020c 	bic.w	r2, r3, #12
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f86:	4978      	ldr	r1, [pc, #480]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00a      	beq.n	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f9a:	4b73      	ldr	r3, [pc, #460]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fa0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa8:	496f      	ldr	r1, [pc, #444]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d00a      	beq.n	8002fd2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002fbc:	4b6a      	ldr	r3, [pc, #424]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fc2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fca:	4967      	ldr	r1, [pc, #412]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00a      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002fde:	4b62      	ldr	r3, [pc, #392]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fec:	495e      	ldr	r1, [pc, #376]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d00a      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003000:	4b59      	ldr	r3, [pc, #356]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003006:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300e:	4956      	ldr	r1, [pc, #344]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003010:	4313      	orrs	r3, r2
 8003012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00a      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003022:	4b51      	ldr	r3, [pc, #324]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003028:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003030:	494d      	ldr	r1, [pc, #308]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003032:	4313      	orrs	r3, r2
 8003034:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d028      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003044:	4b48      	ldr	r3, [pc, #288]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	4945      	ldr	r1, [pc, #276]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003062:	d106      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003064:	4b40      	ldr	r3, [pc, #256]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	4a3f      	ldr	r2, [pc, #252]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800306a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800306e:	60d3      	str	r3, [r2, #12]
 8003070:	e011      	b.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800307a:	d10c      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	3304      	adds	r3, #4
 8003080:	2101      	movs	r1, #1
 8003082:	4618      	mov	r0, r3
 8003084:	f000 f872 	bl	800316c <RCCEx_PLLSAI1_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800308c:	7cfb      	ldrb	r3, [r7, #19]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003092:	7cfb      	ldrb	r3, [r7, #19]
 8003094:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d028      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030a2:	4b31      	ldr	r3, [pc, #196]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b0:	492d      	ldr	r1, [pc, #180]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030c0:	d106      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030c2:	4b29      	ldr	r3, [pc, #164]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	4a28      	ldr	r2, [pc, #160]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80030c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030cc:	60d3      	str	r3, [r2, #12]
 80030ce:	e011      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80030d8:	d10c      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3304      	adds	r3, #4
 80030de:	2101      	movs	r1, #1
 80030e0:	4618      	mov	r0, r3
 80030e2:	f000 f843 	bl	800316c <RCCEx_PLLSAI1_Config>
 80030e6:	4603      	mov	r3, r0
 80030e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030ea:	7cfb      	ldrb	r3, [r7, #19]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80030f0:	7cfb      	ldrb	r3, [r7, #19]
 80030f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01c      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800310e:	4916      	ldr	r1, [pc, #88]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800311a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800311e:	d10c      	bne.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3304      	adds	r3, #4
 8003124:	2102      	movs	r1, #2
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f820 	bl	800316c <RCCEx_PLLSAI1_Config>
 800312c:	4603      	mov	r3, r0
 800312e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003130:	7cfb      	ldrb	r3, [r7, #19]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003136:	7cfb      	ldrb	r3, [r7, #19]
 8003138:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00a      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003146:	4b08      	ldr	r3, [pc, #32]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800314c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003154:	4904      	ldr	r1, [pc, #16]	; (8003168 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800315c:	7cbb      	ldrb	r3, [r7, #18]
}
 800315e:	4618      	mov	r0, r3
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40021000 	.word	0x40021000

0800316c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
 8003174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003176:	2300      	movs	r3, #0
 8003178:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800317a:	4b74      	ldr	r3, [pc, #464]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d018      	beq.n	80031b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003186:	4b71      	ldr	r3, [pc, #452]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f003 0203 	and.w	r2, r3, #3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	429a      	cmp	r2, r3
 8003194:	d10d      	bne.n	80031b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
       ||
 800319a:	2b00      	cmp	r3, #0
 800319c:	d009      	beq.n	80031b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800319e:	4b6b      	ldr	r3, [pc, #428]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	091b      	lsrs	r3, r3, #4
 80031a4:	f003 0307 	and.w	r3, r3, #7
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
       ||
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d047      	beq.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	73fb      	strb	r3, [r7, #15]
 80031b6:	e044      	b.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d018      	beq.n	80031f2 <RCCEx_PLLSAI1_Config+0x86>
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d825      	bhi.n	8003210 <RCCEx_PLLSAI1_Config+0xa4>
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d002      	beq.n	80031ce <RCCEx_PLLSAI1_Config+0x62>
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d009      	beq.n	80031e0 <RCCEx_PLLSAI1_Config+0x74>
 80031cc:	e020      	b.n	8003210 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031ce:	4b5f      	ldr	r3, [pc, #380]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d11d      	bne.n	8003216 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031de:	e01a      	b.n	8003216 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031e0:	4b5a      	ldr	r3, [pc, #360]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d116      	bne.n	800321a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f0:	e013      	b.n	800321a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031f2:	4b56      	ldr	r3, [pc, #344]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10f      	bne.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80031fe:	4b53      	ldr	r3, [pc, #332]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800320e:	e006      	b.n	800321e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      break;
 8003214:	e004      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003216:	bf00      	nop
 8003218:	e002      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800321a:	bf00      	nop
 800321c:	e000      	b.n	8003220 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800321e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003220:	7bfb      	ldrb	r3, [r7, #15]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d10d      	bne.n	8003242 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003226:	4b49      	ldr	r3, [pc, #292]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6819      	ldr	r1, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	3b01      	subs	r3, #1
 8003238:	011b      	lsls	r3, r3, #4
 800323a:	430b      	orrs	r3, r1
 800323c:	4943      	ldr	r1, [pc, #268]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800323e:	4313      	orrs	r3, r2
 8003240:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003242:	7bfb      	ldrb	r3, [r7, #15]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d17c      	bne.n	8003342 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003248:	4b40      	ldr	r3, [pc, #256]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a3f      	ldr	r2, [pc, #252]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800324e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003252:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003254:	f7fe fc34 	bl	8001ac0 <HAL_GetTick>
 8003258:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800325a:	e009      	b.n	8003270 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800325c:	f7fe fc30 	bl	8001ac0 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b02      	cmp	r3, #2
 8003268:	d902      	bls.n	8003270 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	73fb      	strb	r3, [r7, #15]
        break;
 800326e:	e005      	b.n	800327c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003270:	4b36      	ldr	r3, [pc, #216]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ef      	bne.n	800325c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800327c:	7bfb      	ldrb	r3, [r7, #15]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d15f      	bne.n	8003342 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d110      	bne.n	80032aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003288:	4b30      	ldr	r3, [pc, #192]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003290:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	6892      	ldr	r2, [r2, #8]
 8003298:	0211      	lsls	r1, r2, #8
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	68d2      	ldr	r2, [r2, #12]
 800329e:	06d2      	lsls	r2, r2, #27
 80032a0:	430a      	orrs	r2, r1
 80032a2:	492a      	ldr	r1, [pc, #168]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	610b      	str	r3, [r1, #16]
 80032a8:	e027      	b.n	80032fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d112      	bne.n	80032d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032b0:	4b26      	ldr	r3, [pc, #152]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80032b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6892      	ldr	r2, [r2, #8]
 80032c0:	0211      	lsls	r1, r2, #8
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6912      	ldr	r2, [r2, #16]
 80032c6:	0852      	lsrs	r2, r2, #1
 80032c8:	3a01      	subs	r2, #1
 80032ca:	0552      	lsls	r2, r2, #21
 80032cc:	430a      	orrs	r2, r1
 80032ce:	491f      	ldr	r1, [pc, #124]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	610b      	str	r3, [r1, #16]
 80032d4:	e011      	b.n	80032fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032d6:	4b1d      	ldr	r3, [pc, #116]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80032de:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6892      	ldr	r2, [r2, #8]
 80032e6:	0211      	lsls	r1, r2, #8
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6952      	ldr	r2, [r2, #20]
 80032ec:	0852      	lsrs	r2, r2, #1
 80032ee:	3a01      	subs	r2, #1
 80032f0:	0652      	lsls	r2, r2, #25
 80032f2:	430a      	orrs	r2, r1
 80032f4:	4915      	ldr	r1, [pc, #84]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80032fa:	4b14      	ldr	r3, [pc, #80]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a13      	ldr	r2, [pc, #76]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003300:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003304:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003306:	f7fe fbdb 	bl	8001ac0 <HAL_GetTick>
 800330a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800330c:	e009      	b.n	8003322 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800330e:	f7fe fbd7 	bl	8001ac0 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d902      	bls.n	8003322 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	73fb      	strb	r3, [r7, #15]
          break;
 8003320:	e005      	b.n	800332e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003322:	4b0a      	ldr	r3, [pc, #40]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0ef      	beq.n	800330e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800332e:	7bfb      	ldrb	r3, [r7, #15]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d106      	bne.n	8003342 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003334:	4b05      	ldr	r3, [pc, #20]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4903      	ldr	r1, [pc, #12]	; (800334c <RCCEx_PLLSAI1_Config+0x1e0>)
 800333e:	4313      	orrs	r3, r2
 8003340:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003342:	7bfb      	ldrb	r3, [r7, #15]
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000

08003350 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e095      	b.n	800348e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003366:	2b00      	cmp	r3, #0
 8003368:	d108      	bne.n	800337c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003372:	d009      	beq.n	8003388 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	61da      	str	r2, [r3, #28]
 800337a:	e005      	b.n	8003388 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d106      	bne.n	80033a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7fe f8f8 	bl	8001598 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2202      	movs	r2, #2
 80033ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033be:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033c8:	d902      	bls.n	80033d0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60fb      	str	r3, [r7, #12]
 80033ce:	e002      	b.n	80033d6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80033d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80033de:	d007      	beq.n	80033f0 <HAL_SPI_Init+0xa0>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033e8:	d002      	beq.n	80033f0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	431a      	orrs	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800341e:	431a      	orrs	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	69db      	ldr	r3, [r3, #28]
 8003424:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a1b      	ldr	r3, [r3, #32]
 800342e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003432:	ea42 0103 	orr.w	r1, r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	0c1b      	lsrs	r3, r3, #16
 800344c:	f003 0204 	and.w	r2, r3, #4
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003454:	f003 0310 	and.w	r3, r3, #16
 8003458:	431a      	orrs	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800346c:	ea42 0103 	orr.w	r1, r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b08a      	sub	sp, #40	; 0x28
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80034a4:	2301      	movs	r3, #1
 80034a6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034a8:	f7fe fb0a 	bl	8001ac0 <HAL_GetTick>
 80034ac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80034b4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80034bc:	887b      	ldrh	r3, [r7, #2]
 80034be:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80034c0:	887b      	ldrh	r3, [r7, #2]
 80034c2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80034c4:	7ffb      	ldrb	r3, [r7, #31]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d00c      	beq.n	80034e4 <HAL_SPI_TransmitReceive+0x4e>
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034d0:	d106      	bne.n	80034e0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d102      	bne.n	80034e0 <HAL_SPI_TransmitReceive+0x4a>
 80034da:	7ffb      	ldrb	r3, [r7, #31]
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d001      	beq.n	80034e4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80034e0:	2302      	movs	r3, #2
 80034e2:	e1f3      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d005      	beq.n	80034f6 <HAL_SPI_TransmitReceive+0x60>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_SPI_TransmitReceive+0x60>
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e1e8      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003500:	2b01      	cmp	r3, #1
 8003502:	d101      	bne.n	8003508 <HAL_SPI_TransmitReceive+0x72>
 8003504:	2302      	movs	r3, #2
 8003506:	e1e1      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b04      	cmp	r3, #4
 800351a:	d003      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2205      	movs	r2, #5
 8003520:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	887a      	ldrh	r2, [r7, #2]
 8003534:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	887a      	ldrh	r2, [r7, #2]
 800353c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	68ba      	ldr	r2, [r7, #8]
 8003544:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	887a      	ldrh	r2, [r7, #2]
 800354a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	887a      	ldrh	r2, [r7, #2]
 8003550:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003566:	d802      	bhi.n	800356e <HAL_SPI_TransmitReceive+0xd8>
 8003568:	8abb      	ldrh	r3, [r7, #20]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d908      	bls.n	8003580 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	e007      	b.n	8003590 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800358e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	d007      	beq.n	80035ae <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80035b6:	f240 8083 	bls.w	80036c0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d002      	beq.n	80035c8 <HAL_SPI_TransmitReceive+0x132>
 80035c2:	8afb      	ldrh	r3, [r7, #22]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d16f      	bne.n	80036a8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035cc:	881a      	ldrh	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d8:	1c9a      	adds	r2, r3, #2
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b01      	subs	r3, #1
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ec:	e05c      	b.n	80036a8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d11b      	bne.n	8003634 <HAL_SPI_TransmitReceive+0x19e>
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003600:	b29b      	uxth	r3, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d016      	beq.n	8003634 <HAL_SPI_TransmitReceive+0x19e>
 8003606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003608:	2b01      	cmp	r3, #1
 800360a:	d113      	bne.n	8003634 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003610:	881a      	ldrh	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800361c:	1c9a      	adds	r2, r3, #2
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b01      	cmp	r3, #1
 8003640:	d11c      	bne.n	800367c <HAL_SPI_TransmitReceive+0x1e6>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003648:	b29b      	uxth	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d016      	beq.n	800367c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68da      	ldr	r2, [r3, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	b292      	uxth	r2, r2
 800365a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	1c9a      	adds	r2, r3, #2
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800366c:	b29b      	uxth	r3, r3
 800366e:	3b01      	subs	r3, #1
 8003670:	b29a      	uxth	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003678:	2301      	movs	r3, #1
 800367a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800367c:	f7fe fa20 	bl	8001ac0 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003688:	429a      	cmp	r2, r3
 800368a:	d80d      	bhi.n	80036a8 <HAL_SPI_TransmitReceive+0x212>
 800368c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003692:	d009      	beq.n	80036a8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
        return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e111      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d19d      	bne.n	80035ee <HAL_SPI_TransmitReceive+0x158>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d197      	bne.n	80035ee <HAL_SPI_TransmitReceive+0x158>
 80036be:	e0e5      	b.n	800388c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_SPI_TransmitReceive+0x23a>
 80036c8:	8afb      	ldrh	r3, [r7, #22]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	f040 80d1 	bne.w	8003872 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d912      	bls.n	8003700 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036de:	881a      	ldrh	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ea:	1c9a      	adds	r2, r3, #2
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	3b02      	subs	r3, #2
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80036fe:	e0b8      	b.n	8003872 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	330c      	adds	r3, #12
 800370a:	7812      	ldrb	r2, [r2, #0]
 800370c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003712:	1c5a      	adds	r2, r3, #1
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800371c:	b29b      	uxth	r3, r3
 800371e:	3b01      	subs	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003726:	e0a4      	b.n	8003872 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 0302 	and.w	r3, r3, #2
 8003732:	2b02      	cmp	r3, #2
 8003734:	d134      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x30a>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d02f      	beq.n	80037a0 <HAL_SPI_TransmitReceive+0x30a>
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	2b01      	cmp	r3, #1
 8003744:	d12c      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800374a:	b29b      	uxth	r3, r3
 800374c:	2b01      	cmp	r3, #1
 800374e:	d912      	bls.n	8003776 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003754:	881a      	ldrh	r2, [r3, #0]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003760:	1c9a      	adds	r2, r3, #2
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b02      	subs	r3, #2
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003774:	e012      	b.n	800379c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	330c      	adds	r3, #12
 8003780:	7812      	ldrb	r2, [r2, #0]
 8003782:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800379c:	2300      	movs	r3, #0
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d148      	bne.n	8003840 <HAL_SPI_TransmitReceive+0x3aa>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d042      	beq.n	8003840 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	2b01      	cmp	r3, #1
 80037c4:	d923      	bls.n	800380e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68da      	ldr	r2, [r3, #12]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	b292      	uxth	r2, r2
 80037d2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	1c9a      	adds	r2, r3, #2
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	3b02      	subs	r3, #2
 80037e8:	b29a      	uxth	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d81f      	bhi.n	800383c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800380a:	605a      	str	r2, [r3, #4]
 800380c:	e016      	b.n	800383c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f103 020c 	add.w	r2, r3, #12
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	7812      	ldrb	r2, [r2, #0]
 800381c:	b2d2      	uxtb	r2, r2
 800381e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800383c:	2301      	movs	r3, #1
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003840:	f7fe f93e 	bl	8001ac0 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	6a3b      	ldr	r3, [r7, #32]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800384c:	429a      	cmp	r2, r3
 800384e:	d803      	bhi.n	8003858 <HAL_SPI_TransmitReceive+0x3c2>
 8003850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003856:	d102      	bne.n	800385e <HAL_SPI_TransmitReceive+0x3c8>
 8003858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385a:	2b00      	cmp	r3, #0
 800385c:	d109      	bne.n	8003872 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
        return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e02c      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	f47f af55 	bne.w	8003728 <HAL_SPI_TransmitReceive+0x292>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003884:	b29b      	uxth	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	f47f af4e 	bne.w	8003728 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800388c:	6a3a      	ldr	r2, [r7, #32]
 800388e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003890:	68f8      	ldr	r0, [r7, #12]
 8003892:	f000 f93d 	bl	8003b10 <SPI_EndRxTxTransaction>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d008      	beq.n	80038ae <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2220      	movs	r2, #32
 80038a0:	661a      	str	r2, [r3, #96]	; 0x60
    __HAL_UNLOCK(hspi);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e00e      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80038ca:	2300      	movs	r3, #0
  }
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3728      	adds	r7, #40	; 0x28
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b088      	sub	sp, #32
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	603b      	str	r3, [r7, #0]
 80038e0:	4613      	mov	r3, r2
 80038e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038e4:	f7fe f8ec 	bl	8001ac0 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ec:	1a9b      	subs	r3, r3, r2
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	4413      	add	r3, r2
 80038f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038f4:	f7fe f8e4 	bl	8001ac0 <HAL_GetTick>
 80038f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038fa:	4b39      	ldr	r3, [pc, #228]	; (80039e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	015b      	lsls	r3, r3, #5
 8003900:	0d1b      	lsrs	r3, r3, #20
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	fb02 f303 	mul.w	r3, r2, r3
 8003908:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800390a:	e054      	b.n	80039b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003912:	d050      	beq.n	80039b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003914:	f7fe f8d4 	bl	8001ac0 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	69fa      	ldr	r2, [r7, #28]
 8003920:	429a      	cmp	r2, r3
 8003922:	d902      	bls.n	800392a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d13d      	bne.n	80039a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	685a      	ldr	r2, [r3, #4]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003938:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003942:	d111      	bne.n	8003968 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800394c:	d004      	beq.n	8003958 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003956:	d107      	bne.n	8003968 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003966:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003970:	d10f      	bne.n	8003992 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003990:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2201      	movs	r2, #1
 8003996:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e017      	b.n	80039d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	3b01      	subs	r3, #1
 80039b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	4013      	ands	r3, r2
 80039c0:	68ba      	ldr	r2, [r7, #8]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	bf0c      	ite	eq
 80039c6:	2301      	moveq	r3, #1
 80039c8:	2300      	movne	r3, #0
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	461a      	mov	r2, r3
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d19b      	bne.n	800390c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3720      	adds	r7, #32
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000008 	.word	0x20000008

080039e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	; 0x28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
 80039f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039f2:	2300      	movs	r3, #0
 80039f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039f6:	f7fe f863 	bl	8001ac0 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	4413      	add	r3, r2
 8003a04:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003a06:	f7fe f85b 	bl	8001ac0 <HAL_GetTick>
 8003a0a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	330c      	adds	r3, #12
 8003a12:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003a14:	4b3d      	ldr	r3, [pc, #244]	; (8003b0c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	4413      	add	r3, r2
 8003a1e:	00da      	lsls	r2, r3, #3
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	0d1b      	lsrs	r3, r3, #20
 8003a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003a2c:	e060      	b.n	8003af0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003a34:	d107      	bne.n	8003a46 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d104      	bne.n	8003a46 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a44:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4c:	d050      	beq.n	8003af0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a4e:	f7fe f837 	bl	8001ac0 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d902      	bls.n	8003a64 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d13d      	bne.n	8003ae0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a72:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a7c:	d111      	bne.n	8003aa2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a86:	d004      	beq.n	8003a92 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a90:	d107      	bne.n	8003aa2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aa0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aaa:	d10f      	bne.n	8003acc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003aca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e010      	b.n	8003b02 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689a      	ldr	r2, [r3, #8]
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	4013      	ands	r3, r2
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d196      	bne.n	8003a2e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3728      	adds	r7, #40	; 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000008 	.word	0x20000008

08003b10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	2200      	movs	r2, #0
 8003b24:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f7ff ff5b 	bl	80039e4 <SPI_WaitFifoStateUntilTimeout>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d007      	beq.n	8003b44 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b38:	f043 0220 	orr.w	r2, r3, #32
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e027      	b.n	8003b94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	9300      	str	r3, [sp, #0]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2180      	movs	r1, #128	; 0x80
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	f7ff fec0 	bl	80038d4 <SPI_WaitFlagStateUntilTimeout>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d007      	beq.n	8003b6a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b5e:	f043 0220 	orr.w	r2, r3, #32
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e014      	b.n	8003b94 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	9300      	str	r3, [sp, #0]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003b76:	68f8      	ldr	r0, [r7, #12]
 8003b78:	f7ff ff34 	bl	80039e4 <SPI_WaitFifoStateUntilTimeout>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d007      	beq.n	8003b92 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b86:	f043 0220 	orr.w	r2, r3, #32
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e000      	b.n	8003b94 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b082      	sub	sp, #8
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e049      	b.n	8003c42 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d106      	bne.n	8003bc8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7fd fd2a 	bl	800161c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2202      	movs	r2, #2
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	3304      	adds	r3, #4
 8003bd8:	4619      	mov	r1, r3
 8003bda:	4610      	mov	r0, r2
 8003bdc:	f000 fa2e 	bl	800403c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}

08003c4a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d020      	beq.n	8003cae <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d01b      	beq.n	8003cae <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f06f 0202 	mvn.w	r2, #2
 8003c7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	699b      	ldr	r3, [r3, #24]
 8003c8c:	f003 0303 	and.w	r3, r3, #3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d003      	beq.n	8003c9c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f9b2 	bl	8003ffe <HAL_TIM_IC_CaptureCallback>
 8003c9a:	e005      	b.n	8003ca8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 f9a4 	bl	8003fea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f9b5 	bl	8004012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	f003 0304 	and.w	r3, r3, #4
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d020      	beq.n	8003cfa <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d01b      	beq.n	8003cfa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f06f 0204 	mvn.w	r2, #4
 8003cca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f98c 	bl	8003ffe <HAL_TIM_IC_CaptureCallback>
 8003ce6:	e005      	b.n	8003cf4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f97e 	bl	8003fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 f98f 	bl	8004012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	f003 0308 	and.w	r3, r3, #8
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d020      	beq.n	8003d46 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f003 0308 	and.w	r3, r3, #8
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d01b      	beq.n	8003d46 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f06f 0208 	mvn.w	r2, #8
 8003d16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2204      	movs	r2, #4
 8003d1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	f003 0303 	and.w	r3, r3, #3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d003      	beq.n	8003d34 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 f966 	bl	8003ffe <HAL_TIM_IC_CaptureCallback>
 8003d32:	e005      	b.n	8003d40 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 f958 	bl	8003fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f969 	bl	8004012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d020      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f003 0310 	and.w	r3, r3, #16
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d01b      	beq.n	8003d92 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f06f 0210 	mvn.w	r2, #16
 8003d62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2208      	movs	r2, #8
 8003d68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	69db      	ldr	r3, [r3, #28]
 8003d70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f940 	bl	8003ffe <HAL_TIM_IC_CaptureCallback>
 8003d7e:	e005      	b.n	8003d8c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 f932 	bl	8003fea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f000 f943 	bl	8004012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00c      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d007      	beq.n	8003db6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f06f 0201 	mvn.w	r2, #1
 8003dae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f7fd faa3 	bl	80012fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d104      	bne.n	8003dca <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00c      	beq.n	8003de4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d007      	beq.n	8003de4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8003ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 faa6 	bl	8004330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00c      	beq.n	8003e08 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d007      	beq.n	8003e08 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fa9e 	bl	8004344 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00c      	beq.n	8003e2c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d007      	beq.n	8003e2c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f8fd 	bl	8004026 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00c      	beq.n	8003e50 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d007      	beq.n	8003e50 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f06f 0220 	mvn.w	r2, #32
 8003e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 fa66 	bl	800431c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003e50:	bf00      	nop
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d101      	bne.n	8003e74 <HAL_TIM_ConfigClockSource+0x1c>
 8003e70:	2302      	movs	r3, #2
 8003e72:	e0b6      	b.n	8003fe2 <HAL_TIM_ConfigClockSource+0x18a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e92:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eb0:	d03e      	beq.n	8003f30 <HAL_TIM_ConfigClockSource+0xd8>
 8003eb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eb6:	f200 8087 	bhi.w	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003eba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ebe:	f000 8086 	beq.w	8003fce <HAL_TIM_ConfigClockSource+0x176>
 8003ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ec6:	d87f      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ec8:	2b70      	cmp	r3, #112	; 0x70
 8003eca:	d01a      	beq.n	8003f02 <HAL_TIM_ConfigClockSource+0xaa>
 8003ecc:	2b70      	cmp	r3, #112	; 0x70
 8003ece:	d87b      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ed0:	2b60      	cmp	r3, #96	; 0x60
 8003ed2:	d050      	beq.n	8003f76 <HAL_TIM_ConfigClockSource+0x11e>
 8003ed4:	2b60      	cmp	r3, #96	; 0x60
 8003ed6:	d877      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ed8:	2b50      	cmp	r3, #80	; 0x50
 8003eda:	d03c      	beq.n	8003f56 <HAL_TIM_ConfigClockSource+0xfe>
 8003edc:	2b50      	cmp	r3, #80	; 0x50
 8003ede:	d873      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ee0:	2b40      	cmp	r3, #64	; 0x40
 8003ee2:	d058      	beq.n	8003f96 <HAL_TIM_ConfigClockSource+0x13e>
 8003ee4:	2b40      	cmp	r3, #64	; 0x40
 8003ee6:	d86f      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ee8:	2b30      	cmp	r3, #48	; 0x30
 8003eea:	d064      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x15e>
 8003eec:	2b30      	cmp	r3, #48	; 0x30
 8003eee:	d86b      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ef0:	2b20      	cmp	r3, #32
 8003ef2:	d060      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x15e>
 8003ef4:	2b20      	cmp	r3, #32
 8003ef6:	d867      	bhi.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d05c      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x15e>
 8003efc:	2b10      	cmp	r3, #16
 8003efe:	d05a      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0x15e>
 8003f00:	e062      	b.n	8003fc8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f12:	f000 f97d 	bl	8004210 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	609a      	str	r2, [r3, #8]
      break;
 8003f2e:	e04f      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f40:	f000 f966 	bl	8004210 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f52:	609a      	str	r2, [r3, #8]
      break;
 8003f54:	e03c      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f62:	461a      	mov	r2, r3
 8003f64:	f000 f8da 	bl	800411c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2150      	movs	r1, #80	; 0x50
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 f933 	bl	80041da <TIM_ITRx_SetConfig>
      break;
 8003f74:	e02c      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f82:	461a      	mov	r2, r3
 8003f84:	f000 f8f9 	bl	800417a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2160      	movs	r1, #96	; 0x60
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 f923 	bl	80041da <TIM_ITRx_SetConfig>
      break;
 8003f94:	e01c      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f000 f8ba 	bl	800411c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2140      	movs	r1, #64	; 0x40
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f000 f913 	bl	80041da <TIM_ITRx_SetConfig>
      break;
 8003fb4:	e00c      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4610      	mov	r0, r2
 8003fc2:	f000 f90a 	bl	80041da <TIM_ITRx_SetConfig>
      break;
 8003fc6:	e003      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	73fb      	strb	r3, [r7, #15]
      break;
 8003fcc:	e000      	b.n	8003fd0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003fce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3710      	adds	r7, #16
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b083      	sub	sp, #12
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ff2:	bf00      	nop
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr

08003ffe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr

08004012 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004012:	b480      	push	{r7}
 8004014:	b083      	sub	sp, #12
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004026:	b480      	push	{r7}
 8004028:	b083      	sub	sp, #12
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
	...

0800403c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800403c:	b480      	push	{r7}
 800403e:	b085      	sub	sp, #20
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a30      	ldr	r2, [pc, #192]	; (8004110 <TIM_Base_SetConfig+0xd4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d003      	beq.n	800405c <TIM_Base_SetConfig+0x20>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800405a:	d108      	bne.n	800406e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	4313      	orrs	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a27      	ldr	r2, [pc, #156]	; (8004110 <TIM_Base_SetConfig+0xd4>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00b      	beq.n	800408e <TIM_Base_SetConfig+0x52>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800407c:	d007      	beq.n	800408e <TIM_Base_SetConfig+0x52>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a24      	ldr	r2, [pc, #144]	; (8004114 <TIM_Base_SetConfig+0xd8>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d003      	beq.n	800408e <TIM_Base_SetConfig+0x52>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a23      	ldr	r2, [pc, #140]	; (8004118 <TIM_Base_SetConfig+0xdc>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d108      	bne.n	80040a0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a12      	ldr	r2, [pc, #72]	; (8004110 <TIM_Base_SetConfig+0xd4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d007      	beq.n	80040dc <TIM_Base_SetConfig+0xa0>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a11      	ldr	r2, [pc, #68]	; (8004114 <TIM_Base_SetConfig+0xd8>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d003      	beq.n	80040dc <TIM_Base_SetConfig+0xa0>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a10      	ldr	r2, [pc, #64]	; (8004118 <TIM_Base_SetConfig+0xdc>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d103      	bne.n	80040e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	691a      	ldr	r2, [r3, #16]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d105      	bne.n	8004102 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	f023 0201 	bic.w	r2, r3, #1
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	611a      	str	r2, [r3, #16]
  }
}
 8004102:	bf00      	nop
 8004104:	3714      	adds	r7, #20
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	40012c00 	.word	0x40012c00
 8004114:	40014000 	.word	0x40014000
 8004118:	40014400 	.word	0x40014400

0800411c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6a1b      	ldr	r3, [r3, #32]
 800412c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	f023 0201 	bic.w	r2, r3, #1
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004146:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4313      	orrs	r3, r2
 8004150:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f023 030a 	bic.w	r3, r3, #10
 8004158:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800415a:	697a      	ldr	r2, [r7, #20]
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	4313      	orrs	r3, r2
 8004160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	621a      	str	r2, [r3, #32]
}
 800416e:	bf00      	nop
 8004170:	371c      	adds	r7, #28
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr

0800417a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800417a:	b480      	push	{r7}
 800417c:	b087      	sub	sp, #28
 800417e:	af00      	add	r7, sp, #0
 8004180:	60f8      	str	r0, [r7, #12]
 8004182:	60b9      	str	r1, [r7, #8]
 8004184:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6a1b      	ldr	r3, [r3, #32]
 800418a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	f023 0210 	bic.w	r2, r3, #16
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	031b      	lsls	r3, r3, #12
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80041b6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	621a      	str	r2, [r3, #32]
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80041da:	b480      	push	{r7}
 80041dc:	b085      	sub	sp, #20
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
 80041e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041f2:	683a      	ldr	r2, [r7, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	f043 0307 	orr.w	r3, r3, #7
 80041fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	609a      	str	r2, [r3, #8]
}
 8004204:	bf00      	nop
 8004206:	3714      	adds	r7, #20
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800422a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	021a      	lsls	r2, r3, #8
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	431a      	orrs	r2, r3
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	4313      	orrs	r3, r2
 800423c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	609a      	str	r2, [r3, #8]
}
 8004244:	bf00      	nop
 8004246:	371c      	adds	r7, #28
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004250:	b480      	push	{r7}
 8004252:	b085      	sub	sp, #20
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004264:	2302      	movs	r3, #2
 8004266:	e04f      	b.n	8004308 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a21      	ldr	r2, [pc, #132]	; (8004314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d108      	bne.n	80042a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004298:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a14      	ldr	r2, [pc, #80]	; (8004314 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d009      	beq.n	80042dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d0:	d004      	beq.n	80042dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a10      	ldr	r2, [pc, #64]	; (8004318 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d10c      	bne.n	80042f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	68ba      	ldr	r2, [r7, #8]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68ba      	ldr	r2, [r7, #8]
 80042f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40014000 	.word	0x40014000

0800431c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b082      	sub	sp, #8
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d101      	bne.n	800436a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e040      	b.n	80043ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800436e:	2b00      	cmp	r3, #0
 8004370:	d106      	bne.n	8004380 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f7fd f98e 	bl	800169c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2224      	movs	r2, #36	; 0x24
 8004384:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0201 	bic.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800439e:	6878      	ldr	r0, [r7, #4]
 80043a0:	f000 fade 	bl	8004960 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 f8af 	bl	8004508 <UART_SetConfig>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d101      	bne.n	80043b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e01b      	b.n	80043ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0201 	orr.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 fb5d 	bl	8004aa4 <UART_CheckIdleState>
 80043ea:	4603      	mov	r3, r0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}

080043f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b08a      	sub	sp, #40	; 0x28
 80043f8:	af02      	add	r7, sp, #8
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	603b      	str	r3, [r7, #0]
 8004400:	4613      	mov	r3, r2
 8004402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004408:	2b20      	cmp	r3, #32
 800440a:	d178      	bne.n	80044fe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <HAL_UART_Transmit+0x24>
 8004412:	88fb      	ldrh	r3, [r7, #6]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	e071      	b.n	8004500 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2221      	movs	r2, #33	; 0x21
 8004428:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800442a:	f7fd fb49 	bl	8001ac0 <HAL_GetTick>
 800442e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	88fa      	ldrh	r2, [r7, #6]
 8004434:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	88fa      	ldrh	r2, [r7, #6]
 800443c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004448:	d108      	bne.n	800445c <HAL_UART_Transmit+0x68>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d104      	bne.n	800445c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004452:	2300      	movs	r3, #0
 8004454:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	61bb      	str	r3, [r7, #24]
 800445a:	e003      	b.n	8004464 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004460:	2300      	movs	r3, #0
 8004462:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004464:	e030      	b.n	80044c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	9300      	str	r3, [sp, #0]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	2200      	movs	r2, #0
 800446e:	2180      	movs	r1, #128	; 0x80
 8004470:	68f8      	ldr	r0, [r7, #12]
 8004472:	f000 fbbf 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d004      	beq.n	8004486 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2220      	movs	r2, #32
 8004480:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e03c      	b.n	8004500 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d10b      	bne.n	80044a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	881a      	ldrh	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004498:	b292      	uxth	r2, r2
 800449a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	3302      	adds	r3, #2
 80044a0:	61bb      	str	r3, [r7, #24]
 80044a2:	e008      	b.n	80044b6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	781a      	ldrb	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	b292      	uxth	r2, r2
 80044ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	3301      	adds	r3, #1
 80044b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044bc:	b29b      	uxth	r3, r3
 80044be:	3b01      	subs	r3, #1
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1c8      	bne.n	8004466 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	9300      	str	r3, [sp, #0]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	2200      	movs	r2, #0
 80044dc:	2140      	movs	r1, #64	; 0x40
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 fb88 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d004      	beq.n	80044f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2220      	movs	r2, #32
 80044ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e005      	b.n	8004500 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2220      	movs	r2, #32
 80044f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80044fa:	2300      	movs	r3, #0
 80044fc:	e000      	b.n	8004500 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80044fe:	2302      	movs	r3, #2
  }
}
 8004500:	4618      	mov	r0, r3
 8004502:	3720      	adds	r7, #32
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004508:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800450c:	b08a      	sub	sp, #40	; 0x28
 800450e:	af00      	add	r7, sp, #0
 8004510:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	689a      	ldr	r2, [r3, #8]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	431a      	orrs	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	695b      	ldr	r3, [r3, #20]
 8004526:	431a      	orrs	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	4313      	orrs	r3, r2
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	4bb4      	ldr	r3, [pc, #720]	; (8004808 <UART_SetConfig+0x300>)
 8004538:	4013      	ands	r3, r2
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	6812      	ldr	r2, [r2, #0]
 800453e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004540:	430b      	orrs	r3, r1
 8004542:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	68da      	ldr	r2, [r3, #12]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4aa9      	ldr	r2, [pc, #676]	; (800480c <UART_SetConfig+0x304>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d004      	beq.n	8004574 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004570:	4313      	orrs	r3, r2
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004584:	430a      	orrs	r2, r1
 8004586:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4aa0      	ldr	r2, [pc, #640]	; (8004810 <UART_SetConfig+0x308>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d126      	bne.n	80045e0 <UART_SetConfig+0xd8>
 8004592:	4ba0      	ldr	r3, [pc, #640]	; (8004814 <UART_SetConfig+0x30c>)
 8004594:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004598:	f003 0303 	and.w	r3, r3, #3
 800459c:	2b03      	cmp	r3, #3
 800459e:	d81b      	bhi.n	80045d8 <UART_SetConfig+0xd0>
 80045a0:	a201      	add	r2, pc, #4	; (adr r2, 80045a8 <UART_SetConfig+0xa0>)
 80045a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a6:	bf00      	nop
 80045a8:	080045b9 	.word	0x080045b9
 80045ac:	080045c9 	.word	0x080045c9
 80045b0:	080045c1 	.word	0x080045c1
 80045b4:	080045d1 	.word	0x080045d1
 80045b8:	2301      	movs	r3, #1
 80045ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045be:	e080      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80045c0:	2302      	movs	r3, #2
 80045c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045c6:	e07c      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80045c8:	2304      	movs	r3, #4
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ce:	e078      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80045d0:	2308      	movs	r3, #8
 80045d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045d6:	e074      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80045d8:	2310      	movs	r3, #16
 80045da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045de:	e070      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a8c      	ldr	r2, [pc, #560]	; (8004818 <UART_SetConfig+0x310>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d138      	bne.n	800465c <UART_SetConfig+0x154>
 80045ea:	4b8a      	ldr	r3, [pc, #552]	; (8004814 <UART_SetConfig+0x30c>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f0:	f003 030c 	and.w	r3, r3, #12
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	d82d      	bhi.n	8004654 <UART_SetConfig+0x14c>
 80045f8:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <UART_SetConfig+0xf8>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	08004635 	.word	0x08004635
 8004604:	08004655 	.word	0x08004655
 8004608:	08004655 	.word	0x08004655
 800460c:	08004655 	.word	0x08004655
 8004610:	08004645 	.word	0x08004645
 8004614:	08004655 	.word	0x08004655
 8004618:	08004655 	.word	0x08004655
 800461c:	08004655 	.word	0x08004655
 8004620:	0800463d 	.word	0x0800463d
 8004624:	08004655 	.word	0x08004655
 8004628:	08004655 	.word	0x08004655
 800462c:	08004655 	.word	0x08004655
 8004630:	0800464d 	.word	0x0800464d
 8004634:	2300      	movs	r3, #0
 8004636:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800463a:	e042      	b.n	80046c2 <UART_SetConfig+0x1ba>
 800463c:	2302      	movs	r3, #2
 800463e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004642:	e03e      	b.n	80046c2 <UART_SetConfig+0x1ba>
 8004644:	2304      	movs	r3, #4
 8004646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800464a:	e03a      	b.n	80046c2 <UART_SetConfig+0x1ba>
 800464c:	2308      	movs	r3, #8
 800464e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004652:	e036      	b.n	80046c2 <UART_SetConfig+0x1ba>
 8004654:	2310      	movs	r3, #16
 8004656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800465a:	e032      	b.n	80046c2 <UART_SetConfig+0x1ba>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a6a      	ldr	r2, [pc, #424]	; (800480c <UART_SetConfig+0x304>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d12a      	bne.n	80046bc <UART_SetConfig+0x1b4>
 8004666:	4b6b      	ldr	r3, [pc, #428]	; (8004814 <UART_SetConfig+0x30c>)
 8004668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800466c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004670:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004674:	d01a      	beq.n	80046ac <UART_SetConfig+0x1a4>
 8004676:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800467a:	d81b      	bhi.n	80046b4 <UART_SetConfig+0x1ac>
 800467c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004680:	d00c      	beq.n	800469c <UART_SetConfig+0x194>
 8004682:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004686:	d815      	bhi.n	80046b4 <UART_SetConfig+0x1ac>
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <UART_SetConfig+0x18c>
 800468c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004690:	d008      	beq.n	80046a4 <UART_SetConfig+0x19c>
 8004692:	e00f      	b.n	80046b4 <UART_SetConfig+0x1ac>
 8004694:	2300      	movs	r3, #0
 8004696:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800469a:	e012      	b.n	80046c2 <UART_SetConfig+0x1ba>
 800469c:	2302      	movs	r3, #2
 800469e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046a2:	e00e      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80046a4:	2304      	movs	r3, #4
 80046a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046aa:	e00a      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80046ac:	2308      	movs	r3, #8
 80046ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b2:	e006      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80046b4:	2310      	movs	r3, #16
 80046b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ba:	e002      	b.n	80046c2 <UART_SetConfig+0x1ba>
 80046bc:	2310      	movs	r3, #16
 80046be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a51      	ldr	r2, [pc, #324]	; (800480c <UART_SetConfig+0x304>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d17a      	bne.n	80047c2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80046cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d824      	bhi.n	800471e <UART_SetConfig+0x216>
 80046d4:	a201      	add	r2, pc, #4	; (adr r2, 80046dc <UART_SetConfig+0x1d4>)
 80046d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046da:	bf00      	nop
 80046dc:	08004701 	.word	0x08004701
 80046e0:	0800471f 	.word	0x0800471f
 80046e4:	08004709 	.word	0x08004709
 80046e8:	0800471f 	.word	0x0800471f
 80046ec:	0800470f 	.word	0x0800470f
 80046f0:	0800471f 	.word	0x0800471f
 80046f4:	0800471f 	.word	0x0800471f
 80046f8:	0800471f 	.word	0x0800471f
 80046fc:	08004717 	.word	0x08004717
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004700:	f7fe fab2 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8004704:	61f8      	str	r0, [r7, #28]
        break;
 8004706:	e010      	b.n	800472a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004708:	4b44      	ldr	r3, [pc, #272]	; (800481c <UART_SetConfig+0x314>)
 800470a:	61fb      	str	r3, [r7, #28]
        break;
 800470c:	e00d      	b.n	800472a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800470e:	f7fe fa13 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8004712:	61f8      	str	r0, [r7, #28]
        break;
 8004714:	e009      	b.n	800472a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004716:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800471a:	61fb      	str	r3, [r7, #28]
        break;
 800471c:	e005      	b.n	800472a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800471e:	2300      	movs	r3, #0
 8004720:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004728:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 8107 	beq.w	8004940 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	685a      	ldr	r2, [r3, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	4413      	add	r3, r2
 800473c:	69fa      	ldr	r2, [r7, #28]
 800473e:	429a      	cmp	r2, r3
 8004740:	d305      	bcc.n	800474e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004748:	69fa      	ldr	r2, [r7, #28]
 800474a:	429a      	cmp	r2, r3
 800474c:	d903      	bls.n	8004756 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004754:	e0f4      	b.n	8004940 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	2200      	movs	r2, #0
 800475a:	461c      	mov	r4, r3
 800475c:	4615      	mov	r5, r2
 800475e:	f04f 0200 	mov.w	r2, #0
 8004762:	f04f 0300 	mov.w	r3, #0
 8004766:	022b      	lsls	r3, r5, #8
 8004768:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800476c:	0222      	lsls	r2, r4, #8
 800476e:	68f9      	ldr	r1, [r7, #12]
 8004770:	6849      	ldr	r1, [r1, #4]
 8004772:	0849      	lsrs	r1, r1, #1
 8004774:	2000      	movs	r0, #0
 8004776:	4688      	mov	r8, r1
 8004778:	4681      	mov	r9, r0
 800477a:	eb12 0a08 	adds.w	sl, r2, r8
 800477e:	eb43 0b09 	adc.w	fp, r3, r9
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	603b      	str	r3, [r7, #0]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004790:	4650      	mov	r0, sl
 8004792:	4659      	mov	r1, fp
 8004794:	f7fc fa08 	bl	8000ba8 <__aeabi_uldivmod>
 8004798:	4602      	mov	r2, r0
 800479a:	460b      	mov	r3, r1
 800479c:	4613      	mov	r3, r2
 800479e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047a6:	d308      	bcc.n	80047ba <UART_SetConfig+0x2b2>
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80047ae:	d204      	bcs.n	80047ba <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	60da      	str	r2, [r3, #12]
 80047b8:	e0c2      	b.n	8004940 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047c0:	e0be      	b.n	8004940 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047ca:	d16a      	bne.n	80048a2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80047cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d834      	bhi.n	800483e <UART_SetConfig+0x336>
 80047d4:	a201      	add	r2, pc, #4	; (adr r2, 80047dc <UART_SetConfig+0x2d4>)
 80047d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047da:	bf00      	nop
 80047dc:	08004801 	.word	0x08004801
 80047e0:	08004821 	.word	0x08004821
 80047e4:	08004829 	.word	0x08004829
 80047e8:	0800483f 	.word	0x0800483f
 80047ec:	0800482f 	.word	0x0800482f
 80047f0:	0800483f 	.word	0x0800483f
 80047f4:	0800483f 	.word	0x0800483f
 80047f8:	0800483f 	.word	0x0800483f
 80047fc:	08004837 	.word	0x08004837
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004800:	f7fe fa32 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 8004804:	61f8      	str	r0, [r7, #28]
        break;
 8004806:	e020      	b.n	800484a <UART_SetConfig+0x342>
 8004808:	efff69f3 	.word	0xefff69f3
 800480c:	40008000 	.word	0x40008000
 8004810:	40013800 	.word	0x40013800
 8004814:	40021000 	.word	0x40021000
 8004818:	40004400 	.word	0x40004400
 800481c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004820:	f7fe fa38 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 8004824:	61f8      	str	r0, [r7, #28]
        break;
 8004826:	e010      	b.n	800484a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004828:	4b4c      	ldr	r3, [pc, #304]	; (800495c <UART_SetConfig+0x454>)
 800482a:	61fb      	str	r3, [r7, #28]
        break;
 800482c:	e00d      	b.n	800484a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800482e:	f7fe f983 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 8004832:	61f8      	str	r0, [r7, #28]
        break;
 8004834:	e009      	b.n	800484a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004836:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800483a:	61fb      	str	r3, [r7, #28]
        break;
 800483c:	e005      	b.n	800484a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004848:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d077      	beq.n	8004940 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	005a      	lsls	r2, r3, #1
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	085b      	lsrs	r3, r3, #1
 800485a:	441a      	add	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	fbb2 f3f3 	udiv	r3, r2, r3
 8004864:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	2b0f      	cmp	r3, #15
 800486a:	d916      	bls.n	800489a <UART_SetConfig+0x392>
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004872:	d212      	bcs.n	800489a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	b29b      	uxth	r3, r3
 8004878:	f023 030f 	bic.w	r3, r3, #15
 800487c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	085b      	lsrs	r3, r3, #1
 8004882:	b29b      	uxth	r3, r3
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	b29a      	uxth	r2, r3
 800488a:	8afb      	ldrh	r3, [r7, #22]
 800488c:	4313      	orrs	r3, r2
 800488e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	8afa      	ldrh	r2, [r7, #22]
 8004896:	60da      	str	r2, [r3, #12]
 8004898:	e052      	b.n	8004940 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80048a0:	e04e      	b.n	8004940 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80048a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d827      	bhi.n	80048fa <UART_SetConfig+0x3f2>
 80048aa:	a201      	add	r2, pc, #4	; (adr r2, 80048b0 <UART_SetConfig+0x3a8>)
 80048ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048b0:	080048d5 	.word	0x080048d5
 80048b4:	080048dd 	.word	0x080048dd
 80048b8:	080048e5 	.word	0x080048e5
 80048bc:	080048fb 	.word	0x080048fb
 80048c0:	080048eb 	.word	0x080048eb
 80048c4:	080048fb 	.word	0x080048fb
 80048c8:	080048fb 	.word	0x080048fb
 80048cc:	080048fb 	.word	0x080048fb
 80048d0:	080048f3 	.word	0x080048f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048d4:	f7fe f9c8 	bl	8002c68 <HAL_RCC_GetPCLK1Freq>
 80048d8:	61f8      	str	r0, [r7, #28]
        break;
 80048da:	e014      	b.n	8004906 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048dc:	f7fe f9da 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 80048e0:	61f8      	str	r0, [r7, #28]
        break;
 80048e2:	e010      	b.n	8004906 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048e4:	4b1d      	ldr	r3, [pc, #116]	; (800495c <UART_SetConfig+0x454>)
 80048e6:	61fb      	str	r3, [r7, #28]
        break;
 80048e8:	e00d      	b.n	8004906 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048ea:	f7fe f925 	bl	8002b38 <HAL_RCC_GetSysClockFreq>
 80048ee:	61f8      	str	r0, [r7, #28]
        break;
 80048f0:	e009      	b.n	8004906 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048f6:	61fb      	str	r3, [r7, #28]
        break;
 80048f8:	e005      	b.n	8004906 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004904:	bf00      	nop
    }

    if (pclk != 0U)
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d019      	beq.n	8004940 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	085a      	lsrs	r2, r3, #1
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	441a      	add	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	fbb2 f3f3 	udiv	r3, r2, r3
 800491e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	2b0f      	cmp	r3, #15
 8004924:	d909      	bls.n	800493a <UART_SetConfig+0x432>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800492c:	d205      	bcs.n	800493a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60da      	str	r2, [r3, #12]
 8004938:	e002      	b.n	8004940 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2200      	movs	r2, #0
 800494a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800494c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004950:	4618      	mov	r0, r3
 8004952:	3728      	adds	r7, #40	; 0x28
 8004954:	46bd      	mov	sp, r7
 8004956:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800495a:	bf00      	nop
 800495c:	00f42400 	.word	0x00f42400

08004960 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b00      	cmp	r3, #0
 8004972:	d00a      	beq.n	800498a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	430a      	orrs	r2, r1
 8004988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00a      	beq.n	80049ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	430a      	orrs	r2, r1
 80049aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00a      	beq.n	80049ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d00a      	beq.n	80049f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	f003 0310 	and.w	r3, r3, #16
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d00a      	beq.n	8004a12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	f003 0320 	and.w	r3, r3, #32
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d00a      	beq.n	8004a34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	430a      	orrs	r2, r1
 8004a32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d01a      	beq.n	8004a76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a5e:	d10a      	bne.n	8004a76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d00a      	beq.n	8004a98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	605a      	str	r2, [r3, #4]
  }
}
 8004a98:	bf00      	nop
 8004a9a:	370c      	adds	r7, #12
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b098      	sub	sp, #96	; 0x60
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ab4:	f7fd f804 	bl	8001ac0 <HAL_GetTick>
 8004ab8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0308 	and.w	r3, r3, #8
 8004ac4:	2b08      	cmp	r3, #8
 8004ac6:	d12e      	bne.n	8004b26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ac8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004acc:	9300      	str	r3, [sp, #0]
 8004ace:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f88c 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d021      	beq.n	8004b26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004af6:	653b      	str	r3, [r7, #80]	; 0x50
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	461a      	mov	r2, r3
 8004afe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b00:	647b      	str	r3, [r7, #68]	; 0x44
 8004b02:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b08:	e841 2300 	strex	r3, r2, [r1]
 8004b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1e6      	bne.n	8004ae2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2220      	movs	r2, #32
 8004b18:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e062      	b.n	8004bec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0304 	and.w	r3, r3, #4
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d149      	bne.n	8004bc8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f856 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d03c      	beq.n	8004bc8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b56:	e853 3f00 	ldrex	r3, [r3]
 8004b5a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b5c:	6a3b      	ldr	r3, [r7, #32]
 8004b5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	461a      	mov	r2, r3
 8004b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b6c:	633b      	str	r3, [r7, #48]	; 0x30
 8004b6e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b74:	e841 2300 	strex	r3, r2, [r1]
 8004b78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1e6      	bne.n	8004b4e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	3308      	adds	r3, #8
 8004b86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	e853 3f00 	ldrex	r3, [r3]
 8004b8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f023 0301 	bic.w	r3, r3, #1
 8004b96:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	3308      	adds	r3, #8
 8004b9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ba0:	61fa      	str	r2, [r7, #28]
 8004ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba4:	69b9      	ldr	r1, [r7, #24]
 8004ba6:	69fa      	ldr	r2, [r7, #28]
 8004ba8:	e841 2300 	strex	r3, r2, [r1]
 8004bac:	617b      	str	r3, [r7, #20]
   return(result);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d1e5      	bne.n	8004b80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e011      	b.n	8004bec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2220      	movs	r2, #32
 8004bcc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3758      	adds	r7, #88	; 0x58
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	603b      	str	r3, [r7, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c04:	e04f      	b.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0c:	d04b      	beq.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c0e:	f7fc ff57 	bl	8001ac0 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d302      	bcc.n	8004c24 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d101      	bne.n	8004c28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e04e      	b.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0304 	and.w	r3, r3, #4
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d037      	beq.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2b80      	cmp	r3, #128	; 0x80
 8004c3a:	d034      	beq.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	2b40      	cmp	r3, #64	; 0x40
 8004c40:	d031      	beq.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	f003 0308 	and.w	r3, r3, #8
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	d110      	bne.n	8004c72 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	2208      	movs	r2, #8
 8004c56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f838 	bl	8004cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2208      	movs	r2, #8
 8004c62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e029      	b.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c80:	d111      	bne.n	8004ca6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f81e 	bl	8004cce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e00f      	b.n	8004cc6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	69da      	ldr	r2, [r3, #28]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	bf0c      	ite	eq
 8004cb6:	2301      	moveq	r3, #1
 8004cb8:	2300      	movne	r3, #0
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d0a0      	beq.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b095      	sub	sp, #84	; 0x54
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ce6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cf4:	643b      	str	r3, [r7, #64]	; 0x40
 8004cf6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004cfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e6      	bne.n	8004cd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	3308      	adds	r3, #8
 8004d0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	e853 3f00 	ldrex	r3, [r3]
 8004d16:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	f023 0301 	bic.w	r3, r3, #1
 8004d1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3308      	adds	r3, #8
 8004d26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d30:	e841 2300 	strex	r3, r2, [r1]
 8004d34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1e5      	bne.n	8004d08 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d118      	bne.n	8004d76 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	e853 3f00 	ldrex	r3, [r3]
 8004d50:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	f023 0310 	bic.w	r3, r3, #16
 8004d58:	647b      	str	r3, [r7, #68]	; 0x44
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d62:	61bb      	str	r3, [r7, #24]
 8004d64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d66:	6979      	ldr	r1, [r7, #20]
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	e841 2300 	strex	r3, r2, [r1]
 8004d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1e6      	bne.n	8004d44 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004d8a:	bf00      	nop
 8004d8c:	3754      	adds	r7, #84	; 0x54
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <__cvt>:
 8004d96:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d9a:	ec55 4b10 	vmov	r4, r5, d0
 8004d9e:	2d00      	cmp	r5, #0
 8004da0:	460e      	mov	r6, r1
 8004da2:	4619      	mov	r1, r3
 8004da4:	462b      	mov	r3, r5
 8004da6:	bfbb      	ittet	lt
 8004da8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004dac:	461d      	movlt	r5, r3
 8004dae:	2300      	movge	r3, #0
 8004db0:	232d      	movlt	r3, #45	; 0x2d
 8004db2:	700b      	strb	r3, [r1, #0]
 8004db4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004db6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004dba:	4691      	mov	r9, r2
 8004dbc:	f023 0820 	bic.w	r8, r3, #32
 8004dc0:	bfbc      	itt	lt
 8004dc2:	4622      	movlt	r2, r4
 8004dc4:	4614      	movlt	r4, r2
 8004dc6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004dca:	d005      	beq.n	8004dd8 <__cvt+0x42>
 8004dcc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004dd0:	d100      	bne.n	8004dd4 <__cvt+0x3e>
 8004dd2:	3601      	adds	r6, #1
 8004dd4:	2102      	movs	r1, #2
 8004dd6:	e000      	b.n	8004dda <__cvt+0x44>
 8004dd8:	2103      	movs	r1, #3
 8004dda:	ab03      	add	r3, sp, #12
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	ab02      	add	r3, sp, #8
 8004de0:	9300      	str	r3, [sp, #0]
 8004de2:	ec45 4b10 	vmov	d0, r4, r5
 8004de6:	4653      	mov	r3, sl
 8004de8:	4632      	mov	r2, r6
 8004dea:	f000 fea1 	bl	8005b30 <_dtoa_r>
 8004dee:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004df2:	4607      	mov	r7, r0
 8004df4:	d102      	bne.n	8004dfc <__cvt+0x66>
 8004df6:	f019 0f01 	tst.w	r9, #1
 8004dfa:	d022      	beq.n	8004e42 <__cvt+0xac>
 8004dfc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004e00:	eb07 0906 	add.w	r9, r7, r6
 8004e04:	d110      	bne.n	8004e28 <__cvt+0x92>
 8004e06:	783b      	ldrb	r3, [r7, #0]
 8004e08:	2b30      	cmp	r3, #48	; 0x30
 8004e0a:	d10a      	bne.n	8004e22 <__cvt+0x8c>
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	2300      	movs	r3, #0
 8004e10:	4620      	mov	r0, r4
 8004e12:	4629      	mov	r1, r5
 8004e14:	f7fb fe58 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e18:	b918      	cbnz	r0, 8004e22 <__cvt+0x8c>
 8004e1a:	f1c6 0601 	rsb	r6, r6, #1
 8004e1e:	f8ca 6000 	str.w	r6, [sl]
 8004e22:	f8da 3000 	ldr.w	r3, [sl]
 8004e26:	4499      	add	r9, r3
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	4620      	mov	r0, r4
 8004e2e:	4629      	mov	r1, r5
 8004e30:	f7fb fe4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e34:	b108      	cbz	r0, 8004e3a <__cvt+0xa4>
 8004e36:	f8cd 900c 	str.w	r9, [sp, #12]
 8004e3a:	2230      	movs	r2, #48	; 0x30
 8004e3c:	9b03      	ldr	r3, [sp, #12]
 8004e3e:	454b      	cmp	r3, r9
 8004e40:	d307      	bcc.n	8004e52 <__cvt+0xbc>
 8004e42:	9b03      	ldr	r3, [sp, #12]
 8004e44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004e46:	1bdb      	subs	r3, r3, r7
 8004e48:	4638      	mov	r0, r7
 8004e4a:	6013      	str	r3, [r2, #0]
 8004e4c:	b004      	add	sp, #16
 8004e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e52:	1c59      	adds	r1, r3, #1
 8004e54:	9103      	str	r1, [sp, #12]
 8004e56:	701a      	strb	r2, [r3, #0]
 8004e58:	e7f0      	b.n	8004e3c <__cvt+0xa6>

08004e5a <__exponent>:
 8004e5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2900      	cmp	r1, #0
 8004e60:	bfb8      	it	lt
 8004e62:	4249      	neglt	r1, r1
 8004e64:	f803 2b02 	strb.w	r2, [r3], #2
 8004e68:	bfb4      	ite	lt
 8004e6a:	222d      	movlt	r2, #45	; 0x2d
 8004e6c:	222b      	movge	r2, #43	; 0x2b
 8004e6e:	2909      	cmp	r1, #9
 8004e70:	7042      	strb	r2, [r0, #1]
 8004e72:	dd2a      	ble.n	8004eca <__exponent+0x70>
 8004e74:	f10d 0207 	add.w	r2, sp, #7
 8004e78:	4617      	mov	r7, r2
 8004e7a:	260a      	movs	r6, #10
 8004e7c:	4694      	mov	ip, r2
 8004e7e:	fb91 f5f6 	sdiv	r5, r1, r6
 8004e82:	fb06 1415 	mls	r4, r6, r5, r1
 8004e86:	3430      	adds	r4, #48	; 0x30
 8004e88:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	2c63      	cmp	r4, #99	; 0x63
 8004e90:	f102 32ff 	add.w	r2, r2, #4294967295
 8004e94:	4629      	mov	r1, r5
 8004e96:	dcf1      	bgt.n	8004e7c <__exponent+0x22>
 8004e98:	3130      	adds	r1, #48	; 0x30
 8004e9a:	f1ac 0402 	sub.w	r4, ip, #2
 8004e9e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004ea2:	1c41      	adds	r1, r0, #1
 8004ea4:	4622      	mov	r2, r4
 8004ea6:	42ba      	cmp	r2, r7
 8004ea8:	d30a      	bcc.n	8004ec0 <__exponent+0x66>
 8004eaa:	f10d 0209 	add.w	r2, sp, #9
 8004eae:	eba2 020c 	sub.w	r2, r2, ip
 8004eb2:	42bc      	cmp	r4, r7
 8004eb4:	bf88      	it	hi
 8004eb6:	2200      	movhi	r2, #0
 8004eb8:	4413      	add	r3, r2
 8004eba:	1a18      	subs	r0, r3, r0
 8004ebc:	b003      	add	sp, #12
 8004ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ec0:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004ec4:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004ec8:	e7ed      	b.n	8004ea6 <__exponent+0x4c>
 8004eca:	2330      	movs	r3, #48	; 0x30
 8004ecc:	3130      	adds	r1, #48	; 0x30
 8004ece:	7083      	strb	r3, [r0, #2]
 8004ed0:	70c1      	strb	r1, [r0, #3]
 8004ed2:	1d03      	adds	r3, r0, #4
 8004ed4:	e7f1      	b.n	8004eba <__exponent+0x60>
	...

08004ed8 <_printf_float>:
 8004ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004edc:	ed2d 8b02 	vpush	{d8}
 8004ee0:	b08d      	sub	sp, #52	; 0x34
 8004ee2:	460c      	mov	r4, r1
 8004ee4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004ee8:	4616      	mov	r6, r2
 8004eea:	461f      	mov	r7, r3
 8004eec:	4605      	mov	r5, r0
 8004eee:	f000 fd1f 	bl	8005930 <_localeconv_r>
 8004ef2:	f8d0 a000 	ldr.w	sl, [r0]
 8004ef6:	4650      	mov	r0, sl
 8004ef8:	f7fb f9ba 	bl	8000270 <strlen>
 8004efc:	2300      	movs	r3, #0
 8004efe:	930a      	str	r3, [sp, #40]	; 0x28
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	9305      	str	r3, [sp, #20]
 8004f04:	f8d8 3000 	ldr.w	r3, [r8]
 8004f08:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004f0c:	3307      	adds	r3, #7
 8004f0e:	f023 0307 	bic.w	r3, r3, #7
 8004f12:	f103 0208 	add.w	r2, r3, #8
 8004f16:	f8c8 2000 	str.w	r2, [r8]
 8004f1a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004f1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004f22:	9307      	str	r3, [sp, #28]
 8004f24:	f8cd 8018 	str.w	r8, [sp, #24]
 8004f28:	ee08 0a10 	vmov	s16, r0
 8004f2c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f34:	4b9e      	ldr	r3, [pc, #632]	; (80051b0 <_printf_float+0x2d8>)
 8004f36:	f04f 32ff 	mov.w	r2, #4294967295
 8004f3a:	f7fb fdf7 	bl	8000b2c <__aeabi_dcmpun>
 8004f3e:	bb88      	cbnz	r0, 8004fa4 <_printf_float+0xcc>
 8004f40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004f44:	4b9a      	ldr	r3, [pc, #616]	; (80051b0 <_printf_float+0x2d8>)
 8004f46:	f04f 32ff 	mov.w	r2, #4294967295
 8004f4a:	f7fb fdd1 	bl	8000af0 <__aeabi_dcmple>
 8004f4e:	bb48      	cbnz	r0, 8004fa4 <_printf_float+0xcc>
 8004f50:	2200      	movs	r2, #0
 8004f52:	2300      	movs	r3, #0
 8004f54:	4640      	mov	r0, r8
 8004f56:	4649      	mov	r1, r9
 8004f58:	f7fb fdc0 	bl	8000adc <__aeabi_dcmplt>
 8004f5c:	b110      	cbz	r0, 8004f64 <_printf_float+0x8c>
 8004f5e:	232d      	movs	r3, #45	; 0x2d
 8004f60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f64:	4a93      	ldr	r2, [pc, #588]	; (80051b4 <_printf_float+0x2dc>)
 8004f66:	4b94      	ldr	r3, [pc, #592]	; (80051b8 <_printf_float+0x2e0>)
 8004f68:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f6c:	bf94      	ite	ls
 8004f6e:	4690      	movls	r8, r2
 8004f70:	4698      	movhi	r8, r3
 8004f72:	2303      	movs	r3, #3
 8004f74:	6123      	str	r3, [r4, #16]
 8004f76:	9b05      	ldr	r3, [sp, #20]
 8004f78:	f023 0304 	bic.w	r3, r3, #4
 8004f7c:	6023      	str	r3, [r4, #0]
 8004f7e:	f04f 0900 	mov.w	r9, #0
 8004f82:	9700      	str	r7, [sp, #0]
 8004f84:	4633      	mov	r3, r6
 8004f86:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f88:	4621      	mov	r1, r4
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	f000 f9da 	bl	8005344 <_printf_common>
 8004f90:	3001      	adds	r0, #1
 8004f92:	f040 8090 	bne.w	80050b6 <_printf_float+0x1de>
 8004f96:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9a:	b00d      	add	sp, #52	; 0x34
 8004f9c:	ecbd 8b02 	vpop	{d8}
 8004fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa4:	4642      	mov	r2, r8
 8004fa6:	464b      	mov	r3, r9
 8004fa8:	4640      	mov	r0, r8
 8004faa:	4649      	mov	r1, r9
 8004fac:	f7fb fdbe 	bl	8000b2c <__aeabi_dcmpun>
 8004fb0:	b140      	cbz	r0, 8004fc4 <_printf_float+0xec>
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	bfbc      	itt	lt
 8004fb8:	232d      	movlt	r3, #45	; 0x2d
 8004fba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004fbe:	4a7f      	ldr	r2, [pc, #508]	; (80051bc <_printf_float+0x2e4>)
 8004fc0:	4b7f      	ldr	r3, [pc, #508]	; (80051c0 <_printf_float+0x2e8>)
 8004fc2:	e7d1      	b.n	8004f68 <_printf_float+0x90>
 8004fc4:	6863      	ldr	r3, [r4, #4]
 8004fc6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004fca:	9206      	str	r2, [sp, #24]
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	d13f      	bne.n	8005050 <_printf_float+0x178>
 8004fd0:	2306      	movs	r3, #6
 8004fd2:	6063      	str	r3, [r4, #4]
 8004fd4:	9b05      	ldr	r3, [sp, #20]
 8004fd6:	6861      	ldr	r1, [r4, #4]
 8004fd8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004fdc:	2300      	movs	r3, #0
 8004fde:	9303      	str	r3, [sp, #12]
 8004fe0:	ab0a      	add	r3, sp, #40	; 0x28
 8004fe2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004fe6:	ab09      	add	r3, sp, #36	; 0x24
 8004fe8:	ec49 8b10 	vmov	d0, r8, r9
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	6022      	str	r2, [r4, #0]
 8004ff0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	f7ff fece 	bl	8004d96 <__cvt>
 8004ffa:	9b06      	ldr	r3, [sp, #24]
 8004ffc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ffe:	2b47      	cmp	r3, #71	; 0x47
 8005000:	4680      	mov	r8, r0
 8005002:	d108      	bne.n	8005016 <_printf_float+0x13e>
 8005004:	1cc8      	adds	r0, r1, #3
 8005006:	db02      	blt.n	800500e <_printf_float+0x136>
 8005008:	6863      	ldr	r3, [r4, #4]
 800500a:	4299      	cmp	r1, r3
 800500c:	dd41      	ble.n	8005092 <_printf_float+0x1ba>
 800500e:	f1ab 0302 	sub.w	r3, fp, #2
 8005012:	fa5f fb83 	uxtb.w	fp, r3
 8005016:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800501a:	d820      	bhi.n	800505e <_printf_float+0x186>
 800501c:	3901      	subs	r1, #1
 800501e:	465a      	mov	r2, fp
 8005020:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005024:	9109      	str	r1, [sp, #36]	; 0x24
 8005026:	f7ff ff18 	bl	8004e5a <__exponent>
 800502a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800502c:	1813      	adds	r3, r2, r0
 800502e:	2a01      	cmp	r2, #1
 8005030:	4681      	mov	r9, r0
 8005032:	6123      	str	r3, [r4, #16]
 8005034:	dc02      	bgt.n	800503c <_printf_float+0x164>
 8005036:	6822      	ldr	r2, [r4, #0]
 8005038:	07d2      	lsls	r2, r2, #31
 800503a:	d501      	bpl.n	8005040 <_printf_float+0x168>
 800503c:	3301      	adds	r3, #1
 800503e:	6123      	str	r3, [r4, #16]
 8005040:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005044:	2b00      	cmp	r3, #0
 8005046:	d09c      	beq.n	8004f82 <_printf_float+0xaa>
 8005048:	232d      	movs	r3, #45	; 0x2d
 800504a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800504e:	e798      	b.n	8004f82 <_printf_float+0xaa>
 8005050:	9a06      	ldr	r2, [sp, #24]
 8005052:	2a47      	cmp	r2, #71	; 0x47
 8005054:	d1be      	bne.n	8004fd4 <_printf_float+0xfc>
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1bc      	bne.n	8004fd4 <_printf_float+0xfc>
 800505a:	2301      	movs	r3, #1
 800505c:	e7b9      	b.n	8004fd2 <_printf_float+0xfa>
 800505e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005062:	d118      	bne.n	8005096 <_printf_float+0x1be>
 8005064:	2900      	cmp	r1, #0
 8005066:	6863      	ldr	r3, [r4, #4]
 8005068:	dd0b      	ble.n	8005082 <_printf_float+0x1aa>
 800506a:	6121      	str	r1, [r4, #16]
 800506c:	b913      	cbnz	r3, 8005074 <_printf_float+0x19c>
 800506e:	6822      	ldr	r2, [r4, #0]
 8005070:	07d0      	lsls	r0, r2, #31
 8005072:	d502      	bpl.n	800507a <_printf_float+0x1a2>
 8005074:	3301      	adds	r3, #1
 8005076:	440b      	add	r3, r1
 8005078:	6123      	str	r3, [r4, #16]
 800507a:	65a1      	str	r1, [r4, #88]	; 0x58
 800507c:	f04f 0900 	mov.w	r9, #0
 8005080:	e7de      	b.n	8005040 <_printf_float+0x168>
 8005082:	b913      	cbnz	r3, 800508a <_printf_float+0x1b2>
 8005084:	6822      	ldr	r2, [r4, #0]
 8005086:	07d2      	lsls	r2, r2, #31
 8005088:	d501      	bpl.n	800508e <_printf_float+0x1b6>
 800508a:	3302      	adds	r3, #2
 800508c:	e7f4      	b.n	8005078 <_printf_float+0x1a0>
 800508e:	2301      	movs	r3, #1
 8005090:	e7f2      	b.n	8005078 <_printf_float+0x1a0>
 8005092:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005098:	4299      	cmp	r1, r3
 800509a:	db05      	blt.n	80050a8 <_printf_float+0x1d0>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	6121      	str	r1, [r4, #16]
 80050a0:	07d8      	lsls	r0, r3, #31
 80050a2:	d5ea      	bpl.n	800507a <_printf_float+0x1a2>
 80050a4:	1c4b      	adds	r3, r1, #1
 80050a6:	e7e7      	b.n	8005078 <_printf_float+0x1a0>
 80050a8:	2900      	cmp	r1, #0
 80050aa:	bfd4      	ite	le
 80050ac:	f1c1 0202 	rsble	r2, r1, #2
 80050b0:	2201      	movgt	r2, #1
 80050b2:	4413      	add	r3, r2
 80050b4:	e7e0      	b.n	8005078 <_printf_float+0x1a0>
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	055a      	lsls	r2, r3, #21
 80050ba:	d407      	bmi.n	80050cc <_printf_float+0x1f4>
 80050bc:	6923      	ldr	r3, [r4, #16]
 80050be:	4642      	mov	r2, r8
 80050c0:	4631      	mov	r1, r6
 80050c2:	4628      	mov	r0, r5
 80050c4:	47b8      	blx	r7
 80050c6:	3001      	adds	r0, #1
 80050c8:	d12c      	bne.n	8005124 <_printf_float+0x24c>
 80050ca:	e764      	b.n	8004f96 <_printf_float+0xbe>
 80050cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80050d0:	f240 80e0 	bls.w	8005294 <_printf_float+0x3bc>
 80050d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80050d8:	2200      	movs	r2, #0
 80050da:	2300      	movs	r3, #0
 80050dc:	f7fb fcf4 	bl	8000ac8 <__aeabi_dcmpeq>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	d034      	beq.n	800514e <_printf_float+0x276>
 80050e4:	4a37      	ldr	r2, [pc, #220]	; (80051c4 <_printf_float+0x2ec>)
 80050e6:	2301      	movs	r3, #1
 80050e8:	4631      	mov	r1, r6
 80050ea:	4628      	mov	r0, r5
 80050ec:	47b8      	blx	r7
 80050ee:	3001      	adds	r0, #1
 80050f0:	f43f af51 	beq.w	8004f96 <_printf_float+0xbe>
 80050f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050f8:	429a      	cmp	r2, r3
 80050fa:	db02      	blt.n	8005102 <_printf_float+0x22a>
 80050fc:	6823      	ldr	r3, [r4, #0]
 80050fe:	07d8      	lsls	r0, r3, #31
 8005100:	d510      	bpl.n	8005124 <_printf_float+0x24c>
 8005102:	ee18 3a10 	vmov	r3, s16
 8005106:	4652      	mov	r2, sl
 8005108:	4631      	mov	r1, r6
 800510a:	4628      	mov	r0, r5
 800510c:	47b8      	blx	r7
 800510e:	3001      	adds	r0, #1
 8005110:	f43f af41 	beq.w	8004f96 <_printf_float+0xbe>
 8005114:	f04f 0800 	mov.w	r8, #0
 8005118:	f104 091a 	add.w	r9, r4, #26
 800511c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800511e:	3b01      	subs	r3, #1
 8005120:	4543      	cmp	r3, r8
 8005122:	dc09      	bgt.n	8005138 <_printf_float+0x260>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	079b      	lsls	r3, r3, #30
 8005128:	f100 8107 	bmi.w	800533a <_printf_float+0x462>
 800512c:	68e0      	ldr	r0, [r4, #12]
 800512e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005130:	4298      	cmp	r0, r3
 8005132:	bfb8      	it	lt
 8005134:	4618      	movlt	r0, r3
 8005136:	e730      	b.n	8004f9a <_printf_float+0xc2>
 8005138:	2301      	movs	r3, #1
 800513a:	464a      	mov	r2, r9
 800513c:	4631      	mov	r1, r6
 800513e:	4628      	mov	r0, r5
 8005140:	47b8      	blx	r7
 8005142:	3001      	adds	r0, #1
 8005144:	f43f af27 	beq.w	8004f96 <_printf_float+0xbe>
 8005148:	f108 0801 	add.w	r8, r8, #1
 800514c:	e7e6      	b.n	800511c <_printf_float+0x244>
 800514e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005150:	2b00      	cmp	r3, #0
 8005152:	dc39      	bgt.n	80051c8 <_printf_float+0x2f0>
 8005154:	4a1b      	ldr	r2, [pc, #108]	; (80051c4 <_printf_float+0x2ec>)
 8005156:	2301      	movs	r3, #1
 8005158:	4631      	mov	r1, r6
 800515a:	4628      	mov	r0, r5
 800515c:	47b8      	blx	r7
 800515e:	3001      	adds	r0, #1
 8005160:	f43f af19 	beq.w	8004f96 <_printf_float+0xbe>
 8005164:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005168:	4313      	orrs	r3, r2
 800516a:	d102      	bne.n	8005172 <_printf_float+0x29a>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	07d9      	lsls	r1, r3, #31
 8005170:	d5d8      	bpl.n	8005124 <_printf_float+0x24c>
 8005172:	ee18 3a10 	vmov	r3, s16
 8005176:	4652      	mov	r2, sl
 8005178:	4631      	mov	r1, r6
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	f43f af09 	beq.w	8004f96 <_printf_float+0xbe>
 8005184:	f04f 0900 	mov.w	r9, #0
 8005188:	f104 0a1a 	add.w	sl, r4, #26
 800518c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800518e:	425b      	negs	r3, r3
 8005190:	454b      	cmp	r3, r9
 8005192:	dc01      	bgt.n	8005198 <_printf_float+0x2c0>
 8005194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005196:	e792      	b.n	80050be <_printf_float+0x1e6>
 8005198:	2301      	movs	r3, #1
 800519a:	4652      	mov	r2, sl
 800519c:	4631      	mov	r1, r6
 800519e:	4628      	mov	r0, r5
 80051a0:	47b8      	blx	r7
 80051a2:	3001      	adds	r0, #1
 80051a4:	f43f aef7 	beq.w	8004f96 <_printf_float+0xbe>
 80051a8:	f109 0901 	add.w	r9, r9, #1
 80051ac:	e7ee      	b.n	800518c <_printf_float+0x2b4>
 80051ae:	bf00      	nop
 80051b0:	7fefffff 	.word	0x7fefffff
 80051b4:	08007c08 	.word	0x08007c08
 80051b8:	08007c0c 	.word	0x08007c0c
 80051bc:	08007c10 	.word	0x08007c10
 80051c0:	08007c14 	.word	0x08007c14
 80051c4:	08007c18 	.word	0x08007c18
 80051c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051cc:	429a      	cmp	r2, r3
 80051ce:	bfa8      	it	ge
 80051d0:	461a      	movge	r2, r3
 80051d2:	2a00      	cmp	r2, #0
 80051d4:	4691      	mov	r9, r2
 80051d6:	dc37      	bgt.n	8005248 <_printf_float+0x370>
 80051d8:	f04f 0b00 	mov.w	fp, #0
 80051dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051e0:	f104 021a 	add.w	r2, r4, #26
 80051e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051e6:	9305      	str	r3, [sp, #20]
 80051e8:	eba3 0309 	sub.w	r3, r3, r9
 80051ec:	455b      	cmp	r3, fp
 80051ee:	dc33      	bgt.n	8005258 <_printf_float+0x380>
 80051f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051f4:	429a      	cmp	r2, r3
 80051f6:	db3b      	blt.n	8005270 <_printf_float+0x398>
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	07da      	lsls	r2, r3, #31
 80051fc:	d438      	bmi.n	8005270 <_printf_float+0x398>
 80051fe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005202:	eba2 0903 	sub.w	r9, r2, r3
 8005206:	9b05      	ldr	r3, [sp, #20]
 8005208:	1ad2      	subs	r2, r2, r3
 800520a:	4591      	cmp	r9, r2
 800520c:	bfa8      	it	ge
 800520e:	4691      	movge	r9, r2
 8005210:	f1b9 0f00 	cmp.w	r9, #0
 8005214:	dc35      	bgt.n	8005282 <_printf_float+0x3aa>
 8005216:	f04f 0800 	mov.w	r8, #0
 800521a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800521e:	f104 0a1a 	add.w	sl, r4, #26
 8005222:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	eba3 0309 	sub.w	r3, r3, r9
 800522c:	4543      	cmp	r3, r8
 800522e:	f77f af79 	ble.w	8005124 <_printf_float+0x24c>
 8005232:	2301      	movs	r3, #1
 8005234:	4652      	mov	r2, sl
 8005236:	4631      	mov	r1, r6
 8005238:	4628      	mov	r0, r5
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	f43f aeaa 	beq.w	8004f96 <_printf_float+0xbe>
 8005242:	f108 0801 	add.w	r8, r8, #1
 8005246:	e7ec      	b.n	8005222 <_printf_float+0x34a>
 8005248:	4613      	mov	r3, r2
 800524a:	4631      	mov	r1, r6
 800524c:	4642      	mov	r2, r8
 800524e:	4628      	mov	r0, r5
 8005250:	47b8      	blx	r7
 8005252:	3001      	adds	r0, #1
 8005254:	d1c0      	bne.n	80051d8 <_printf_float+0x300>
 8005256:	e69e      	b.n	8004f96 <_printf_float+0xbe>
 8005258:	2301      	movs	r3, #1
 800525a:	4631      	mov	r1, r6
 800525c:	4628      	mov	r0, r5
 800525e:	9205      	str	r2, [sp, #20]
 8005260:	47b8      	blx	r7
 8005262:	3001      	adds	r0, #1
 8005264:	f43f ae97 	beq.w	8004f96 <_printf_float+0xbe>
 8005268:	9a05      	ldr	r2, [sp, #20]
 800526a:	f10b 0b01 	add.w	fp, fp, #1
 800526e:	e7b9      	b.n	80051e4 <_printf_float+0x30c>
 8005270:	ee18 3a10 	vmov	r3, s16
 8005274:	4652      	mov	r2, sl
 8005276:	4631      	mov	r1, r6
 8005278:	4628      	mov	r0, r5
 800527a:	47b8      	blx	r7
 800527c:	3001      	adds	r0, #1
 800527e:	d1be      	bne.n	80051fe <_printf_float+0x326>
 8005280:	e689      	b.n	8004f96 <_printf_float+0xbe>
 8005282:	9a05      	ldr	r2, [sp, #20]
 8005284:	464b      	mov	r3, r9
 8005286:	4442      	add	r2, r8
 8005288:	4631      	mov	r1, r6
 800528a:	4628      	mov	r0, r5
 800528c:	47b8      	blx	r7
 800528e:	3001      	adds	r0, #1
 8005290:	d1c1      	bne.n	8005216 <_printf_float+0x33e>
 8005292:	e680      	b.n	8004f96 <_printf_float+0xbe>
 8005294:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005296:	2a01      	cmp	r2, #1
 8005298:	dc01      	bgt.n	800529e <_printf_float+0x3c6>
 800529a:	07db      	lsls	r3, r3, #31
 800529c:	d53a      	bpl.n	8005314 <_printf_float+0x43c>
 800529e:	2301      	movs	r3, #1
 80052a0:	4642      	mov	r2, r8
 80052a2:	4631      	mov	r1, r6
 80052a4:	4628      	mov	r0, r5
 80052a6:	47b8      	blx	r7
 80052a8:	3001      	adds	r0, #1
 80052aa:	f43f ae74 	beq.w	8004f96 <_printf_float+0xbe>
 80052ae:	ee18 3a10 	vmov	r3, s16
 80052b2:	4652      	mov	r2, sl
 80052b4:	4631      	mov	r1, r6
 80052b6:	4628      	mov	r0, r5
 80052b8:	47b8      	blx	r7
 80052ba:	3001      	adds	r0, #1
 80052bc:	f43f ae6b 	beq.w	8004f96 <_printf_float+0xbe>
 80052c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80052c4:	2200      	movs	r2, #0
 80052c6:	2300      	movs	r3, #0
 80052c8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80052cc:	f7fb fbfc 	bl	8000ac8 <__aeabi_dcmpeq>
 80052d0:	b9d8      	cbnz	r0, 800530a <_printf_float+0x432>
 80052d2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80052d6:	f108 0201 	add.w	r2, r8, #1
 80052da:	4631      	mov	r1, r6
 80052dc:	4628      	mov	r0, r5
 80052de:	47b8      	blx	r7
 80052e0:	3001      	adds	r0, #1
 80052e2:	d10e      	bne.n	8005302 <_printf_float+0x42a>
 80052e4:	e657      	b.n	8004f96 <_printf_float+0xbe>
 80052e6:	2301      	movs	r3, #1
 80052e8:	4652      	mov	r2, sl
 80052ea:	4631      	mov	r1, r6
 80052ec:	4628      	mov	r0, r5
 80052ee:	47b8      	blx	r7
 80052f0:	3001      	adds	r0, #1
 80052f2:	f43f ae50 	beq.w	8004f96 <_printf_float+0xbe>
 80052f6:	f108 0801 	add.w	r8, r8, #1
 80052fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052fc:	3b01      	subs	r3, #1
 80052fe:	4543      	cmp	r3, r8
 8005300:	dcf1      	bgt.n	80052e6 <_printf_float+0x40e>
 8005302:	464b      	mov	r3, r9
 8005304:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005308:	e6da      	b.n	80050c0 <_printf_float+0x1e8>
 800530a:	f04f 0800 	mov.w	r8, #0
 800530e:	f104 0a1a 	add.w	sl, r4, #26
 8005312:	e7f2      	b.n	80052fa <_printf_float+0x422>
 8005314:	2301      	movs	r3, #1
 8005316:	4642      	mov	r2, r8
 8005318:	e7df      	b.n	80052da <_printf_float+0x402>
 800531a:	2301      	movs	r3, #1
 800531c:	464a      	mov	r2, r9
 800531e:	4631      	mov	r1, r6
 8005320:	4628      	mov	r0, r5
 8005322:	47b8      	blx	r7
 8005324:	3001      	adds	r0, #1
 8005326:	f43f ae36 	beq.w	8004f96 <_printf_float+0xbe>
 800532a:	f108 0801 	add.w	r8, r8, #1
 800532e:	68e3      	ldr	r3, [r4, #12]
 8005330:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005332:	1a5b      	subs	r3, r3, r1
 8005334:	4543      	cmp	r3, r8
 8005336:	dcf0      	bgt.n	800531a <_printf_float+0x442>
 8005338:	e6f8      	b.n	800512c <_printf_float+0x254>
 800533a:	f04f 0800 	mov.w	r8, #0
 800533e:	f104 0919 	add.w	r9, r4, #25
 8005342:	e7f4      	b.n	800532e <_printf_float+0x456>

08005344 <_printf_common>:
 8005344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005348:	4616      	mov	r6, r2
 800534a:	4699      	mov	r9, r3
 800534c:	688a      	ldr	r2, [r1, #8]
 800534e:	690b      	ldr	r3, [r1, #16]
 8005350:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005354:	4293      	cmp	r3, r2
 8005356:	bfb8      	it	lt
 8005358:	4613      	movlt	r3, r2
 800535a:	6033      	str	r3, [r6, #0]
 800535c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005360:	4607      	mov	r7, r0
 8005362:	460c      	mov	r4, r1
 8005364:	b10a      	cbz	r2, 800536a <_printf_common+0x26>
 8005366:	3301      	adds	r3, #1
 8005368:	6033      	str	r3, [r6, #0]
 800536a:	6823      	ldr	r3, [r4, #0]
 800536c:	0699      	lsls	r1, r3, #26
 800536e:	bf42      	ittt	mi
 8005370:	6833      	ldrmi	r3, [r6, #0]
 8005372:	3302      	addmi	r3, #2
 8005374:	6033      	strmi	r3, [r6, #0]
 8005376:	6825      	ldr	r5, [r4, #0]
 8005378:	f015 0506 	ands.w	r5, r5, #6
 800537c:	d106      	bne.n	800538c <_printf_common+0x48>
 800537e:	f104 0a19 	add.w	sl, r4, #25
 8005382:	68e3      	ldr	r3, [r4, #12]
 8005384:	6832      	ldr	r2, [r6, #0]
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	42ab      	cmp	r3, r5
 800538a:	dc26      	bgt.n	80053da <_printf_common+0x96>
 800538c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005390:	1e13      	subs	r3, r2, #0
 8005392:	6822      	ldr	r2, [r4, #0]
 8005394:	bf18      	it	ne
 8005396:	2301      	movne	r3, #1
 8005398:	0692      	lsls	r2, r2, #26
 800539a:	d42b      	bmi.n	80053f4 <_printf_common+0xb0>
 800539c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053a0:	4649      	mov	r1, r9
 80053a2:	4638      	mov	r0, r7
 80053a4:	47c0      	blx	r8
 80053a6:	3001      	adds	r0, #1
 80053a8:	d01e      	beq.n	80053e8 <_printf_common+0xa4>
 80053aa:	6823      	ldr	r3, [r4, #0]
 80053ac:	6922      	ldr	r2, [r4, #16]
 80053ae:	f003 0306 	and.w	r3, r3, #6
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	bf02      	ittt	eq
 80053b6:	68e5      	ldreq	r5, [r4, #12]
 80053b8:	6833      	ldreq	r3, [r6, #0]
 80053ba:	1aed      	subeq	r5, r5, r3
 80053bc:	68a3      	ldr	r3, [r4, #8]
 80053be:	bf0c      	ite	eq
 80053c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053c4:	2500      	movne	r5, #0
 80053c6:	4293      	cmp	r3, r2
 80053c8:	bfc4      	itt	gt
 80053ca:	1a9b      	subgt	r3, r3, r2
 80053cc:	18ed      	addgt	r5, r5, r3
 80053ce:	2600      	movs	r6, #0
 80053d0:	341a      	adds	r4, #26
 80053d2:	42b5      	cmp	r5, r6
 80053d4:	d11a      	bne.n	800540c <_printf_common+0xc8>
 80053d6:	2000      	movs	r0, #0
 80053d8:	e008      	b.n	80053ec <_printf_common+0xa8>
 80053da:	2301      	movs	r3, #1
 80053dc:	4652      	mov	r2, sl
 80053de:	4649      	mov	r1, r9
 80053e0:	4638      	mov	r0, r7
 80053e2:	47c0      	blx	r8
 80053e4:	3001      	adds	r0, #1
 80053e6:	d103      	bne.n	80053f0 <_printf_common+0xac>
 80053e8:	f04f 30ff 	mov.w	r0, #4294967295
 80053ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053f0:	3501      	adds	r5, #1
 80053f2:	e7c6      	b.n	8005382 <_printf_common+0x3e>
 80053f4:	18e1      	adds	r1, r4, r3
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	2030      	movs	r0, #48	; 0x30
 80053fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053fe:	4422      	add	r2, r4
 8005400:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005404:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005408:	3302      	adds	r3, #2
 800540a:	e7c7      	b.n	800539c <_printf_common+0x58>
 800540c:	2301      	movs	r3, #1
 800540e:	4622      	mov	r2, r4
 8005410:	4649      	mov	r1, r9
 8005412:	4638      	mov	r0, r7
 8005414:	47c0      	blx	r8
 8005416:	3001      	adds	r0, #1
 8005418:	d0e6      	beq.n	80053e8 <_printf_common+0xa4>
 800541a:	3601      	adds	r6, #1
 800541c:	e7d9      	b.n	80053d2 <_printf_common+0x8e>
	...

08005420 <_printf_i>:
 8005420:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005424:	7e0f      	ldrb	r7, [r1, #24]
 8005426:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005428:	2f78      	cmp	r7, #120	; 0x78
 800542a:	4691      	mov	r9, r2
 800542c:	4680      	mov	r8, r0
 800542e:	460c      	mov	r4, r1
 8005430:	469a      	mov	sl, r3
 8005432:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005436:	d807      	bhi.n	8005448 <_printf_i+0x28>
 8005438:	2f62      	cmp	r7, #98	; 0x62
 800543a:	d80a      	bhi.n	8005452 <_printf_i+0x32>
 800543c:	2f00      	cmp	r7, #0
 800543e:	f000 80d4 	beq.w	80055ea <_printf_i+0x1ca>
 8005442:	2f58      	cmp	r7, #88	; 0x58
 8005444:	f000 80c0 	beq.w	80055c8 <_printf_i+0x1a8>
 8005448:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800544c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005450:	e03a      	b.n	80054c8 <_printf_i+0xa8>
 8005452:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005456:	2b15      	cmp	r3, #21
 8005458:	d8f6      	bhi.n	8005448 <_printf_i+0x28>
 800545a:	a101      	add	r1, pc, #4	; (adr r1, 8005460 <_printf_i+0x40>)
 800545c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005460:	080054b9 	.word	0x080054b9
 8005464:	080054cd 	.word	0x080054cd
 8005468:	08005449 	.word	0x08005449
 800546c:	08005449 	.word	0x08005449
 8005470:	08005449 	.word	0x08005449
 8005474:	08005449 	.word	0x08005449
 8005478:	080054cd 	.word	0x080054cd
 800547c:	08005449 	.word	0x08005449
 8005480:	08005449 	.word	0x08005449
 8005484:	08005449 	.word	0x08005449
 8005488:	08005449 	.word	0x08005449
 800548c:	080055d1 	.word	0x080055d1
 8005490:	080054f9 	.word	0x080054f9
 8005494:	0800558b 	.word	0x0800558b
 8005498:	08005449 	.word	0x08005449
 800549c:	08005449 	.word	0x08005449
 80054a0:	080055f3 	.word	0x080055f3
 80054a4:	08005449 	.word	0x08005449
 80054a8:	080054f9 	.word	0x080054f9
 80054ac:	08005449 	.word	0x08005449
 80054b0:	08005449 	.word	0x08005449
 80054b4:	08005593 	.word	0x08005593
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	1d1a      	adds	r2, r3, #4
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	602a      	str	r2, [r5, #0]
 80054c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80054c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80054c8:	2301      	movs	r3, #1
 80054ca:	e09f      	b.n	800560c <_printf_i+0x1ec>
 80054cc:	6820      	ldr	r0, [r4, #0]
 80054ce:	682b      	ldr	r3, [r5, #0]
 80054d0:	0607      	lsls	r7, r0, #24
 80054d2:	f103 0104 	add.w	r1, r3, #4
 80054d6:	6029      	str	r1, [r5, #0]
 80054d8:	d501      	bpl.n	80054de <_printf_i+0xbe>
 80054da:	681e      	ldr	r6, [r3, #0]
 80054dc:	e003      	b.n	80054e6 <_printf_i+0xc6>
 80054de:	0646      	lsls	r6, r0, #25
 80054e0:	d5fb      	bpl.n	80054da <_printf_i+0xba>
 80054e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80054e6:	2e00      	cmp	r6, #0
 80054e8:	da03      	bge.n	80054f2 <_printf_i+0xd2>
 80054ea:	232d      	movs	r3, #45	; 0x2d
 80054ec:	4276      	negs	r6, r6
 80054ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f2:	485a      	ldr	r0, [pc, #360]	; (800565c <_printf_i+0x23c>)
 80054f4:	230a      	movs	r3, #10
 80054f6:	e012      	b.n	800551e <_printf_i+0xfe>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	6820      	ldr	r0, [r4, #0]
 80054fc:	1d19      	adds	r1, r3, #4
 80054fe:	6029      	str	r1, [r5, #0]
 8005500:	0605      	lsls	r5, r0, #24
 8005502:	d501      	bpl.n	8005508 <_printf_i+0xe8>
 8005504:	681e      	ldr	r6, [r3, #0]
 8005506:	e002      	b.n	800550e <_printf_i+0xee>
 8005508:	0641      	lsls	r1, r0, #25
 800550a:	d5fb      	bpl.n	8005504 <_printf_i+0xe4>
 800550c:	881e      	ldrh	r6, [r3, #0]
 800550e:	4853      	ldr	r0, [pc, #332]	; (800565c <_printf_i+0x23c>)
 8005510:	2f6f      	cmp	r7, #111	; 0x6f
 8005512:	bf0c      	ite	eq
 8005514:	2308      	moveq	r3, #8
 8005516:	230a      	movne	r3, #10
 8005518:	2100      	movs	r1, #0
 800551a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800551e:	6865      	ldr	r5, [r4, #4]
 8005520:	60a5      	str	r5, [r4, #8]
 8005522:	2d00      	cmp	r5, #0
 8005524:	bfa2      	ittt	ge
 8005526:	6821      	ldrge	r1, [r4, #0]
 8005528:	f021 0104 	bicge.w	r1, r1, #4
 800552c:	6021      	strge	r1, [r4, #0]
 800552e:	b90e      	cbnz	r6, 8005534 <_printf_i+0x114>
 8005530:	2d00      	cmp	r5, #0
 8005532:	d04b      	beq.n	80055cc <_printf_i+0x1ac>
 8005534:	4615      	mov	r5, r2
 8005536:	fbb6 f1f3 	udiv	r1, r6, r3
 800553a:	fb03 6711 	mls	r7, r3, r1, r6
 800553e:	5dc7      	ldrb	r7, [r0, r7]
 8005540:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005544:	4637      	mov	r7, r6
 8005546:	42bb      	cmp	r3, r7
 8005548:	460e      	mov	r6, r1
 800554a:	d9f4      	bls.n	8005536 <_printf_i+0x116>
 800554c:	2b08      	cmp	r3, #8
 800554e:	d10b      	bne.n	8005568 <_printf_i+0x148>
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	07de      	lsls	r6, r3, #31
 8005554:	d508      	bpl.n	8005568 <_printf_i+0x148>
 8005556:	6923      	ldr	r3, [r4, #16]
 8005558:	6861      	ldr	r1, [r4, #4]
 800555a:	4299      	cmp	r1, r3
 800555c:	bfde      	ittt	le
 800555e:	2330      	movle	r3, #48	; 0x30
 8005560:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005564:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005568:	1b52      	subs	r2, r2, r5
 800556a:	6122      	str	r2, [r4, #16]
 800556c:	f8cd a000 	str.w	sl, [sp]
 8005570:	464b      	mov	r3, r9
 8005572:	aa03      	add	r2, sp, #12
 8005574:	4621      	mov	r1, r4
 8005576:	4640      	mov	r0, r8
 8005578:	f7ff fee4 	bl	8005344 <_printf_common>
 800557c:	3001      	adds	r0, #1
 800557e:	d14a      	bne.n	8005616 <_printf_i+0x1f6>
 8005580:	f04f 30ff 	mov.w	r0, #4294967295
 8005584:	b004      	add	sp, #16
 8005586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	f043 0320 	orr.w	r3, r3, #32
 8005590:	6023      	str	r3, [r4, #0]
 8005592:	4833      	ldr	r0, [pc, #204]	; (8005660 <_printf_i+0x240>)
 8005594:	2778      	movs	r7, #120	; 0x78
 8005596:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800559a:	6823      	ldr	r3, [r4, #0]
 800559c:	6829      	ldr	r1, [r5, #0]
 800559e:	061f      	lsls	r7, r3, #24
 80055a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80055a4:	d402      	bmi.n	80055ac <_printf_i+0x18c>
 80055a6:	065f      	lsls	r7, r3, #25
 80055a8:	bf48      	it	mi
 80055aa:	b2b6      	uxthmi	r6, r6
 80055ac:	07df      	lsls	r7, r3, #31
 80055ae:	bf48      	it	mi
 80055b0:	f043 0320 	orrmi.w	r3, r3, #32
 80055b4:	6029      	str	r1, [r5, #0]
 80055b6:	bf48      	it	mi
 80055b8:	6023      	strmi	r3, [r4, #0]
 80055ba:	b91e      	cbnz	r6, 80055c4 <_printf_i+0x1a4>
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	f023 0320 	bic.w	r3, r3, #32
 80055c2:	6023      	str	r3, [r4, #0]
 80055c4:	2310      	movs	r3, #16
 80055c6:	e7a7      	b.n	8005518 <_printf_i+0xf8>
 80055c8:	4824      	ldr	r0, [pc, #144]	; (800565c <_printf_i+0x23c>)
 80055ca:	e7e4      	b.n	8005596 <_printf_i+0x176>
 80055cc:	4615      	mov	r5, r2
 80055ce:	e7bd      	b.n	800554c <_printf_i+0x12c>
 80055d0:	682b      	ldr	r3, [r5, #0]
 80055d2:	6826      	ldr	r6, [r4, #0]
 80055d4:	6961      	ldr	r1, [r4, #20]
 80055d6:	1d18      	adds	r0, r3, #4
 80055d8:	6028      	str	r0, [r5, #0]
 80055da:	0635      	lsls	r5, r6, #24
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	d501      	bpl.n	80055e4 <_printf_i+0x1c4>
 80055e0:	6019      	str	r1, [r3, #0]
 80055e2:	e002      	b.n	80055ea <_printf_i+0x1ca>
 80055e4:	0670      	lsls	r0, r6, #25
 80055e6:	d5fb      	bpl.n	80055e0 <_printf_i+0x1c0>
 80055e8:	8019      	strh	r1, [r3, #0]
 80055ea:	2300      	movs	r3, #0
 80055ec:	6123      	str	r3, [r4, #16]
 80055ee:	4615      	mov	r5, r2
 80055f0:	e7bc      	b.n	800556c <_printf_i+0x14c>
 80055f2:	682b      	ldr	r3, [r5, #0]
 80055f4:	1d1a      	adds	r2, r3, #4
 80055f6:	602a      	str	r2, [r5, #0]
 80055f8:	681d      	ldr	r5, [r3, #0]
 80055fa:	6862      	ldr	r2, [r4, #4]
 80055fc:	2100      	movs	r1, #0
 80055fe:	4628      	mov	r0, r5
 8005600:	f7fa fde6 	bl	80001d0 <memchr>
 8005604:	b108      	cbz	r0, 800560a <_printf_i+0x1ea>
 8005606:	1b40      	subs	r0, r0, r5
 8005608:	6060      	str	r0, [r4, #4]
 800560a:	6863      	ldr	r3, [r4, #4]
 800560c:	6123      	str	r3, [r4, #16]
 800560e:	2300      	movs	r3, #0
 8005610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005614:	e7aa      	b.n	800556c <_printf_i+0x14c>
 8005616:	6923      	ldr	r3, [r4, #16]
 8005618:	462a      	mov	r2, r5
 800561a:	4649      	mov	r1, r9
 800561c:	4640      	mov	r0, r8
 800561e:	47d0      	blx	sl
 8005620:	3001      	adds	r0, #1
 8005622:	d0ad      	beq.n	8005580 <_printf_i+0x160>
 8005624:	6823      	ldr	r3, [r4, #0]
 8005626:	079b      	lsls	r3, r3, #30
 8005628:	d413      	bmi.n	8005652 <_printf_i+0x232>
 800562a:	68e0      	ldr	r0, [r4, #12]
 800562c:	9b03      	ldr	r3, [sp, #12]
 800562e:	4298      	cmp	r0, r3
 8005630:	bfb8      	it	lt
 8005632:	4618      	movlt	r0, r3
 8005634:	e7a6      	b.n	8005584 <_printf_i+0x164>
 8005636:	2301      	movs	r3, #1
 8005638:	4632      	mov	r2, r6
 800563a:	4649      	mov	r1, r9
 800563c:	4640      	mov	r0, r8
 800563e:	47d0      	blx	sl
 8005640:	3001      	adds	r0, #1
 8005642:	d09d      	beq.n	8005580 <_printf_i+0x160>
 8005644:	3501      	adds	r5, #1
 8005646:	68e3      	ldr	r3, [r4, #12]
 8005648:	9903      	ldr	r1, [sp, #12]
 800564a:	1a5b      	subs	r3, r3, r1
 800564c:	42ab      	cmp	r3, r5
 800564e:	dcf2      	bgt.n	8005636 <_printf_i+0x216>
 8005650:	e7eb      	b.n	800562a <_printf_i+0x20a>
 8005652:	2500      	movs	r5, #0
 8005654:	f104 0619 	add.w	r6, r4, #25
 8005658:	e7f5      	b.n	8005646 <_printf_i+0x226>
 800565a:	bf00      	nop
 800565c:	08007c1a 	.word	0x08007c1a
 8005660:	08007c2b 	.word	0x08007c2b

08005664 <std>:
 8005664:	2300      	movs	r3, #0
 8005666:	b510      	push	{r4, lr}
 8005668:	4604      	mov	r4, r0
 800566a:	e9c0 3300 	strd	r3, r3, [r0]
 800566e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005672:	6083      	str	r3, [r0, #8]
 8005674:	8181      	strh	r1, [r0, #12]
 8005676:	6643      	str	r3, [r0, #100]	; 0x64
 8005678:	81c2      	strh	r2, [r0, #14]
 800567a:	6183      	str	r3, [r0, #24]
 800567c:	4619      	mov	r1, r3
 800567e:	2208      	movs	r2, #8
 8005680:	305c      	adds	r0, #92	; 0x5c
 8005682:	f000 f94d 	bl	8005920 <memset>
 8005686:	4b0d      	ldr	r3, [pc, #52]	; (80056bc <std+0x58>)
 8005688:	6263      	str	r3, [r4, #36]	; 0x24
 800568a:	4b0d      	ldr	r3, [pc, #52]	; (80056c0 <std+0x5c>)
 800568c:	62a3      	str	r3, [r4, #40]	; 0x28
 800568e:	4b0d      	ldr	r3, [pc, #52]	; (80056c4 <std+0x60>)
 8005690:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005692:	4b0d      	ldr	r3, [pc, #52]	; (80056c8 <std+0x64>)
 8005694:	6323      	str	r3, [r4, #48]	; 0x30
 8005696:	4b0d      	ldr	r3, [pc, #52]	; (80056cc <std+0x68>)
 8005698:	6224      	str	r4, [r4, #32]
 800569a:	429c      	cmp	r4, r3
 800569c:	d006      	beq.n	80056ac <std+0x48>
 800569e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80056a2:	4294      	cmp	r4, r2
 80056a4:	d002      	beq.n	80056ac <std+0x48>
 80056a6:	33d0      	adds	r3, #208	; 0xd0
 80056a8:	429c      	cmp	r4, r3
 80056aa:	d105      	bne.n	80056b8 <std+0x54>
 80056ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80056b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b4:	f000 b9b0 	b.w	8005a18 <__retarget_lock_init_recursive>
 80056b8:	bd10      	pop	{r4, pc}
 80056ba:	bf00      	nop
 80056bc:	08005829 	.word	0x08005829
 80056c0:	0800584b 	.word	0x0800584b
 80056c4:	08005883 	.word	0x08005883
 80056c8:	080058a7 	.word	0x080058a7
 80056cc:	20000534 	.word	0x20000534

080056d0 <stdio_exit_handler>:
 80056d0:	4a02      	ldr	r2, [pc, #8]	; (80056dc <stdio_exit_handler+0xc>)
 80056d2:	4903      	ldr	r1, [pc, #12]	; (80056e0 <stdio_exit_handler+0x10>)
 80056d4:	4803      	ldr	r0, [pc, #12]	; (80056e4 <stdio_exit_handler+0x14>)
 80056d6:	f000 b869 	b.w	80057ac <_fwalk_sglue>
 80056da:	bf00      	nop
 80056dc:	20000014 	.word	0x20000014
 80056e0:	080073c9 	.word	0x080073c9
 80056e4:	20000020 	.word	0x20000020

080056e8 <cleanup_stdio>:
 80056e8:	6841      	ldr	r1, [r0, #4]
 80056ea:	4b0c      	ldr	r3, [pc, #48]	; (800571c <cleanup_stdio+0x34>)
 80056ec:	4299      	cmp	r1, r3
 80056ee:	b510      	push	{r4, lr}
 80056f0:	4604      	mov	r4, r0
 80056f2:	d001      	beq.n	80056f8 <cleanup_stdio+0x10>
 80056f4:	f001 fe68 	bl	80073c8 <_fflush_r>
 80056f8:	68a1      	ldr	r1, [r4, #8]
 80056fa:	4b09      	ldr	r3, [pc, #36]	; (8005720 <cleanup_stdio+0x38>)
 80056fc:	4299      	cmp	r1, r3
 80056fe:	d002      	beq.n	8005706 <cleanup_stdio+0x1e>
 8005700:	4620      	mov	r0, r4
 8005702:	f001 fe61 	bl	80073c8 <_fflush_r>
 8005706:	68e1      	ldr	r1, [r4, #12]
 8005708:	4b06      	ldr	r3, [pc, #24]	; (8005724 <cleanup_stdio+0x3c>)
 800570a:	4299      	cmp	r1, r3
 800570c:	d004      	beq.n	8005718 <cleanup_stdio+0x30>
 800570e:	4620      	mov	r0, r4
 8005710:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005714:	f001 be58 	b.w	80073c8 <_fflush_r>
 8005718:	bd10      	pop	{r4, pc}
 800571a:	bf00      	nop
 800571c:	20000534 	.word	0x20000534
 8005720:	2000059c 	.word	0x2000059c
 8005724:	20000604 	.word	0x20000604

08005728 <global_stdio_init.part.0>:
 8005728:	b510      	push	{r4, lr}
 800572a:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <global_stdio_init.part.0+0x30>)
 800572c:	4c0b      	ldr	r4, [pc, #44]	; (800575c <global_stdio_init.part.0+0x34>)
 800572e:	4a0c      	ldr	r2, [pc, #48]	; (8005760 <global_stdio_init.part.0+0x38>)
 8005730:	601a      	str	r2, [r3, #0]
 8005732:	4620      	mov	r0, r4
 8005734:	2200      	movs	r2, #0
 8005736:	2104      	movs	r1, #4
 8005738:	f7ff ff94 	bl	8005664 <std>
 800573c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005740:	2201      	movs	r2, #1
 8005742:	2109      	movs	r1, #9
 8005744:	f7ff ff8e 	bl	8005664 <std>
 8005748:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800574c:	2202      	movs	r2, #2
 800574e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005752:	2112      	movs	r1, #18
 8005754:	f7ff bf86 	b.w	8005664 <std>
 8005758:	2000066c 	.word	0x2000066c
 800575c:	20000534 	.word	0x20000534
 8005760:	080056d1 	.word	0x080056d1

08005764 <__sfp_lock_acquire>:
 8005764:	4801      	ldr	r0, [pc, #4]	; (800576c <__sfp_lock_acquire+0x8>)
 8005766:	f000 b958 	b.w	8005a1a <__retarget_lock_acquire_recursive>
 800576a:	bf00      	nop
 800576c:	20000675 	.word	0x20000675

08005770 <__sfp_lock_release>:
 8005770:	4801      	ldr	r0, [pc, #4]	; (8005778 <__sfp_lock_release+0x8>)
 8005772:	f000 b953 	b.w	8005a1c <__retarget_lock_release_recursive>
 8005776:	bf00      	nop
 8005778:	20000675 	.word	0x20000675

0800577c <__sinit>:
 800577c:	b510      	push	{r4, lr}
 800577e:	4604      	mov	r4, r0
 8005780:	f7ff fff0 	bl	8005764 <__sfp_lock_acquire>
 8005784:	6a23      	ldr	r3, [r4, #32]
 8005786:	b11b      	cbz	r3, 8005790 <__sinit+0x14>
 8005788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800578c:	f7ff bff0 	b.w	8005770 <__sfp_lock_release>
 8005790:	4b04      	ldr	r3, [pc, #16]	; (80057a4 <__sinit+0x28>)
 8005792:	6223      	str	r3, [r4, #32]
 8005794:	4b04      	ldr	r3, [pc, #16]	; (80057a8 <__sinit+0x2c>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1f5      	bne.n	8005788 <__sinit+0xc>
 800579c:	f7ff ffc4 	bl	8005728 <global_stdio_init.part.0>
 80057a0:	e7f2      	b.n	8005788 <__sinit+0xc>
 80057a2:	bf00      	nop
 80057a4:	080056e9 	.word	0x080056e9
 80057a8:	2000066c 	.word	0x2000066c

080057ac <_fwalk_sglue>:
 80057ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b0:	4607      	mov	r7, r0
 80057b2:	4688      	mov	r8, r1
 80057b4:	4614      	mov	r4, r2
 80057b6:	2600      	movs	r6, #0
 80057b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057bc:	f1b9 0901 	subs.w	r9, r9, #1
 80057c0:	d505      	bpl.n	80057ce <_fwalk_sglue+0x22>
 80057c2:	6824      	ldr	r4, [r4, #0]
 80057c4:	2c00      	cmp	r4, #0
 80057c6:	d1f7      	bne.n	80057b8 <_fwalk_sglue+0xc>
 80057c8:	4630      	mov	r0, r6
 80057ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057ce:	89ab      	ldrh	r3, [r5, #12]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d907      	bls.n	80057e4 <_fwalk_sglue+0x38>
 80057d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057d8:	3301      	adds	r3, #1
 80057da:	d003      	beq.n	80057e4 <_fwalk_sglue+0x38>
 80057dc:	4629      	mov	r1, r5
 80057de:	4638      	mov	r0, r7
 80057e0:	47c0      	blx	r8
 80057e2:	4306      	orrs	r6, r0
 80057e4:	3568      	adds	r5, #104	; 0x68
 80057e6:	e7e9      	b.n	80057bc <_fwalk_sglue+0x10>

080057e8 <siprintf>:
 80057e8:	b40e      	push	{r1, r2, r3}
 80057ea:	b500      	push	{lr}
 80057ec:	b09c      	sub	sp, #112	; 0x70
 80057ee:	ab1d      	add	r3, sp, #116	; 0x74
 80057f0:	9002      	str	r0, [sp, #8]
 80057f2:	9006      	str	r0, [sp, #24]
 80057f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057f8:	4809      	ldr	r0, [pc, #36]	; (8005820 <siprintf+0x38>)
 80057fa:	9107      	str	r1, [sp, #28]
 80057fc:	9104      	str	r1, [sp, #16]
 80057fe:	4909      	ldr	r1, [pc, #36]	; (8005824 <siprintf+0x3c>)
 8005800:	f853 2b04 	ldr.w	r2, [r3], #4
 8005804:	9105      	str	r1, [sp, #20]
 8005806:	6800      	ldr	r0, [r0, #0]
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	a902      	add	r1, sp, #8
 800580c:	f001 fc58 	bl	80070c0 <_svfiprintf_r>
 8005810:	9b02      	ldr	r3, [sp, #8]
 8005812:	2200      	movs	r2, #0
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	b01c      	add	sp, #112	; 0x70
 8005818:	f85d eb04 	ldr.w	lr, [sp], #4
 800581c:	b003      	add	sp, #12
 800581e:	4770      	bx	lr
 8005820:	2000006c 	.word	0x2000006c
 8005824:	ffff0208 	.word	0xffff0208

08005828 <__sread>:
 8005828:	b510      	push	{r4, lr}
 800582a:	460c      	mov	r4, r1
 800582c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005830:	f000 f8a4 	bl	800597c <_read_r>
 8005834:	2800      	cmp	r0, #0
 8005836:	bfab      	itete	ge
 8005838:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800583a:	89a3      	ldrhlt	r3, [r4, #12]
 800583c:	181b      	addge	r3, r3, r0
 800583e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005842:	bfac      	ite	ge
 8005844:	6563      	strge	r3, [r4, #84]	; 0x54
 8005846:	81a3      	strhlt	r3, [r4, #12]
 8005848:	bd10      	pop	{r4, pc}

0800584a <__swrite>:
 800584a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800584e:	461f      	mov	r7, r3
 8005850:	898b      	ldrh	r3, [r1, #12]
 8005852:	05db      	lsls	r3, r3, #23
 8005854:	4605      	mov	r5, r0
 8005856:	460c      	mov	r4, r1
 8005858:	4616      	mov	r6, r2
 800585a:	d505      	bpl.n	8005868 <__swrite+0x1e>
 800585c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005860:	2302      	movs	r3, #2
 8005862:	2200      	movs	r2, #0
 8005864:	f000 f878 	bl	8005958 <_lseek_r>
 8005868:	89a3      	ldrh	r3, [r4, #12]
 800586a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800586e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005872:	81a3      	strh	r3, [r4, #12]
 8005874:	4632      	mov	r2, r6
 8005876:	463b      	mov	r3, r7
 8005878:	4628      	mov	r0, r5
 800587a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800587e:	f000 b88f 	b.w	80059a0 <_write_r>

08005882 <__sseek>:
 8005882:	b510      	push	{r4, lr}
 8005884:	460c      	mov	r4, r1
 8005886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800588a:	f000 f865 	bl	8005958 <_lseek_r>
 800588e:	1c43      	adds	r3, r0, #1
 8005890:	89a3      	ldrh	r3, [r4, #12]
 8005892:	bf15      	itete	ne
 8005894:	6560      	strne	r0, [r4, #84]	; 0x54
 8005896:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800589a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800589e:	81a3      	strheq	r3, [r4, #12]
 80058a0:	bf18      	it	ne
 80058a2:	81a3      	strhne	r3, [r4, #12]
 80058a4:	bd10      	pop	{r4, pc}

080058a6 <__sclose>:
 80058a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058aa:	f000 b845 	b.w	8005938 <_close_r>

080058ae <_vsniprintf_r>:
 80058ae:	b530      	push	{r4, r5, lr}
 80058b0:	4614      	mov	r4, r2
 80058b2:	2c00      	cmp	r4, #0
 80058b4:	b09b      	sub	sp, #108	; 0x6c
 80058b6:	4605      	mov	r5, r0
 80058b8:	461a      	mov	r2, r3
 80058ba:	da05      	bge.n	80058c8 <_vsniprintf_r+0x1a>
 80058bc:	238b      	movs	r3, #139	; 0x8b
 80058be:	6003      	str	r3, [r0, #0]
 80058c0:	f04f 30ff 	mov.w	r0, #4294967295
 80058c4:	b01b      	add	sp, #108	; 0x6c
 80058c6:	bd30      	pop	{r4, r5, pc}
 80058c8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80058cc:	f8ad 300c 	strh.w	r3, [sp, #12]
 80058d0:	bf14      	ite	ne
 80058d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80058d6:	4623      	moveq	r3, r4
 80058d8:	9302      	str	r3, [sp, #8]
 80058da:	9305      	str	r3, [sp, #20]
 80058dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058e0:	9100      	str	r1, [sp, #0]
 80058e2:	9104      	str	r1, [sp, #16]
 80058e4:	f8ad 300e 	strh.w	r3, [sp, #14]
 80058e8:	4669      	mov	r1, sp
 80058ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80058ec:	f001 fbe8 	bl	80070c0 <_svfiprintf_r>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	bfbc      	itt	lt
 80058f4:	238b      	movlt	r3, #139	; 0x8b
 80058f6:	602b      	strlt	r3, [r5, #0]
 80058f8:	2c00      	cmp	r4, #0
 80058fa:	d0e3      	beq.n	80058c4 <_vsniprintf_r+0x16>
 80058fc:	9b00      	ldr	r3, [sp, #0]
 80058fe:	2200      	movs	r2, #0
 8005900:	701a      	strb	r2, [r3, #0]
 8005902:	e7df      	b.n	80058c4 <_vsniprintf_r+0x16>

08005904 <vsniprintf>:
 8005904:	b507      	push	{r0, r1, r2, lr}
 8005906:	9300      	str	r3, [sp, #0]
 8005908:	4613      	mov	r3, r2
 800590a:	460a      	mov	r2, r1
 800590c:	4601      	mov	r1, r0
 800590e:	4803      	ldr	r0, [pc, #12]	; (800591c <vsniprintf+0x18>)
 8005910:	6800      	ldr	r0, [r0, #0]
 8005912:	f7ff ffcc 	bl	80058ae <_vsniprintf_r>
 8005916:	b003      	add	sp, #12
 8005918:	f85d fb04 	ldr.w	pc, [sp], #4
 800591c:	2000006c 	.word	0x2000006c

08005920 <memset>:
 8005920:	4402      	add	r2, r0
 8005922:	4603      	mov	r3, r0
 8005924:	4293      	cmp	r3, r2
 8005926:	d100      	bne.n	800592a <memset+0xa>
 8005928:	4770      	bx	lr
 800592a:	f803 1b01 	strb.w	r1, [r3], #1
 800592e:	e7f9      	b.n	8005924 <memset+0x4>

08005930 <_localeconv_r>:
 8005930:	4800      	ldr	r0, [pc, #0]	; (8005934 <_localeconv_r+0x4>)
 8005932:	4770      	bx	lr
 8005934:	20000160 	.word	0x20000160

08005938 <_close_r>:
 8005938:	b538      	push	{r3, r4, r5, lr}
 800593a:	4d06      	ldr	r5, [pc, #24]	; (8005954 <_close_r+0x1c>)
 800593c:	2300      	movs	r3, #0
 800593e:	4604      	mov	r4, r0
 8005940:	4608      	mov	r0, r1
 8005942:	602b      	str	r3, [r5, #0]
 8005944:	f7fb ffad 	bl	80018a2 <_close>
 8005948:	1c43      	adds	r3, r0, #1
 800594a:	d102      	bne.n	8005952 <_close_r+0x1a>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	b103      	cbz	r3, 8005952 <_close_r+0x1a>
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	bd38      	pop	{r3, r4, r5, pc}
 8005954:	20000670 	.word	0x20000670

08005958 <_lseek_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	4d07      	ldr	r5, [pc, #28]	; (8005978 <_lseek_r+0x20>)
 800595c:	4604      	mov	r4, r0
 800595e:	4608      	mov	r0, r1
 8005960:	4611      	mov	r1, r2
 8005962:	2200      	movs	r2, #0
 8005964:	602a      	str	r2, [r5, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	f7fb ffc2 	bl	80018f0 <_lseek>
 800596c:	1c43      	adds	r3, r0, #1
 800596e:	d102      	bne.n	8005976 <_lseek_r+0x1e>
 8005970:	682b      	ldr	r3, [r5, #0]
 8005972:	b103      	cbz	r3, 8005976 <_lseek_r+0x1e>
 8005974:	6023      	str	r3, [r4, #0]
 8005976:	bd38      	pop	{r3, r4, r5, pc}
 8005978:	20000670 	.word	0x20000670

0800597c <_read_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	4d07      	ldr	r5, [pc, #28]	; (800599c <_read_r+0x20>)
 8005980:	4604      	mov	r4, r0
 8005982:	4608      	mov	r0, r1
 8005984:	4611      	mov	r1, r2
 8005986:	2200      	movs	r2, #0
 8005988:	602a      	str	r2, [r5, #0]
 800598a:	461a      	mov	r2, r3
 800598c:	f7fb ff50 	bl	8001830 <_read>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d102      	bne.n	800599a <_read_r+0x1e>
 8005994:	682b      	ldr	r3, [r5, #0]
 8005996:	b103      	cbz	r3, 800599a <_read_r+0x1e>
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	bd38      	pop	{r3, r4, r5, pc}
 800599c:	20000670 	.word	0x20000670

080059a0 <_write_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d07      	ldr	r5, [pc, #28]	; (80059c0 <_write_r+0x20>)
 80059a4:	4604      	mov	r4, r0
 80059a6:	4608      	mov	r0, r1
 80059a8:	4611      	mov	r1, r2
 80059aa:	2200      	movs	r2, #0
 80059ac:	602a      	str	r2, [r5, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	f7fb ff5b 	bl	800186a <_write>
 80059b4:	1c43      	adds	r3, r0, #1
 80059b6:	d102      	bne.n	80059be <_write_r+0x1e>
 80059b8:	682b      	ldr	r3, [r5, #0]
 80059ba:	b103      	cbz	r3, 80059be <_write_r+0x1e>
 80059bc:	6023      	str	r3, [r4, #0]
 80059be:	bd38      	pop	{r3, r4, r5, pc}
 80059c0:	20000670 	.word	0x20000670

080059c4 <__errno>:
 80059c4:	4b01      	ldr	r3, [pc, #4]	; (80059cc <__errno+0x8>)
 80059c6:	6818      	ldr	r0, [r3, #0]
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	2000006c 	.word	0x2000006c

080059d0 <__libc_init_array>:
 80059d0:	b570      	push	{r4, r5, r6, lr}
 80059d2:	4d0d      	ldr	r5, [pc, #52]	; (8005a08 <__libc_init_array+0x38>)
 80059d4:	4c0d      	ldr	r4, [pc, #52]	; (8005a0c <__libc_init_array+0x3c>)
 80059d6:	1b64      	subs	r4, r4, r5
 80059d8:	10a4      	asrs	r4, r4, #2
 80059da:	2600      	movs	r6, #0
 80059dc:	42a6      	cmp	r6, r4
 80059de:	d109      	bne.n	80059f4 <__libc_init_array+0x24>
 80059e0:	4d0b      	ldr	r5, [pc, #44]	; (8005a10 <__libc_init_array+0x40>)
 80059e2:	4c0c      	ldr	r4, [pc, #48]	; (8005a14 <__libc_init_array+0x44>)
 80059e4:	f002 f894 	bl	8007b10 <_init>
 80059e8:	1b64      	subs	r4, r4, r5
 80059ea:	10a4      	asrs	r4, r4, #2
 80059ec:	2600      	movs	r6, #0
 80059ee:	42a6      	cmp	r6, r4
 80059f0:	d105      	bne.n	80059fe <__libc_init_array+0x2e>
 80059f2:	bd70      	pop	{r4, r5, r6, pc}
 80059f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80059f8:	4798      	blx	r3
 80059fa:	3601      	adds	r6, #1
 80059fc:	e7ee      	b.n	80059dc <__libc_init_array+0xc>
 80059fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a02:	4798      	blx	r3
 8005a04:	3601      	adds	r6, #1
 8005a06:	e7f2      	b.n	80059ee <__libc_init_array+0x1e>
 8005a08:	08007f84 	.word	0x08007f84
 8005a0c:	08007f84 	.word	0x08007f84
 8005a10:	08007f84 	.word	0x08007f84
 8005a14:	08007f88 	.word	0x08007f88

08005a18 <__retarget_lock_init_recursive>:
 8005a18:	4770      	bx	lr

08005a1a <__retarget_lock_acquire_recursive>:
 8005a1a:	4770      	bx	lr

08005a1c <__retarget_lock_release_recursive>:
 8005a1c:	4770      	bx	lr

08005a1e <quorem>:
 8005a1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a22:	6903      	ldr	r3, [r0, #16]
 8005a24:	690c      	ldr	r4, [r1, #16]
 8005a26:	42a3      	cmp	r3, r4
 8005a28:	4607      	mov	r7, r0
 8005a2a:	db7e      	blt.n	8005b2a <quorem+0x10c>
 8005a2c:	3c01      	subs	r4, #1
 8005a2e:	f101 0814 	add.w	r8, r1, #20
 8005a32:	f100 0514 	add.w	r5, r0, #20
 8005a36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a3a:	9301      	str	r3, [sp, #4]
 8005a3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a44:	3301      	adds	r3, #1
 8005a46:	429a      	cmp	r2, r3
 8005a48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005a4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a50:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a54:	d331      	bcc.n	8005aba <quorem+0x9c>
 8005a56:	f04f 0e00 	mov.w	lr, #0
 8005a5a:	4640      	mov	r0, r8
 8005a5c:	46ac      	mov	ip, r5
 8005a5e:	46f2      	mov	sl, lr
 8005a60:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a64:	b293      	uxth	r3, r2
 8005a66:	fb06 e303 	mla	r3, r6, r3, lr
 8005a6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a6e:	0c1a      	lsrs	r2, r3, #16
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	ebaa 0303 	sub.w	r3, sl, r3
 8005a76:	f8dc a000 	ldr.w	sl, [ip]
 8005a7a:	fa13 f38a 	uxtah	r3, r3, sl
 8005a7e:	fb06 220e 	mla	r2, r6, lr, r2
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	9b00      	ldr	r3, [sp, #0]
 8005a86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a8a:	b292      	uxth	r2, r2
 8005a8c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a94:	f8bd 3000 	ldrh.w	r3, [sp]
 8005a98:	4581      	cmp	r9, r0
 8005a9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a9e:	f84c 3b04 	str.w	r3, [ip], #4
 8005aa2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005aa6:	d2db      	bcs.n	8005a60 <quorem+0x42>
 8005aa8:	f855 300b 	ldr.w	r3, [r5, fp]
 8005aac:	b92b      	cbnz	r3, 8005aba <quorem+0x9c>
 8005aae:	9b01      	ldr	r3, [sp, #4]
 8005ab0:	3b04      	subs	r3, #4
 8005ab2:	429d      	cmp	r5, r3
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	d32c      	bcc.n	8005b12 <quorem+0xf4>
 8005ab8:	613c      	str	r4, [r7, #16]
 8005aba:	4638      	mov	r0, r7
 8005abc:	f001 f9a6 	bl	8006e0c <__mcmp>
 8005ac0:	2800      	cmp	r0, #0
 8005ac2:	db22      	blt.n	8005b0a <quorem+0xec>
 8005ac4:	3601      	adds	r6, #1
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ace:	f8d1 c000 	ldr.w	ip, [r1]
 8005ad2:	b293      	uxth	r3, r2
 8005ad4:	1ac3      	subs	r3, r0, r3
 8005ad6:	0c12      	lsrs	r2, r2, #16
 8005ad8:	fa13 f38c 	uxtah	r3, r3, ip
 8005adc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005ae0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aea:	45c1      	cmp	r9, r8
 8005aec:	f841 3b04 	str.w	r3, [r1], #4
 8005af0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005af4:	d2e9      	bcs.n	8005aca <quorem+0xac>
 8005af6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005afa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005afe:	b922      	cbnz	r2, 8005b0a <quorem+0xec>
 8005b00:	3b04      	subs	r3, #4
 8005b02:	429d      	cmp	r5, r3
 8005b04:	461a      	mov	r2, r3
 8005b06:	d30a      	bcc.n	8005b1e <quorem+0x100>
 8005b08:	613c      	str	r4, [r7, #16]
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	b003      	add	sp, #12
 8005b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b12:	6812      	ldr	r2, [r2, #0]
 8005b14:	3b04      	subs	r3, #4
 8005b16:	2a00      	cmp	r2, #0
 8005b18:	d1ce      	bne.n	8005ab8 <quorem+0x9a>
 8005b1a:	3c01      	subs	r4, #1
 8005b1c:	e7c9      	b.n	8005ab2 <quorem+0x94>
 8005b1e:	6812      	ldr	r2, [r2, #0]
 8005b20:	3b04      	subs	r3, #4
 8005b22:	2a00      	cmp	r2, #0
 8005b24:	d1f0      	bne.n	8005b08 <quorem+0xea>
 8005b26:	3c01      	subs	r4, #1
 8005b28:	e7eb      	b.n	8005b02 <quorem+0xe4>
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	e7ee      	b.n	8005b0c <quorem+0xee>
	...

08005b30 <_dtoa_r>:
 8005b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b34:	ed2d 8b04 	vpush	{d8-d9}
 8005b38:	69c5      	ldr	r5, [r0, #28]
 8005b3a:	b093      	sub	sp, #76	; 0x4c
 8005b3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005b40:	ec57 6b10 	vmov	r6, r7, d0
 8005b44:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005b48:	9107      	str	r1, [sp, #28]
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	920a      	str	r2, [sp, #40]	; 0x28
 8005b4e:	930d      	str	r3, [sp, #52]	; 0x34
 8005b50:	b975      	cbnz	r5, 8005b70 <_dtoa_r+0x40>
 8005b52:	2010      	movs	r0, #16
 8005b54:	f000 fe2a 	bl	80067ac <malloc>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	61e0      	str	r0, [r4, #28]
 8005b5c:	b920      	cbnz	r0, 8005b68 <_dtoa_r+0x38>
 8005b5e:	4bae      	ldr	r3, [pc, #696]	; (8005e18 <_dtoa_r+0x2e8>)
 8005b60:	21ef      	movs	r1, #239	; 0xef
 8005b62:	48ae      	ldr	r0, [pc, #696]	; (8005e1c <_dtoa_r+0x2ec>)
 8005b64:	f001 fc90 	bl	8007488 <__assert_func>
 8005b68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005b6c:	6005      	str	r5, [r0, #0]
 8005b6e:	60c5      	str	r5, [r0, #12]
 8005b70:	69e3      	ldr	r3, [r4, #28]
 8005b72:	6819      	ldr	r1, [r3, #0]
 8005b74:	b151      	cbz	r1, 8005b8c <_dtoa_r+0x5c>
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	604a      	str	r2, [r1, #4]
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	4093      	lsls	r3, r2
 8005b7e:	608b      	str	r3, [r1, #8]
 8005b80:	4620      	mov	r0, r4
 8005b82:	f000 ff07 	bl	8006994 <_Bfree>
 8005b86:	69e3      	ldr	r3, [r4, #28]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	1e3b      	subs	r3, r7, #0
 8005b8e:	bfbb      	ittet	lt
 8005b90:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b94:	9303      	strlt	r3, [sp, #12]
 8005b96:	2300      	movge	r3, #0
 8005b98:	2201      	movlt	r2, #1
 8005b9a:	bfac      	ite	ge
 8005b9c:	f8c8 3000 	strge.w	r3, [r8]
 8005ba0:	f8c8 2000 	strlt.w	r2, [r8]
 8005ba4:	4b9e      	ldr	r3, [pc, #632]	; (8005e20 <_dtoa_r+0x2f0>)
 8005ba6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005baa:	ea33 0308 	bics.w	r3, r3, r8
 8005bae:	d11b      	bne.n	8005be8 <_dtoa_r+0xb8>
 8005bb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005bb2:	f242 730f 	movw	r3, #9999	; 0x270f
 8005bb6:	6013      	str	r3, [r2, #0]
 8005bb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005bbc:	4333      	orrs	r3, r6
 8005bbe:	f000 8593 	beq.w	80066e8 <_dtoa_r+0xbb8>
 8005bc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bc4:	b963      	cbnz	r3, 8005be0 <_dtoa_r+0xb0>
 8005bc6:	4b97      	ldr	r3, [pc, #604]	; (8005e24 <_dtoa_r+0x2f4>)
 8005bc8:	e027      	b.n	8005c1a <_dtoa_r+0xea>
 8005bca:	4b97      	ldr	r3, [pc, #604]	; (8005e28 <_dtoa_r+0x2f8>)
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	3308      	adds	r3, #8
 8005bd0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005bd2:	6013      	str	r3, [r2, #0]
 8005bd4:	9800      	ldr	r0, [sp, #0]
 8005bd6:	b013      	add	sp, #76	; 0x4c
 8005bd8:	ecbd 8b04 	vpop	{d8-d9}
 8005bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be0:	4b90      	ldr	r3, [pc, #576]	; (8005e24 <_dtoa_r+0x2f4>)
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	3303      	adds	r3, #3
 8005be6:	e7f3      	b.n	8005bd0 <_dtoa_r+0xa0>
 8005be8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	ec51 0b17 	vmov	r0, r1, d7
 8005bf2:	eeb0 8a47 	vmov.f32	s16, s14
 8005bf6:	eef0 8a67 	vmov.f32	s17, s15
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	f7fa ff64 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c00:	4681      	mov	r9, r0
 8005c02:	b160      	cbz	r0, 8005c1e <_dtoa_r+0xee>
 8005c04:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005c06:	2301      	movs	r3, #1
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	f000 8568 	beq.w	80066e2 <_dtoa_r+0xbb2>
 8005c12:	4b86      	ldr	r3, [pc, #536]	; (8005e2c <_dtoa_r+0x2fc>)
 8005c14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	9300      	str	r3, [sp, #0]
 8005c1c:	e7da      	b.n	8005bd4 <_dtoa_r+0xa4>
 8005c1e:	aa10      	add	r2, sp, #64	; 0x40
 8005c20:	a911      	add	r1, sp, #68	; 0x44
 8005c22:	4620      	mov	r0, r4
 8005c24:	eeb0 0a48 	vmov.f32	s0, s16
 8005c28:	eef0 0a68 	vmov.f32	s1, s17
 8005c2c:	f001 f994 	bl	8006f58 <__d2b>
 8005c30:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005c34:	4682      	mov	sl, r0
 8005c36:	2d00      	cmp	r5, #0
 8005c38:	d07f      	beq.n	8005d3a <_dtoa_r+0x20a>
 8005c3a:	ee18 3a90 	vmov	r3, s17
 8005c3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c42:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005c46:	ec51 0b18 	vmov	r0, r1, d8
 8005c4a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005c4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005c52:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005c56:	4619      	mov	r1, r3
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4b75      	ldr	r3, [pc, #468]	; (8005e30 <_dtoa_r+0x300>)
 8005c5c:	f7fa fb14 	bl	8000288 <__aeabi_dsub>
 8005c60:	a367      	add	r3, pc, #412	; (adr r3, 8005e00 <_dtoa_r+0x2d0>)
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa fcc7 	bl	80005f8 <__aeabi_dmul>
 8005c6a:	a367      	add	r3, pc, #412	; (adr r3, 8005e08 <_dtoa_r+0x2d8>)
 8005c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c70:	f7fa fb0c 	bl	800028c <__adddf3>
 8005c74:	4606      	mov	r6, r0
 8005c76:	4628      	mov	r0, r5
 8005c78:	460f      	mov	r7, r1
 8005c7a:	f7fa fc53 	bl	8000524 <__aeabi_i2d>
 8005c7e:	a364      	add	r3, pc, #400	; (adr r3, 8005e10 <_dtoa_r+0x2e0>)
 8005c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c84:	f7fa fcb8 	bl	80005f8 <__aeabi_dmul>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	460b      	mov	r3, r1
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	4639      	mov	r1, r7
 8005c90:	f7fa fafc 	bl	800028c <__adddf3>
 8005c94:	4606      	mov	r6, r0
 8005c96:	460f      	mov	r7, r1
 8005c98:	f7fa ff5e 	bl	8000b58 <__aeabi_d2iz>
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4683      	mov	fp, r0
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	4630      	mov	r0, r6
 8005ca4:	4639      	mov	r1, r7
 8005ca6:	f7fa ff19 	bl	8000adc <__aeabi_dcmplt>
 8005caa:	b148      	cbz	r0, 8005cc0 <_dtoa_r+0x190>
 8005cac:	4658      	mov	r0, fp
 8005cae:	f7fa fc39 	bl	8000524 <__aeabi_i2d>
 8005cb2:	4632      	mov	r2, r6
 8005cb4:	463b      	mov	r3, r7
 8005cb6:	f7fa ff07 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cba:	b908      	cbnz	r0, 8005cc0 <_dtoa_r+0x190>
 8005cbc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005cc0:	f1bb 0f16 	cmp.w	fp, #22
 8005cc4:	d857      	bhi.n	8005d76 <_dtoa_r+0x246>
 8005cc6:	4b5b      	ldr	r3, [pc, #364]	; (8005e34 <_dtoa_r+0x304>)
 8005cc8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd0:	ec51 0b18 	vmov	r0, r1, d8
 8005cd4:	f7fa ff02 	bl	8000adc <__aeabi_dcmplt>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	d04e      	beq.n	8005d7a <_dtoa_r+0x24a>
 8005cdc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ce4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ce6:	1b5b      	subs	r3, r3, r5
 8005ce8:	1e5a      	subs	r2, r3, #1
 8005cea:	bf45      	ittet	mi
 8005cec:	f1c3 0301 	rsbmi	r3, r3, #1
 8005cf0:	9305      	strmi	r3, [sp, #20]
 8005cf2:	2300      	movpl	r3, #0
 8005cf4:	2300      	movmi	r3, #0
 8005cf6:	9206      	str	r2, [sp, #24]
 8005cf8:	bf54      	ite	pl
 8005cfa:	9305      	strpl	r3, [sp, #20]
 8005cfc:	9306      	strmi	r3, [sp, #24]
 8005cfe:	f1bb 0f00 	cmp.w	fp, #0
 8005d02:	db3c      	blt.n	8005d7e <_dtoa_r+0x24e>
 8005d04:	9b06      	ldr	r3, [sp, #24]
 8005d06:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005d0a:	445b      	add	r3, fp
 8005d0c:	9306      	str	r3, [sp, #24]
 8005d0e:	2300      	movs	r3, #0
 8005d10:	9308      	str	r3, [sp, #32]
 8005d12:	9b07      	ldr	r3, [sp, #28]
 8005d14:	2b09      	cmp	r3, #9
 8005d16:	d868      	bhi.n	8005dea <_dtoa_r+0x2ba>
 8005d18:	2b05      	cmp	r3, #5
 8005d1a:	bfc4      	itt	gt
 8005d1c:	3b04      	subgt	r3, #4
 8005d1e:	9307      	strgt	r3, [sp, #28]
 8005d20:	9b07      	ldr	r3, [sp, #28]
 8005d22:	f1a3 0302 	sub.w	r3, r3, #2
 8005d26:	bfcc      	ite	gt
 8005d28:	2500      	movgt	r5, #0
 8005d2a:	2501      	movle	r5, #1
 8005d2c:	2b03      	cmp	r3, #3
 8005d2e:	f200 8085 	bhi.w	8005e3c <_dtoa_r+0x30c>
 8005d32:	e8df f003 	tbb	[pc, r3]
 8005d36:	3b2e      	.short	0x3b2e
 8005d38:	5839      	.short	0x5839
 8005d3a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005d3e:	441d      	add	r5, r3
 8005d40:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005d44:	2b20      	cmp	r3, #32
 8005d46:	bfc1      	itttt	gt
 8005d48:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005d4c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d50:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005d54:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005d58:	bfd6      	itet	le
 8005d5a:	f1c3 0320 	rsble	r3, r3, #32
 8005d5e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d62:	fa06 f003 	lslle.w	r0, r6, r3
 8005d66:	f7fa fbcd 	bl	8000504 <__aeabi_ui2d>
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005d70:	3d01      	subs	r5, #1
 8005d72:	920e      	str	r2, [sp, #56]	; 0x38
 8005d74:	e76f      	b.n	8005c56 <_dtoa_r+0x126>
 8005d76:	2301      	movs	r3, #1
 8005d78:	e7b3      	b.n	8005ce2 <_dtoa_r+0x1b2>
 8005d7a:	900c      	str	r0, [sp, #48]	; 0x30
 8005d7c:	e7b2      	b.n	8005ce4 <_dtoa_r+0x1b4>
 8005d7e:	9b05      	ldr	r3, [sp, #20]
 8005d80:	eba3 030b 	sub.w	r3, r3, fp
 8005d84:	9305      	str	r3, [sp, #20]
 8005d86:	f1cb 0300 	rsb	r3, fp, #0
 8005d8a:	9308      	str	r3, [sp, #32]
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d90:	e7bf      	b.n	8005d12 <_dtoa_r+0x1e2>
 8005d92:	2300      	movs	r3, #0
 8005d94:	9309      	str	r3, [sp, #36]	; 0x24
 8005d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	dc52      	bgt.n	8005e42 <_dtoa_r+0x312>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	9301      	str	r3, [sp, #4]
 8005da0:	9304      	str	r3, [sp, #16]
 8005da2:	461a      	mov	r2, r3
 8005da4:	920a      	str	r2, [sp, #40]	; 0x28
 8005da6:	e00b      	b.n	8005dc0 <_dtoa_r+0x290>
 8005da8:	2301      	movs	r3, #1
 8005daa:	e7f3      	b.n	8005d94 <_dtoa_r+0x264>
 8005dac:	2300      	movs	r3, #0
 8005dae:	9309      	str	r3, [sp, #36]	; 0x24
 8005db0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005db2:	445b      	add	r3, fp
 8005db4:	9301      	str	r3, [sp, #4]
 8005db6:	3301      	adds	r3, #1
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	9304      	str	r3, [sp, #16]
 8005dbc:	bfb8      	it	lt
 8005dbe:	2301      	movlt	r3, #1
 8005dc0:	69e0      	ldr	r0, [r4, #28]
 8005dc2:	2100      	movs	r1, #0
 8005dc4:	2204      	movs	r2, #4
 8005dc6:	f102 0614 	add.w	r6, r2, #20
 8005dca:	429e      	cmp	r6, r3
 8005dcc:	d93d      	bls.n	8005e4a <_dtoa_r+0x31a>
 8005dce:	6041      	str	r1, [r0, #4]
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 fd9f 	bl	8006914 <_Balloc>
 8005dd6:	9000      	str	r0, [sp, #0]
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d139      	bne.n	8005e50 <_dtoa_r+0x320>
 8005ddc:	4b16      	ldr	r3, [pc, #88]	; (8005e38 <_dtoa_r+0x308>)
 8005dde:	4602      	mov	r2, r0
 8005de0:	f240 11af 	movw	r1, #431	; 0x1af
 8005de4:	e6bd      	b.n	8005b62 <_dtoa_r+0x32>
 8005de6:	2301      	movs	r3, #1
 8005de8:	e7e1      	b.n	8005dae <_dtoa_r+0x27e>
 8005dea:	2501      	movs	r5, #1
 8005dec:	2300      	movs	r3, #0
 8005dee:	9307      	str	r3, [sp, #28]
 8005df0:	9509      	str	r5, [sp, #36]	; 0x24
 8005df2:	f04f 33ff 	mov.w	r3, #4294967295
 8005df6:	9301      	str	r3, [sp, #4]
 8005df8:	9304      	str	r3, [sp, #16]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	2312      	movs	r3, #18
 8005dfe:	e7d1      	b.n	8005da4 <_dtoa_r+0x274>
 8005e00:	636f4361 	.word	0x636f4361
 8005e04:	3fd287a7 	.word	0x3fd287a7
 8005e08:	8b60c8b3 	.word	0x8b60c8b3
 8005e0c:	3fc68a28 	.word	0x3fc68a28
 8005e10:	509f79fb 	.word	0x509f79fb
 8005e14:	3fd34413 	.word	0x3fd34413
 8005e18:	08007c49 	.word	0x08007c49
 8005e1c:	08007c60 	.word	0x08007c60
 8005e20:	7ff00000 	.word	0x7ff00000
 8005e24:	08007c45 	.word	0x08007c45
 8005e28:	08007c3c 	.word	0x08007c3c
 8005e2c:	08007c19 	.word	0x08007c19
 8005e30:	3ff80000 	.word	0x3ff80000
 8005e34:	08007d50 	.word	0x08007d50
 8005e38:	08007cb8 	.word	0x08007cb8
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e40:	e7d7      	b.n	8005df2 <_dtoa_r+0x2c2>
 8005e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	9304      	str	r3, [sp, #16]
 8005e48:	e7ba      	b.n	8005dc0 <_dtoa_r+0x290>
 8005e4a:	3101      	adds	r1, #1
 8005e4c:	0052      	lsls	r2, r2, #1
 8005e4e:	e7ba      	b.n	8005dc6 <_dtoa_r+0x296>
 8005e50:	69e3      	ldr	r3, [r4, #28]
 8005e52:	9a00      	ldr	r2, [sp, #0]
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	9b04      	ldr	r3, [sp, #16]
 8005e58:	2b0e      	cmp	r3, #14
 8005e5a:	f200 80a8 	bhi.w	8005fae <_dtoa_r+0x47e>
 8005e5e:	2d00      	cmp	r5, #0
 8005e60:	f000 80a5 	beq.w	8005fae <_dtoa_r+0x47e>
 8005e64:	f1bb 0f00 	cmp.w	fp, #0
 8005e68:	dd38      	ble.n	8005edc <_dtoa_r+0x3ac>
 8005e6a:	4bc0      	ldr	r3, [pc, #768]	; (800616c <_dtoa_r+0x63c>)
 8005e6c:	f00b 020f 	and.w	r2, fp, #15
 8005e70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e74:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005e78:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005e7c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005e80:	d019      	beq.n	8005eb6 <_dtoa_r+0x386>
 8005e82:	4bbb      	ldr	r3, [pc, #748]	; (8006170 <_dtoa_r+0x640>)
 8005e84:	ec51 0b18 	vmov	r0, r1, d8
 8005e88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e8c:	f7fa fcde 	bl	800084c <__aeabi_ddiv>
 8005e90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e94:	f008 080f 	and.w	r8, r8, #15
 8005e98:	2503      	movs	r5, #3
 8005e9a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006170 <_dtoa_r+0x640>
 8005e9e:	f1b8 0f00 	cmp.w	r8, #0
 8005ea2:	d10a      	bne.n	8005eba <_dtoa_r+0x38a>
 8005ea4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ea8:	4632      	mov	r2, r6
 8005eaa:	463b      	mov	r3, r7
 8005eac:	f7fa fcce 	bl	800084c <__aeabi_ddiv>
 8005eb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005eb4:	e02b      	b.n	8005f0e <_dtoa_r+0x3de>
 8005eb6:	2502      	movs	r5, #2
 8005eb8:	e7ef      	b.n	8005e9a <_dtoa_r+0x36a>
 8005eba:	f018 0f01 	tst.w	r8, #1
 8005ebe:	d008      	beq.n	8005ed2 <_dtoa_r+0x3a2>
 8005ec0:	4630      	mov	r0, r6
 8005ec2:	4639      	mov	r1, r7
 8005ec4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005ec8:	f7fa fb96 	bl	80005f8 <__aeabi_dmul>
 8005ecc:	3501      	adds	r5, #1
 8005ece:	4606      	mov	r6, r0
 8005ed0:	460f      	mov	r7, r1
 8005ed2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005ed6:	f109 0908 	add.w	r9, r9, #8
 8005eda:	e7e0      	b.n	8005e9e <_dtoa_r+0x36e>
 8005edc:	f000 809f 	beq.w	800601e <_dtoa_r+0x4ee>
 8005ee0:	f1cb 0600 	rsb	r6, fp, #0
 8005ee4:	4ba1      	ldr	r3, [pc, #644]	; (800616c <_dtoa_r+0x63c>)
 8005ee6:	4fa2      	ldr	r7, [pc, #648]	; (8006170 <_dtoa_r+0x640>)
 8005ee8:	f006 020f 	and.w	r2, r6, #15
 8005eec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef4:	ec51 0b18 	vmov	r0, r1, d8
 8005ef8:	f7fa fb7e 	bl	80005f8 <__aeabi_dmul>
 8005efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f00:	1136      	asrs	r6, r6, #4
 8005f02:	2300      	movs	r3, #0
 8005f04:	2502      	movs	r5, #2
 8005f06:	2e00      	cmp	r6, #0
 8005f08:	d17e      	bne.n	8006008 <_dtoa_r+0x4d8>
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d1d0      	bne.n	8005eb0 <_dtoa_r+0x380>
 8005f0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f10:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 8084 	beq.w	8006022 <_dtoa_r+0x4f2>
 8005f1a:	4b96      	ldr	r3, [pc, #600]	; (8006174 <_dtoa_r+0x644>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	4640      	mov	r0, r8
 8005f20:	4649      	mov	r1, r9
 8005f22:	f7fa fddb 	bl	8000adc <__aeabi_dcmplt>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	d07b      	beq.n	8006022 <_dtoa_r+0x4f2>
 8005f2a:	9b04      	ldr	r3, [sp, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d078      	beq.n	8006022 <_dtoa_r+0x4f2>
 8005f30:	9b01      	ldr	r3, [sp, #4]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	dd39      	ble.n	8005faa <_dtoa_r+0x47a>
 8005f36:	4b90      	ldr	r3, [pc, #576]	; (8006178 <_dtoa_r+0x648>)
 8005f38:	2200      	movs	r2, #0
 8005f3a:	4640      	mov	r0, r8
 8005f3c:	4649      	mov	r1, r9
 8005f3e:	f7fa fb5b 	bl	80005f8 <__aeabi_dmul>
 8005f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f46:	9e01      	ldr	r6, [sp, #4]
 8005f48:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005f4c:	3501      	adds	r5, #1
 8005f4e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005f52:	4628      	mov	r0, r5
 8005f54:	f7fa fae6 	bl	8000524 <__aeabi_i2d>
 8005f58:	4642      	mov	r2, r8
 8005f5a:	464b      	mov	r3, r9
 8005f5c:	f7fa fb4c 	bl	80005f8 <__aeabi_dmul>
 8005f60:	4b86      	ldr	r3, [pc, #536]	; (800617c <_dtoa_r+0x64c>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	f7fa f992 	bl	800028c <__adddf3>
 8005f68:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005f6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f70:	9303      	str	r3, [sp, #12]
 8005f72:	2e00      	cmp	r6, #0
 8005f74:	d158      	bne.n	8006028 <_dtoa_r+0x4f8>
 8005f76:	4b82      	ldr	r3, [pc, #520]	; (8006180 <_dtoa_r+0x650>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	4640      	mov	r0, r8
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	f7fa f983 	bl	8000288 <__aeabi_dsub>
 8005f82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f86:	4680      	mov	r8, r0
 8005f88:	4689      	mov	r9, r1
 8005f8a:	f7fa fdc5 	bl	8000b18 <__aeabi_dcmpgt>
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	f040 8296 	bne.w	80064c0 <_dtoa_r+0x990>
 8005f94:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005f98:	4640      	mov	r0, r8
 8005f9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	f7fa fd9c 	bl	8000adc <__aeabi_dcmplt>
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	f040 8289 	bne.w	80064bc <_dtoa_r+0x98c>
 8005faa:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005fae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f2c0 814e 	blt.w	8006252 <_dtoa_r+0x722>
 8005fb6:	f1bb 0f0e 	cmp.w	fp, #14
 8005fba:	f300 814a 	bgt.w	8006252 <_dtoa_r+0x722>
 8005fbe:	4b6b      	ldr	r3, [pc, #428]	; (800616c <_dtoa_r+0x63c>)
 8005fc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005fc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	f280 80dc 	bge.w	8006188 <_dtoa_r+0x658>
 8005fd0:	9b04      	ldr	r3, [sp, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f300 80d8 	bgt.w	8006188 <_dtoa_r+0x658>
 8005fd8:	f040 826f 	bne.w	80064ba <_dtoa_r+0x98a>
 8005fdc:	4b68      	ldr	r3, [pc, #416]	; (8006180 <_dtoa_r+0x650>)
 8005fde:	2200      	movs	r2, #0
 8005fe0:	4640      	mov	r0, r8
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	f7fa fb08 	bl	80005f8 <__aeabi_dmul>
 8005fe8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005fec:	f7fa fd8a 	bl	8000b04 <__aeabi_dcmpge>
 8005ff0:	9e04      	ldr	r6, [sp, #16]
 8005ff2:	4637      	mov	r7, r6
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	f040 8245 	bne.w	8006484 <_dtoa_r+0x954>
 8005ffa:	9d00      	ldr	r5, [sp, #0]
 8005ffc:	2331      	movs	r3, #49	; 0x31
 8005ffe:	f805 3b01 	strb.w	r3, [r5], #1
 8006002:	f10b 0b01 	add.w	fp, fp, #1
 8006006:	e241      	b.n	800648c <_dtoa_r+0x95c>
 8006008:	07f2      	lsls	r2, r6, #31
 800600a:	d505      	bpl.n	8006018 <_dtoa_r+0x4e8>
 800600c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006010:	f7fa faf2 	bl	80005f8 <__aeabi_dmul>
 8006014:	3501      	adds	r5, #1
 8006016:	2301      	movs	r3, #1
 8006018:	1076      	asrs	r6, r6, #1
 800601a:	3708      	adds	r7, #8
 800601c:	e773      	b.n	8005f06 <_dtoa_r+0x3d6>
 800601e:	2502      	movs	r5, #2
 8006020:	e775      	b.n	8005f0e <_dtoa_r+0x3de>
 8006022:	9e04      	ldr	r6, [sp, #16]
 8006024:	465f      	mov	r7, fp
 8006026:	e792      	b.n	8005f4e <_dtoa_r+0x41e>
 8006028:	9900      	ldr	r1, [sp, #0]
 800602a:	4b50      	ldr	r3, [pc, #320]	; (800616c <_dtoa_r+0x63c>)
 800602c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006030:	4431      	add	r1, r6
 8006032:	9102      	str	r1, [sp, #8]
 8006034:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006036:	eeb0 9a47 	vmov.f32	s18, s14
 800603a:	eef0 9a67 	vmov.f32	s19, s15
 800603e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006042:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006046:	2900      	cmp	r1, #0
 8006048:	d044      	beq.n	80060d4 <_dtoa_r+0x5a4>
 800604a:	494e      	ldr	r1, [pc, #312]	; (8006184 <_dtoa_r+0x654>)
 800604c:	2000      	movs	r0, #0
 800604e:	f7fa fbfd 	bl	800084c <__aeabi_ddiv>
 8006052:	ec53 2b19 	vmov	r2, r3, d9
 8006056:	f7fa f917 	bl	8000288 <__aeabi_dsub>
 800605a:	9d00      	ldr	r5, [sp, #0]
 800605c:	ec41 0b19 	vmov	d9, r0, r1
 8006060:	4649      	mov	r1, r9
 8006062:	4640      	mov	r0, r8
 8006064:	f7fa fd78 	bl	8000b58 <__aeabi_d2iz>
 8006068:	4606      	mov	r6, r0
 800606a:	f7fa fa5b 	bl	8000524 <__aeabi_i2d>
 800606e:	4602      	mov	r2, r0
 8006070:	460b      	mov	r3, r1
 8006072:	4640      	mov	r0, r8
 8006074:	4649      	mov	r1, r9
 8006076:	f7fa f907 	bl	8000288 <__aeabi_dsub>
 800607a:	3630      	adds	r6, #48	; 0x30
 800607c:	f805 6b01 	strb.w	r6, [r5], #1
 8006080:	ec53 2b19 	vmov	r2, r3, d9
 8006084:	4680      	mov	r8, r0
 8006086:	4689      	mov	r9, r1
 8006088:	f7fa fd28 	bl	8000adc <__aeabi_dcmplt>
 800608c:	2800      	cmp	r0, #0
 800608e:	d164      	bne.n	800615a <_dtoa_r+0x62a>
 8006090:	4642      	mov	r2, r8
 8006092:	464b      	mov	r3, r9
 8006094:	4937      	ldr	r1, [pc, #220]	; (8006174 <_dtoa_r+0x644>)
 8006096:	2000      	movs	r0, #0
 8006098:	f7fa f8f6 	bl	8000288 <__aeabi_dsub>
 800609c:	ec53 2b19 	vmov	r2, r3, d9
 80060a0:	f7fa fd1c 	bl	8000adc <__aeabi_dcmplt>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	f040 80b6 	bne.w	8006216 <_dtoa_r+0x6e6>
 80060aa:	9b02      	ldr	r3, [sp, #8]
 80060ac:	429d      	cmp	r5, r3
 80060ae:	f43f af7c 	beq.w	8005faa <_dtoa_r+0x47a>
 80060b2:	4b31      	ldr	r3, [pc, #196]	; (8006178 <_dtoa_r+0x648>)
 80060b4:	ec51 0b19 	vmov	r0, r1, d9
 80060b8:	2200      	movs	r2, #0
 80060ba:	f7fa fa9d 	bl	80005f8 <__aeabi_dmul>
 80060be:	4b2e      	ldr	r3, [pc, #184]	; (8006178 <_dtoa_r+0x648>)
 80060c0:	ec41 0b19 	vmov	d9, r0, r1
 80060c4:	2200      	movs	r2, #0
 80060c6:	4640      	mov	r0, r8
 80060c8:	4649      	mov	r1, r9
 80060ca:	f7fa fa95 	bl	80005f8 <__aeabi_dmul>
 80060ce:	4680      	mov	r8, r0
 80060d0:	4689      	mov	r9, r1
 80060d2:	e7c5      	b.n	8006060 <_dtoa_r+0x530>
 80060d4:	ec51 0b17 	vmov	r0, r1, d7
 80060d8:	f7fa fa8e 	bl	80005f8 <__aeabi_dmul>
 80060dc:	9b02      	ldr	r3, [sp, #8]
 80060de:	9d00      	ldr	r5, [sp, #0]
 80060e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80060e2:	ec41 0b19 	vmov	d9, r0, r1
 80060e6:	4649      	mov	r1, r9
 80060e8:	4640      	mov	r0, r8
 80060ea:	f7fa fd35 	bl	8000b58 <__aeabi_d2iz>
 80060ee:	4606      	mov	r6, r0
 80060f0:	f7fa fa18 	bl	8000524 <__aeabi_i2d>
 80060f4:	3630      	adds	r6, #48	; 0x30
 80060f6:	4602      	mov	r2, r0
 80060f8:	460b      	mov	r3, r1
 80060fa:	4640      	mov	r0, r8
 80060fc:	4649      	mov	r1, r9
 80060fe:	f7fa f8c3 	bl	8000288 <__aeabi_dsub>
 8006102:	f805 6b01 	strb.w	r6, [r5], #1
 8006106:	9b02      	ldr	r3, [sp, #8]
 8006108:	429d      	cmp	r5, r3
 800610a:	4680      	mov	r8, r0
 800610c:	4689      	mov	r9, r1
 800610e:	f04f 0200 	mov.w	r2, #0
 8006112:	d124      	bne.n	800615e <_dtoa_r+0x62e>
 8006114:	4b1b      	ldr	r3, [pc, #108]	; (8006184 <_dtoa_r+0x654>)
 8006116:	ec51 0b19 	vmov	r0, r1, d9
 800611a:	f7fa f8b7 	bl	800028c <__adddf3>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4640      	mov	r0, r8
 8006124:	4649      	mov	r1, r9
 8006126:	f7fa fcf7 	bl	8000b18 <__aeabi_dcmpgt>
 800612a:	2800      	cmp	r0, #0
 800612c:	d173      	bne.n	8006216 <_dtoa_r+0x6e6>
 800612e:	ec53 2b19 	vmov	r2, r3, d9
 8006132:	4914      	ldr	r1, [pc, #80]	; (8006184 <_dtoa_r+0x654>)
 8006134:	2000      	movs	r0, #0
 8006136:	f7fa f8a7 	bl	8000288 <__aeabi_dsub>
 800613a:	4602      	mov	r2, r0
 800613c:	460b      	mov	r3, r1
 800613e:	4640      	mov	r0, r8
 8006140:	4649      	mov	r1, r9
 8006142:	f7fa fccb 	bl	8000adc <__aeabi_dcmplt>
 8006146:	2800      	cmp	r0, #0
 8006148:	f43f af2f 	beq.w	8005faa <_dtoa_r+0x47a>
 800614c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800614e:	1e6b      	subs	r3, r5, #1
 8006150:	930f      	str	r3, [sp, #60]	; 0x3c
 8006152:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006156:	2b30      	cmp	r3, #48	; 0x30
 8006158:	d0f8      	beq.n	800614c <_dtoa_r+0x61c>
 800615a:	46bb      	mov	fp, r7
 800615c:	e04a      	b.n	80061f4 <_dtoa_r+0x6c4>
 800615e:	4b06      	ldr	r3, [pc, #24]	; (8006178 <_dtoa_r+0x648>)
 8006160:	f7fa fa4a 	bl	80005f8 <__aeabi_dmul>
 8006164:	4680      	mov	r8, r0
 8006166:	4689      	mov	r9, r1
 8006168:	e7bd      	b.n	80060e6 <_dtoa_r+0x5b6>
 800616a:	bf00      	nop
 800616c:	08007d50 	.word	0x08007d50
 8006170:	08007d28 	.word	0x08007d28
 8006174:	3ff00000 	.word	0x3ff00000
 8006178:	40240000 	.word	0x40240000
 800617c:	401c0000 	.word	0x401c0000
 8006180:	40140000 	.word	0x40140000
 8006184:	3fe00000 	.word	0x3fe00000
 8006188:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800618c:	9d00      	ldr	r5, [sp, #0]
 800618e:	4642      	mov	r2, r8
 8006190:	464b      	mov	r3, r9
 8006192:	4630      	mov	r0, r6
 8006194:	4639      	mov	r1, r7
 8006196:	f7fa fb59 	bl	800084c <__aeabi_ddiv>
 800619a:	f7fa fcdd 	bl	8000b58 <__aeabi_d2iz>
 800619e:	9001      	str	r0, [sp, #4]
 80061a0:	f7fa f9c0 	bl	8000524 <__aeabi_i2d>
 80061a4:	4642      	mov	r2, r8
 80061a6:	464b      	mov	r3, r9
 80061a8:	f7fa fa26 	bl	80005f8 <__aeabi_dmul>
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	4630      	mov	r0, r6
 80061b2:	4639      	mov	r1, r7
 80061b4:	f7fa f868 	bl	8000288 <__aeabi_dsub>
 80061b8:	9e01      	ldr	r6, [sp, #4]
 80061ba:	9f04      	ldr	r7, [sp, #16]
 80061bc:	3630      	adds	r6, #48	; 0x30
 80061be:	f805 6b01 	strb.w	r6, [r5], #1
 80061c2:	9e00      	ldr	r6, [sp, #0]
 80061c4:	1bae      	subs	r6, r5, r6
 80061c6:	42b7      	cmp	r7, r6
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	d134      	bne.n	8006238 <_dtoa_r+0x708>
 80061ce:	f7fa f85d 	bl	800028c <__adddf3>
 80061d2:	4642      	mov	r2, r8
 80061d4:	464b      	mov	r3, r9
 80061d6:	4606      	mov	r6, r0
 80061d8:	460f      	mov	r7, r1
 80061da:	f7fa fc9d 	bl	8000b18 <__aeabi_dcmpgt>
 80061de:	b9c8      	cbnz	r0, 8006214 <_dtoa_r+0x6e4>
 80061e0:	4642      	mov	r2, r8
 80061e2:	464b      	mov	r3, r9
 80061e4:	4630      	mov	r0, r6
 80061e6:	4639      	mov	r1, r7
 80061e8:	f7fa fc6e 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ec:	b110      	cbz	r0, 80061f4 <_dtoa_r+0x6c4>
 80061ee:	9b01      	ldr	r3, [sp, #4]
 80061f0:	07db      	lsls	r3, r3, #31
 80061f2:	d40f      	bmi.n	8006214 <_dtoa_r+0x6e4>
 80061f4:	4651      	mov	r1, sl
 80061f6:	4620      	mov	r0, r4
 80061f8:	f000 fbcc 	bl	8006994 <_Bfree>
 80061fc:	2300      	movs	r3, #0
 80061fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006200:	702b      	strb	r3, [r5, #0]
 8006202:	f10b 0301 	add.w	r3, fp, #1
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800620a:	2b00      	cmp	r3, #0
 800620c:	f43f ace2 	beq.w	8005bd4 <_dtoa_r+0xa4>
 8006210:	601d      	str	r5, [r3, #0]
 8006212:	e4df      	b.n	8005bd4 <_dtoa_r+0xa4>
 8006214:	465f      	mov	r7, fp
 8006216:	462b      	mov	r3, r5
 8006218:	461d      	mov	r5, r3
 800621a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800621e:	2a39      	cmp	r2, #57	; 0x39
 8006220:	d106      	bne.n	8006230 <_dtoa_r+0x700>
 8006222:	9a00      	ldr	r2, [sp, #0]
 8006224:	429a      	cmp	r2, r3
 8006226:	d1f7      	bne.n	8006218 <_dtoa_r+0x6e8>
 8006228:	9900      	ldr	r1, [sp, #0]
 800622a:	2230      	movs	r2, #48	; 0x30
 800622c:	3701      	adds	r7, #1
 800622e:	700a      	strb	r2, [r1, #0]
 8006230:	781a      	ldrb	r2, [r3, #0]
 8006232:	3201      	adds	r2, #1
 8006234:	701a      	strb	r2, [r3, #0]
 8006236:	e790      	b.n	800615a <_dtoa_r+0x62a>
 8006238:	4ba3      	ldr	r3, [pc, #652]	; (80064c8 <_dtoa_r+0x998>)
 800623a:	2200      	movs	r2, #0
 800623c:	f7fa f9dc 	bl	80005f8 <__aeabi_dmul>
 8006240:	2200      	movs	r2, #0
 8006242:	2300      	movs	r3, #0
 8006244:	4606      	mov	r6, r0
 8006246:	460f      	mov	r7, r1
 8006248:	f7fa fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800624c:	2800      	cmp	r0, #0
 800624e:	d09e      	beq.n	800618e <_dtoa_r+0x65e>
 8006250:	e7d0      	b.n	80061f4 <_dtoa_r+0x6c4>
 8006252:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006254:	2a00      	cmp	r2, #0
 8006256:	f000 80ca 	beq.w	80063ee <_dtoa_r+0x8be>
 800625a:	9a07      	ldr	r2, [sp, #28]
 800625c:	2a01      	cmp	r2, #1
 800625e:	f300 80ad 	bgt.w	80063bc <_dtoa_r+0x88c>
 8006262:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006264:	2a00      	cmp	r2, #0
 8006266:	f000 80a5 	beq.w	80063b4 <_dtoa_r+0x884>
 800626a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800626e:	9e08      	ldr	r6, [sp, #32]
 8006270:	9d05      	ldr	r5, [sp, #20]
 8006272:	9a05      	ldr	r2, [sp, #20]
 8006274:	441a      	add	r2, r3
 8006276:	9205      	str	r2, [sp, #20]
 8006278:	9a06      	ldr	r2, [sp, #24]
 800627a:	2101      	movs	r1, #1
 800627c:	441a      	add	r2, r3
 800627e:	4620      	mov	r0, r4
 8006280:	9206      	str	r2, [sp, #24]
 8006282:	f000 fc3d 	bl	8006b00 <__i2b>
 8006286:	4607      	mov	r7, r0
 8006288:	b165      	cbz	r5, 80062a4 <_dtoa_r+0x774>
 800628a:	9b06      	ldr	r3, [sp, #24]
 800628c:	2b00      	cmp	r3, #0
 800628e:	dd09      	ble.n	80062a4 <_dtoa_r+0x774>
 8006290:	42ab      	cmp	r3, r5
 8006292:	9a05      	ldr	r2, [sp, #20]
 8006294:	bfa8      	it	ge
 8006296:	462b      	movge	r3, r5
 8006298:	1ad2      	subs	r2, r2, r3
 800629a:	9205      	str	r2, [sp, #20]
 800629c:	9a06      	ldr	r2, [sp, #24]
 800629e:	1aed      	subs	r5, r5, r3
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	9306      	str	r3, [sp, #24]
 80062a4:	9b08      	ldr	r3, [sp, #32]
 80062a6:	b1f3      	cbz	r3, 80062e6 <_dtoa_r+0x7b6>
 80062a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f000 80a3 	beq.w	80063f6 <_dtoa_r+0x8c6>
 80062b0:	2e00      	cmp	r6, #0
 80062b2:	dd10      	ble.n	80062d6 <_dtoa_r+0x7a6>
 80062b4:	4639      	mov	r1, r7
 80062b6:	4632      	mov	r2, r6
 80062b8:	4620      	mov	r0, r4
 80062ba:	f000 fce1 	bl	8006c80 <__pow5mult>
 80062be:	4652      	mov	r2, sl
 80062c0:	4601      	mov	r1, r0
 80062c2:	4607      	mov	r7, r0
 80062c4:	4620      	mov	r0, r4
 80062c6:	f000 fc31 	bl	8006b2c <__multiply>
 80062ca:	4651      	mov	r1, sl
 80062cc:	4680      	mov	r8, r0
 80062ce:	4620      	mov	r0, r4
 80062d0:	f000 fb60 	bl	8006994 <_Bfree>
 80062d4:	46c2      	mov	sl, r8
 80062d6:	9b08      	ldr	r3, [sp, #32]
 80062d8:	1b9a      	subs	r2, r3, r6
 80062da:	d004      	beq.n	80062e6 <_dtoa_r+0x7b6>
 80062dc:	4651      	mov	r1, sl
 80062de:	4620      	mov	r0, r4
 80062e0:	f000 fcce 	bl	8006c80 <__pow5mult>
 80062e4:	4682      	mov	sl, r0
 80062e6:	2101      	movs	r1, #1
 80062e8:	4620      	mov	r0, r4
 80062ea:	f000 fc09 	bl	8006b00 <__i2b>
 80062ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	4606      	mov	r6, r0
 80062f4:	f340 8081 	ble.w	80063fa <_dtoa_r+0x8ca>
 80062f8:	461a      	mov	r2, r3
 80062fa:	4601      	mov	r1, r0
 80062fc:	4620      	mov	r0, r4
 80062fe:	f000 fcbf 	bl	8006c80 <__pow5mult>
 8006302:	9b07      	ldr	r3, [sp, #28]
 8006304:	2b01      	cmp	r3, #1
 8006306:	4606      	mov	r6, r0
 8006308:	dd7a      	ble.n	8006400 <_dtoa_r+0x8d0>
 800630a:	f04f 0800 	mov.w	r8, #0
 800630e:	6933      	ldr	r3, [r6, #16]
 8006310:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006314:	6918      	ldr	r0, [r3, #16]
 8006316:	f000 fba5 	bl	8006a64 <__hi0bits>
 800631a:	f1c0 0020 	rsb	r0, r0, #32
 800631e:	9b06      	ldr	r3, [sp, #24]
 8006320:	4418      	add	r0, r3
 8006322:	f010 001f 	ands.w	r0, r0, #31
 8006326:	f000 8094 	beq.w	8006452 <_dtoa_r+0x922>
 800632a:	f1c0 0320 	rsb	r3, r0, #32
 800632e:	2b04      	cmp	r3, #4
 8006330:	f340 8085 	ble.w	800643e <_dtoa_r+0x90e>
 8006334:	9b05      	ldr	r3, [sp, #20]
 8006336:	f1c0 001c 	rsb	r0, r0, #28
 800633a:	4403      	add	r3, r0
 800633c:	9305      	str	r3, [sp, #20]
 800633e:	9b06      	ldr	r3, [sp, #24]
 8006340:	4403      	add	r3, r0
 8006342:	4405      	add	r5, r0
 8006344:	9306      	str	r3, [sp, #24]
 8006346:	9b05      	ldr	r3, [sp, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	dd05      	ble.n	8006358 <_dtoa_r+0x828>
 800634c:	4651      	mov	r1, sl
 800634e:	461a      	mov	r2, r3
 8006350:	4620      	mov	r0, r4
 8006352:	f000 fcef 	bl	8006d34 <__lshift>
 8006356:	4682      	mov	sl, r0
 8006358:	9b06      	ldr	r3, [sp, #24]
 800635a:	2b00      	cmp	r3, #0
 800635c:	dd05      	ble.n	800636a <_dtoa_r+0x83a>
 800635e:	4631      	mov	r1, r6
 8006360:	461a      	mov	r2, r3
 8006362:	4620      	mov	r0, r4
 8006364:	f000 fce6 	bl	8006d34 <__lshift>
 8006368:	4606      	mov	r6, r0
 800636a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800636c:	2b00      	cmp	r3, #0
 800636e:	d072      	beq.n	8006456 <_dtoa_r+0x926>
 8006370:	4631      	mov	r1, r6
 8006372:	4650      	mov	r0, sl
 8006374:	f000 fd4a 	bl	8006e0c <__mcmp>
 8006378:	2800      	cmp	r0, #0
 800637a:	da6c      	bge.n	8006456 <_dtoa_r+0x926>
 800637c:	2300      	movs	r3, #0
 800637e:	4651      	mov	r1, sl
 8006380:	220a      	movs	r2, #10
 8006382:	4620      	mov	r0, r4
 8006384:	f000 fb28 	bl	80069d8 <__multadd>
 8006388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800638a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800638e:	4682      	mov	sl, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	f000 81b0 	beq.w	80066f6 <_dtoa_r+0xbc6>
 8006396:	2300      	movs	r3, #0
 8006398:	4639      	mov	r1, r7
 800639a:	220a      	movs	r2, #10
 800639c:	4620      	mov	r0, r4
 800639e:	f000 fb1b 	bl	80069d8 <__multadd>
 80063a2:	9b01      	ldr	r3, [sp, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	4607      	mov	r7, r0
 80063a8:	f300 8096 	bgt.w	80064d8 <_dtoa_r+0x9a8>
 80063ac:	9b07      	ldr	r3, [sp, #28]
 80063ae:	2b02      	cmp	r3, #2
 80063b0:	dc59      	bgt.n	8006466 <_dtoa_r+0x936>
 80063b2:	e091      	b.n	80064d8 <_dtoa_r+0x9a8>
 80063b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80063ba:	e758      	b.n	800626e <_dtoa_r+0x73e>
 80063bc:	9b04      	ldr	r3, [sp, #16]
 80063be:	1e5e      	subs	r6, r3, #1
 80063c0:	9b08      	ldr	r3, [sp, #32]
 80063c2:	42b3      	cmp	r3, r6
 80063c4:	bfbf      	itttt	lt
 80063c6:	9b08      	ldrlt	r3, [sp, #32]
 80063c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80063ca:	9608      	strlt	r6, [sp, #32]
 80063cc:	1af3      	sublt	r3, r6, r3
 80063ce:	bfb4      	ite	lt
 80063d0:	18d2      	addlt	r2, r2, r3
 80063d2:	1b9e      	subge	r6, r3, r6
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	bfbc      	itt	lt
 80063d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80063da:	2600      	movlt	r6, #0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	bfb7      	itett	lt
 80063e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80063e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80063e8:	1a9d      	sublt	r5, r3, r2
 80063ea:	2300      	movlt	r3, #0
 80063ec:	e741      	b.n	8006272 <_dtoa_r+0x742>
 80063ee:	9e08      	ldr	r6, [sp, #32]
 80063f0:	9d05      	ldr	r5, [sp, #20]
 80063f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80063f4:	e748      	b.n	8006288 <_dtoa_r+0x758>
 80063f6:	9a08      	ldr	r2, [sp, #32]
 80063f8:	e770      	b.n	80062dc <_dtoa_r+0x7ac>
 80063fa:	9b07      	ldr	r3, [sp, #28]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	dc19      	bgt.n	8006434 <_dtoa_r+0x904>
 8006400:	9b02      	ldr	r3, [sp, #8]
 8006402:	b9bb      	cbnz	r3, 8006434 <_dtoa_r+0x904>
 8006404:	9b03      	ldr	r3, [sp, #12]
 8006406:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800640a:	b99b      	cbnz	r3, 8006434 <_dtoa_r+0x904>
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006412:	0d1b      	lsrs	r3, r3, #20
 8006414:	051b      	lsls	r3, r3, #20
 8006416:	b183      	cbz	r3, 800643a <_dtoa_r+0x90a>
 8006418:	9b05      	ldr	r3, [sp, #20]
 800641a:	3301      	adds	r3, #1
 800641c:	9305      	str	r3, [sp, #20]
 800641e:	9b06      	ldr	r3, [sp, #24]
 8006420:	3301      	adds	r3, #1
 8006422:	9306      	str	r3, [sp, #24]
 8006424:	f04f 0801 	mov.w	r8, #1
 8006428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800642a:	2b00      	cmp	r3, #0
 800642c:	f47f af6f 	bne.w	800630e <_dtoa_r+0x7de>
 8006430:	2001      	movs	r0, #1
 8006432:	e774      	b.n	800631e <_dtoa_r+0x7ee>
 8006434:	f04f 0800 	mov.w	r8, #0
 8006438:	e7f6      	b.n	8006428 <_dtoa_r+0x8f8>
 800643a:	4698      	mov	r8, r3
 800643c:	e7f4      	b.n	8006428 <_dtoa_r+0x8f8>
 800643e:	d082      	beq.n	8006346 <_dtoa_r+0x816>
 8006440:	9a05      	ldr	r2, [sp, #20]
 8006442:	331c      	adds	r3, #28
 8006444:	441a      	add	r2, r3
 8006446:	9205      	str	r2, [sp, #20]
 8006448:	9a06      	ldr	r2, [sp, #24]
 800644a:	441a      	add	r2, r3
 800644c:	441d      	add	r5, r3
 800644e:	9206      	str	r2, [sp, #24]
 8006450:	e779      	b.n	8006346 <_dtoa_r+0x816>
 8006452:	4603      	mov	r3, r0
 8006454:	e7f4      	b.n	8006440 <_dtoa_r+0x910>
 8006456:	9b04      	ldr	r3, [sp, #16]
 8006458:	2b00      	cmp	r3, #0
 800645a:	dc37      	bgt.n	80064cc <_dtoa_r+0x99c>
 800645c:	9b07      	ldr	r3, [sp, #28]
 800645e:	2b02      	cmp	r3, #2
 8006460:	dd34      	ble.n	80064cc <_dtoa_r+0x99c>
 8006462:	9b04      	ldr	r3, [sp, #16]
 8006464:	9301      	str	r3, [sp, #4]
 8006466:	9b01      	ldr	r3, [sp, #4]
 8006468:	b963      	cbnz	r3, 8006484 <_dtoa_r+0x954>
 800646a:	4631      	mov	r1, r6
 800646c:	2205      	movs	r2, #5
 800646e:	4620      	mov	r0, r4
 8006470:	f000 fab2 	bl	80069d8 <__multadd>
 8006474:	4601      	mov	r1, r0
 8006476:	4606      	mov	r6, r0
 8006478:	4650      	mov	r0, sl
 800647a:	f000 fcc7 	bl	8006e0c <__mcmp>
 800647e:	2800      	cmp	r0, #0
 8006480:	f73f adbb 	bgt.w	8005ffa <_dtoa_r+0x4ca>
 8006484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006486:	9d00      	ldr	r5, [sp, #0]
 8006488:	ea6f 0b03 	mvn.w	fp, r3
 800648c:	f04f 0800 	mov.w	r8, #0
 8006490:	4631      	mov	r1, r6
 8006492:	4620      	mov	r0, r4
 8006494:	f000 fa7e 	bl	8006994 <_Bfree>
 8006498:	2f00      	cmp	r7, #0
 800649a:	f43f aeab 	beq.w	80061f4 <_dtoa_r+0x6c4>
 800649e:	f1b8 0f00 	cmp.w	r8, #0
 80064a2:	d005      	beq.n	80064b0 <_dtoa_r+0x980>
 80064a4:	45b8      	cmp	r8, r7
 80064a6:	d003      	beq.n	80064b0 <_dtoa_r+0x980>
 80064a8:	4641      	mov	r1, r8
 80064aa:	4620      	mov	r0, r4
 80064ac:	f000 fa72 	bl	8006994 <_Bfree>
 80064b0:	4639      	mov	r1, r7
 80064b2:	4620      	mov	r0, r4
 80064b4:	f000 fa6e 	bl	8006994 <_Bfree>
 80064b8:	e69c      	b.n	80061f4 <_dtoa_r+0x6c4>
 80064ba:	2600      	movs	r6, #0
 80064bc:	4637      	mov	r7, r6
 80064be:	e7e1      	b.n	8006484 <_dtoa_r+0x954>
 80064c0:	46bb      	mov	fp, r7
 80064c2:	4637      	mov	r7, r6
 80064c4:	e599      	b.n	8005ffa <_dtoa_r+0x4ca>
 80064c6:	bf00      	nop
 80064c8:	40240000 	.word	0x40240000
 80064cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f000 80c8 	beq.w	8006664 <_dtoa_r+0xb34>
 80064d4:	9b04      	ldr	r3, [sp, #16]
 80064d6:	9301      	str	r3, [sp, #4]
 80064d8:	2d00      	cmp	r5, #0
 80064da:	dd05      	ble.n	80064e8 <_dtoa_r+0x9b8>
 80064dc:	4639      	mov	r1, r7
 80064de:	462a      	mov	r2, r5
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 fc27 	bl	8006d34 <__lshift>
 80064e6:	4607      	mov	r7, r0
 80064e8:	f1b8 0f00 	cmp.w	r8, #0
 80064ec:	d05b      	beq.n	80065a6 <_dtoa_r+0xa76>
 80064ee:	6879      	ldr	r1, [r7, #4]
 80064f0:	4620      	mov	r0, r4
 80064f2:	f000 fa0f 	bl	8006914 <_Balloc>
 80064f6:	4605      	mov	r5, r0
 80064f8:	b928      	cbnz	r0, 8006506 <_dtoa_r+0x9d6>
 80064fa:	4b83      	ldr	r3, [pc, #524]	; (8006708 <_dtoa_r+0xbd8>)
 80064fc:	4602      	mov	r2, r0
 80064fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006502:	f7ff bb2e 	b.w	8005b62 <_dtoa_r+0x32>
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	3202      	adds	r2, #2
 800650a:	0092      	lsls	r2, r2, #2
 800650c:	f107 010c 	add.w	r1, r7, #12
 8006510:	300c      	adds	r0, #12
 8006512:	f000 ffab 	bl	800746c <memcpy>
 8006516:	2201      	movs	r2, #1
 8006518:	4629      	mov	r1, r5
 800651a:	4620      	mov	r0, r4
 800651c:	f000 fc0a 	bl	8006d34 <__lshift>
 8006520:	9b00      	ldr	r3, [sp, #0]
 8006522:	3301      	adds	r3, #1
 8006524:	9304      	str	r3, [sp, #16]
 8006526:	e9dd 2300 	ldrd	r2, r3, [sp]
 800652a:	4413      	add	r3, r2
 800652c:	9308      	str	r3, [sp, #32]
 800652e:	9b02      	ldr	r3, [sp, #8]
 8006530:	f003 0301 	and.w	r3, r3, #1
 8006534:	46b8      	mov	r8, r7
 8006536:	9306      	str	r3, [sp, #24]
 8006538:	4607      	mov	r7, r0
 800653a:	9b04      	ldr	r3, [sp, #16]
 800653c:	4631      	mov	r1, r6
 800653e:	3b01      	subs	r3, #1
 8006540:	4650      	mov	r0, sl
 8006542:	9301      	str	r3, [sp, #4]
 8006544:	f7ff fa6b 	bl	8005a1e <quorem>
 8006548:	4641      	mov	r1, r8
 800654a:	9002      	str	r0, [sp, #8]
 800654c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006550:	4650      	mov	r0, sl
 8006552:	f000 fc5b 	bl	8006e0c <__mcmp>
 8006556:	463a      	mov	r2, r7
 8006558:	9005      	str	r0, [sp, #20]
 800655a:	4631      	mov	r1, r6
 800655c:	4620      	mov	r0, r4
 800655e:	f000 fc71 	bl	8006e44 <__mdiff>
 8006562:	68c2      	ldr	r2, [r0, #12]
 8006564:	4605      	mov	r5, r0
 8006566:	bb02      	cbnz	r2, 80065aa <_dtoa_r+0xa7a>
 8006568:	4601      	mov	r1, r0
 800656a:	4650      	mov	r0, sl
 800656c:	f000 fc4e 	bl	8006e0c <__mcmp>
 8006570:	4602      	mov	r2, r0
 8006572:	4629      	mov	r1, r5
 8006574:	4620      	mov	r0, r4
 8006576:	9209      	str	r2, [sp, #36]	; 0x24
 8006578:	f000 fa0c 	bl	8006994 <_Bfree>
 800657c:	9b07      	ldr	r3, [sp, #28]
 800657e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006580:	9d04      	ldr	r5, [sp, #16]
 8006582:	ea43 0102 	orr.w	r1, r3, r2
 8006586:	9b06      	ldr	r3, [sp, #24]
 8006588:	4319      	orrs	r1, r3
 800658a:	d110      	bne.n	80065ae <_dtoa_r+0xa7e>
 800658c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006590:	d029      	beq.n	80065e6 <_dtoa_r+0xab6>
 8006592:	9b05      	ldr	r3, [sp, #20]
 8006594:	2b00      	cmp	r3, #0
 8006596:	dd02      	ble.n	800659e <_dtoa_r+0xa6e>
 8006598:	9b02      	ldr	r3, [sp, #8]
 800659a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800659e:	9b01      	ldr	r3, [sp, #4]
 80065a0:	f883 9000 	strb.w	r9, [r3]
 80065a4:	e774      	b.n	8006490 <_dtoa_r+0x960>
 80065a6:	4638      	mov	r0, r7
 80065a8:	e7ba      	b.n	8006520 <_dtoa_r+0x9f0>
 80065aa:	2201      	movs	r2, #1
 80065ac:	e7e1      	b.n	8006572 <_dtoa_r+0xa42>
 80065ae:	9b05      	ldr	r3, [sp, #20]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	db04      	blt.n	80065be <_dtoa_r+0xa8e>
 80065b4:	9907      	ldr	r1, [sp, #28]
 80065b6:	430b      	orrs	r3, r1
 80065b8:	9906      	ldr	r1, [sp, #24]
 80065ba:	430b      	orrs	r3, r1
 80065bc:	d120      	bne.n	8006600 <_dtoa_r+0xad0>
 80065be:	2a00      	cmp	r2, #0
 80065c0:	dded      	ble.n	800659e <_dtoa_r+0xa6e>
 80065c2:	4651      	mov	r1, sl
 80065c4:	2201      	movs	r2, #1
 80065c6:	4620      	mov	r0, r4
 80065c8:	f000 fbb4 	bl	8006d34 <__lshift>
 80065cc:	4631      	mov	r1, r6
 80065ce:	4682      	mov	sl, r0
 80065d0:	f000 fc1c 	bl	8006e0c <__mcmp>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	dc03      	bgt.n	80065e0 <_dtoa_r+0xab0>
 80065d8:	d1e1      	bne.n	800659e <_dtoa_r+0xa6e>
 80065da:	f019 0f01 	tst.w	r9, #1
 80065de:	d0de      	beq.n	800659e <_dtoa_r+0xa6e>
 80065e0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80065e4:	d1d8      	bne.n	8006598 <_dtoa_r+0xa68>
 80065e6:	9a01      	ldr	r2, [sp, #4]
 80065e8:	2339      	movs	r3, #57	; 0x39
 80065ea:	7013      	strb	r3, [r2, #0]
 80065ec:	462b      	mov	r3, r5
 80065ee:	461d      	mov	r5, r3
 80065f0:	3b01      	subs	r3, #1
 80065f2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80065f6:	2a39      	cmp	r2, #57	; 0x39
 80065f8:	d06c      	beq.n	80066d4 <_dtoa_r+0xba4>
 80065fa:	3201      	adds	r2, #1
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	e747      	b.n	8006490 <_dtoa_r+0x960>
 8006600:	2a00      	cmp	r2, #0
 8006602:	dd07      	ble.n	8006614 <_dtoa_r+0xae4>
 8006604:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006608:	d0ed      	beq.n	80065e6 <_dtoa_r+0xab6>
 800660a:	9a01      	ldr	r2, [sp, #4]
 800660c:	f109 0301 	add.w	r3, r9, #1
 8006610:	7013      	strb	r3, [r2, #0]
 8006612:	e73d      	b.n	8006490 <_dtoa_r+0x960>
 8006614:	9b04      	ldr	r3, [sp, #16]
 8006616:	9a08      	ldr	r2, [sp, #32]
 8006618:	f803 9c01 	strb.w	r9, [r3, #-1]
 800661c:	4293      	cmp	r3, r2
 800661e:	d043      	beq.n	80066a8 <_dtoa_r+0xb78>
 8006620:	4651      	mov	r1, sl
 8006622:	2300      	movs	r3, #0
 8006624:	220a      	movs	r2, #10
 8006626:	4620      	mov	r0, r4
 8006628:	f000 f9d6 	bl	80069d8 <__multadd>
 800662c:	45b8      	cmp	r8, r7
 800662e:	4682      	mov	sl, r0
 8006630:	f04f 0300 	mov.w	r3, #0
 8006634:	f04f 020a 	mov.w	r2, #10
 8006638:	4641      	mov	r1, r8
 800663a:	4620      	mov	r0, r4
 800663c:	d107      	bne.n	800664e <_dtoa_r+0xb1e>
 800663e:	f000 f9cb 	bl	80069d8 <__multadd>
 8006642:	4680      	mov	r8, r0
 8006644:	4607      	mov	r7, r0
 8006646:	9b04      	ldr	r3, [sp, #16]
 8006648:	3301      	adds	r3, #1
 800664a:	9304      	str	r3, [sp, #16]
 800664c:	e775      	b.n	800653a <_dtoa_r+0xa0a>
 800664e:	f000 f9c3 	bl	80069d8 <__multadd>
 8006652:	4639      	mov	r1, r7
 8006654:	4680      	mov	r8, r0
 8006656:	2300      	movs	r3, #0
 8006658:	220a      	movs	r2, #10
 800665a:	4620      	mov	r0, r4
 800665c:	f000 f9bc 	bl	80069d8 <__multadd>
 8006660:	4607      	mov	r7, r0
 8006662:	e7f0      	b.n	8006646 <_dtoa_r+0xb16>
 8006664:	9b04      	ldr	r3, [sp, #16]
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	9d00      	ldr	r5, [sp, #0]
 800666a:	4631      	mov	r1, r6
 800666c:	4650      	mov	r0, sl
 800666e:	f7ff f9d6 	bl	8005a1e <quorem>
 8006672:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006676:	9b00      	ldr	r3, [sp, #0]
 8006678:	f805 9b01 	strb.w	r9, [r5], #1
 800667c:	1aea      	subs	r2, r5, r3
 800667e:	9b01      	ldr	r3, [sp, #4]
 8006680:	4293      	cmp	r3, r2
 8006682:	dd07      	ble.n	8006694 <_dtoa_r+0xb64>
 8006684:	4651      	mov	r1, sl
 8006686:	2300      	movs	r3, #0
 8006688:	220a      	movs	r2, #10
 800668a:	4620      	mov	r0, r4
 800668c:	f000 f9a4 	bl	80069d8 <__multadd>
 8006690:	4682      	mov	sl, r0
 8006692:	e7ea      	b.n	800666a <_dtoa_r+0xb3a>
 8006694:	9b01      	ldr	r3, [sp, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	bfc8      	it	gt
 800669a:	461d      	movgt	r5, r3
 800669c:	9b00      	ldr	r3, [sp, #0]
 800669e:	bfd8      	it	le
 80066a0:	2501      	movle	r5, #1
 80066a2:	441d      	add	r5, r3
 80066a4:	f04f 0800 	mov.w	r8, #0
 80066a8:	4651      	mov	r1, sl
 80066aa:	2201      	movs	r2, #1
 80066ac:	4620      	mov	r0, r4
 80066ae:	f000 fb41 	bl	8006d34 <__lshift>
 80066b2:	4631      	mov	r1, r6
 80066b4:	4682      	mov	sl, r0
 80066b6:	f000 fba9 	bl	8006e0c <__mcmp>
 80066ba:	2800      	cmp	r0, #0
 80066bc:	dc96      	bgt.n	80065ec <_dtoa_r+0xabc>
 80066be:	d102      	bne.n	80066c6 <_dtoa_r+0xb96>
 80066c0:	f019 0f01 	tst.w	r9, #1
 80066c4:	d192      	bne.n	80065ec <_dtoa_r+0xabc>
 80066c6:	462b      	mov	r3, r5
 80066c8:	461d      	mov	r5, r3
 80066ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066ce:	2a30      	cmp	r2, #48	; 0x30
 80066d0:	d0fa      	beq.n	80066c8 <_dtoa_r+0xb98>
 80066d2:	e6dd      	b.n	8006490 <_dtoa_r+0x960>
 80066d4:	9a00      	ldr	r2, [sp, #0]
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d189      	bne.n	80065ee <_dtoa_r+0xabe>
 80066da:	f10b 0b01 	add.w	fp, fp, #1
 80066de:	2331      	movs	r3, #49	; 0x31
 80066e0:	e796      	b.n	8006610 <_dtoa_r+0xae0>
 80066e2:	4b0a      	ldr	r3, [pc, #40]	; (800670c <_dtoa_r+0xbdc>)
 80066e4:	f7ff ba99 	b.w	8005c1a <_dtoa_r+0xea>
 80066e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f47f aa6d 	bne.w	8005bca <_dtoa_r+0x9a>
 80066f0:	4b07      	ldr	r3, [pc, #28]	; (8006710 <_dtoa_r+0xbe0>)
 80066f2:	f7ff ba92 	b.w	8005c1a <_dtoa_r+0xea>
 80066f6:	9b01      	ldr	r3, [sp, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	dcb5      	bgt.n	8006668 <_dtoa_r+0xb38>
 80066fc:	9b07      	ldr	r3, [sp, #28]
 80066fe:	2b02      	cmp	r3, #2
 8006700:	f73f aeb1 	bgt.w	8006466 <_dtoa_r+0x936>
 8006704:	e7b0      	b.n	8006668 <_dtoa_r+0xb38>
 8006706:	bf00      	nop
 8006708:	08007cb8 	.word	0x08007cb8
 800670c:	08007c18 	.word	0x08007c18
 8006710:	08007c3c 	.word	0x08007c3c

08006714 <_free_r>:
 8006714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006716:	2900      	cmp	r1, #0
 8006718:	d044      	beq.n	80067a4 <_free_r+0x90>
 800671a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800671e:	9001      	str	r0, [sp, #4]
 8006720:	2b00      	cmp	r3, #0
 8006722:	f1a1 0404 	sub.w	r4, r1, #4
 8006726:	bfb8      	it	lt
 8006728:	18e4      	addlt	r4, r4, r3
 800672a:	f000 f8e7 	bl	80068fc <__malloc_lock>
 800672e:	4a1e      	ldr	r2, [pc, #120]	; (80067a8 <_free_r+0x94>)
 8006730:	9801      	ldr	r0, [sp, #4]
 8006732:	6813      	ldr	r3, [r2, #0]
 8006734:	b933      	cbnz	r3, 8006744 <_free_r+0x30>
 8006736:	6063      	str	r3, [r4, #4]
 8006738:	6014      	str	r4, [r2, #0]
 800673a:	b003      	add	sp, #12
 800673c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006740:	f000 b8e2 	b.w	8006908 <__malloc_unlock>
 8006744:	42a3      	cmp	r3, r4
 8006746:	d908      	bls.n	800675a <_free_r+0x46>
 8006748:	6825      	ldr	r5, [r4, #0]
 800674a:	1961      	adds	r1, r4, r5
 800674c:	428b      	cmp	r3, r1
 800674e:	bf01      	itttt	eq
 8006750:	6819      	ldreq	r1, [r3, #0]
 8006752:	685b      	ldreq	r3, [r3, #4]
 8006754:	1949      	addeq	r1, r1, r5
 8006756:	6021      	streq	r1, [r4, #0]
 8006758:	e7ed      	b.n	8006736 <_free_r+0x22>
 800675a:	461a      	mov	r2, r3
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	b10b      	cbz	r3, 8006764 <_free_r+0x50>
 8006760:	42a3      	cmp	r3, r4
 8006762:	d9fa      	bls.n	800675a <_free_r+0x46>
 8006764:	6811      	ldr	r1, [r2, #0]
 8006766:	1855      	adds	r5, r2, r1
 8006768:	42a5      	cmp	r5, r4
 800676a:	d10b      	bne.n	8006784 <_free_r+0x70>
 800676c:	6824      	ldr	r4, [r4, #0]
 800676e:	4421      	add	r1, r4
 8006770:	1854      	adds	r4, r2, r1
 8006772:	42a3      	cmp	r3, r4
 8006774:	6011      	str	r1, [r2, #0]
 8006776:	d1e0      	bne.n	800673a <_free_r+0x26>
 8006778:	681c      	ldr	r4, [r3, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	6053      	str	r3, [r2, #4]
 800677e:	440c      	add	r4, r1
 8006780:	6014      	str	r4, [r2, #0]
 8006782:	e7da      	b.n	800673a <_free_r+0x26>
 8006784:	d902      	bls.n	800678c <_free_r+0x78>
 8006786:	230c      	movs	r3, #12
 8006788:	6003      	str	r3, [r0, #0]
 800678a:	e7d6      	b.n	800673a <_free_r+0x26>
 800678c:	6825      	ldr	r5, [r4, #0]
 800678e:	1961      	adds	r1, r4, r5
 8006790:	428b      	cmp	r3, r1
 8006792:	bf04      	itt	eq
 8006794:	6819      	ldreq	r1, [r3, #0]
 8006796:	685b      	ldreq	r3, [r3, #4]
 8006798:	6063      	str	r3, [r4, #4]
 800679a:	bf04      	itt	eq
 800679c:	1949      	addeq	r1, r1, r5
 800679e:	6021      	streq	r1, [r4, #0]
 80067a0:	6054      	str	r4, [r2, #4]
 80067a2:	e7ca      	b.n	800673a <_free_r+0x26>
 80067a4:	b003      	add	sp, #12
 80067a6:	bd30      	pop	{r4, r5, pc}
 80067a8:	20000678 	.word	0x20000678

080067ac <malloc>:
 80067ac:	4b02      	ldr	r3, [pc, #8]	; (80067b8 <malloc+0xc>)
 80067ae:	4601      	mov	r1, r0
 80067b0:	6818      	ldr	r0, [r3, #0]
 80067b2:	f000 b823 	b.w	80067fc <_malloc_r>
 80067b6:	bf00      	nop
 80067b8:	2000006c 	.word	0x2000006c

080067bc <sbrk_aligned>:
 80067bc:	b570      	push	{r4, r5, r6, lr}
 80067be:	4e0e      	ldr	r6, [pc, #56]	; (80067f8 <sbrk_aligned+0x3c>)
 80067c0:	460c      	mov	r4, r1
 80067c2:	6831      	ldr	r1, [r6, #0]
 80067c4:	4605      	mov	r5, r0
 80067c6:	b911      	cbnz	r1, 80067ce <sbrk_aligned+0x12>
 80067c8:	f000 fe40 	bl	800744c <_sbrk_r>
 80067cc:	6030      	str	r0, [r6, #0]
 80067ce:	4621      	mov	r1, r4
 80067d0:	4628      	mov	r0, r5
 80067d2:	f000 fe3b 	bl	800744c <_sbrk_r>
 80067d6:	1c43      	adds	r3, r0, #1
 80067d8:	d00a      	beq.n	80067f0 <sbrk_aligned+0x34>
 80067da:	1cc4      	adds	r4, r0, #3
 80067dc:	f024 0403 	bic.w	r4, r4, #3
 80067e0:	42a0      	cmp	r0, r4
 80067e2:	d007      	beq.n	80067f4 <sbrk_aligned+0x38>
 80067e4:	1a21      	subs	r1, r4, r0
 80067e6:	4628      	mov	r0, r5
 80067e8:	f000 fe30 	bl	800744c <_sbrk_r>
 80067ec:	3001      	adds	r0, #1
 80067ee:	d101      	bne.n	80067f4 <sbrk_aligned+0x38>
 80067f0:	f04f 34ff 	mov.w	r4, #4294967295
 80067f4:	4620      	mov	r0, r4
 80067f6:	bd70      	pop	{r4, r5, r6, pc}
 80067f8:	2000067c 	.word	0x2000067c

080067fc <_malloc_r>:
 80067fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006800:	1ccd      	adds	r5, r1, #3
 8006802:	f025 0503 	bic.w	r5, r5, #3
 8006806:	3508      	adds	r5, #8
 8006808:	2d0c      	cmp	r5, #12
 800680a:	bf38      	it	cc
 800680c:	250c      	movcc	r5, #12
 800680e:	2d00      	cmp	r5, #0
 8006810:	4607      	mov	r7, r0
 8006812:	db01      	blt.n	8006818 <_malloc_r+0x1c>
 8006814:	42a9      	cmp	r1, r5
 8006816:	d905      	bls.n	8006824 <_malloc_r+0x28>
 8006818:	230c      	movs	r3, #12
 800681a:	603b      	str	r3, [r7, #0]
 800681c:	2600      	movs	r6, #0
 800681e:	4630      	mov	r0, r6
 8006820:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006824:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80068f8 <_malloc_r+0xfc>
 8006828:	f000 f868 	bl	80068fc <__malloc_lock>
 800682c:	f8d8 3000 	ldr.w	r3, [r8]
 8006830:	461c      	mov	r4, r3
 8006832:	bb5c      	cbnz	r4, 800688c <_malloc_r+0x90>
 8006834:	4629      	mov	r1, r5
 8006836:	4638      	mov	r0, r7
 8006838:	f7ff ffc0 	bl	80067bc <sbrk_aligned>
 800683c:	1c43      	adds	r3, r0, #1
 800683e:	4604      	mov	r4, r0
 8006840:	d155      	bne.n	80068ee <_malloc_r+0xf2>
 8006842:	f8d8 4000 	ldr.w	r4, [r8]
 8006846:	4626      	mov	r6, r4
 8006848:	2e00      	cmp	r6, #0
 800684a:	d145      	bne.n	80068d8 <_malloc_r+0xdc>
 800684c:	2c00      	cmp	r4, #0
 800684e:	d048      	beq.n	80068e2 <_malloc_r+0xe6>
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	4631      	mov	r1, r6
 8006854:	4638      	mov	r0, r7
 8006856:	eb04 0903 	add.w	r9, r4, r3
 800685a:	f000 fdf7 	bl	800744c <_sbrk_r>
 800685e:	4581      	cmp	r9, r0
 8006860:	d13f      	bne.n	80068e2 <_malloc_r+0xe6>
 8006862:	6821      	ldr	r1, [r4, #0]
 8006864:	1a6d      	subs	r5, r5, r1
 8006866:	4629      	mov	r1, r5
 8006868:	4638      	mov	r0, r7
 800686a:	f7ff ffa7 	bl	80067bc <sbrk_aligned>
 800686e:	3001      	adds	r0, #1
 8006870:	d037      	beq.n	80068e2 <_malloc_r+0xe6>
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	442b      	add	r3, r5
 8006876:	6023      	str	r3, [r4, #0]
 8006878:	f8d8 3000 	ldr.w	r3, [r8]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d038      	beq.n	80068f2 <_malloc_r+0xf6>
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	42a2      	cmp	r2, r4
 8006884:	d12b      	bne.n	80068de <_malloc_r+0xe2>
 8006886:	2200      	movs	r2, #0
 8006888:	605a      	str	r2, [r3, #4]
 800688a:	e00f      	b.n	80068ac <_malloc_r+0xb0>
 800688c:	6822      	ldr	r2, [r4, #0]
 800688e:	1b52      	subs	r2, r2, r5
 8006890:	d41f      	bmi.n	80068d2 <_malloc_r+0xd6>
 8006892:	2a0b      	cmp	r2, #11
 8006894:	d917      	bls.n	80068c6 <_malloc_r+0xca>
 8006896:	1961      	adds	r1, r4, r5
 8006898:	42a3      	cmp	r3, r4
 800689a:	6025      	str	r5, [r4, #0]
 800689c:	bf18      	it	ne
 800689e:	6059      	strne	r1, [r3, #4]
 80068a0:	6863      	ldr	r3, [r4, #4]
 80068a2:	bf08      	it	eq
 80068a4:	f8c8 1000 	streq.w	r1, [r8]
 80068a8:	5162      	str	r2, [r4, r5]
 80068aa:	604b      	str	r3, [r1, #4]
 80068ac:	4638      	mov	r0, r7
 80068ae:	f104 060b 	add.w	r6, r4, #11
 80068b2:	f000 f829 	bl	8006908 <__malloc_unlock>
 80068b6:	f026 0607 	bic.w	r6, r6, #7
 80068ba:	1d23      	adds	r3, r4, #4
 80068bc:	1af2      	subs	r2, r6, r3
 80068be:	d0ae      	beq.n	800681e <_malloc_r+0x22>
 80068c0:	1b9b      	subs	r3, r3, r6
 80068c2:	50a3      	str	r3, [r4, r2]
 80068c4:	e7ab      	b.n	800681e <_malloc_r+0x22>
 80068c6:	42a3      	cmp	r3, r4
 80068c8:	6862      	ldr	r2, [r4, #4]
 80068ca:	d1dd      	bne.n	8006888 <_malloc_r+0x8c>
 80068cc:	f8c8 2000 	str.w	r2, [r8]
 80068d0:	e7ec      	b.n	80068ac <_malloc_r+0xb0>
 80068d2:	4623      	mov	r3, r4
 80068d4:	6864      	ldr	r4, [r4, #4]
 80068d6:	e7ac      	b.n	8006832 <_malloc_r+0x36>
 80068d8:	4634      	mov	r4, r6
 80068da:	6876      	ldr	r6, [r6, #4]
 80068dc:	e7b4      	b.n	8006848 <_malloc_r+0x4c>
 80068de:	4613      	mov	r3, r2
 80068e0:	e7cc      	b.n	800687c <_malloc_r+0x80>
 80068e2:	230c      	movs	r3, #12
 80068e4:	603b      	str	r3, [r7, #0]
 80068e6:	4638      	mov	r0, r7
 80068e8:	f000 f80e 	bl	8006908 <__malloc_unlock>
 80068ec:	e797      	b.n	800681e <_malloc_r+0x22>
 80068ee:	6025      	str	r5, [r4, #0]
 80068f0:	e7dc      	b.n	80068ac <_malloc_r+0xb0>
 80068f2:	605b      	str	r3, [r3, #4]
 80068f4:	deff      	udf	#255	; 0xff
 80068f6:	bf00      	nop
 80068f8:	20000678 	.word	0x20000678

080068fc <__malloc_lock>:
 80068fc:	4801      	ldr	r0, [pc, #4]	; (8006904 <__malloc_lock+0x8>)
 80068fe:	f7ff b88c 	b.w	8005a1a <__retarget_lock_acquire_recursive>
 8006902:	bf00      	nop
 8006904:	20000674 	.word	0x20000674

08006908 <__malloc_unlock>:
 8006908:	4801      	ldr	r0, [pc, #4]	; (8006910 <__malloc_unlock+0x8>)
 800690a:	f7ff b887 	b.w	8005a1c <__retarget_lock_release_recursive>
 800690e:	bf00      	nop
 8006910:	20000674 	.word	0x20000674

08006914 <_Balloc>:
 8006914:	b570      	push	{r4, r5, r6, lr}
 8006916:	69c6      	ldr	r6, [r0, #28]
 8006918:	4604      	mov	r4, r0
 800691a:	460d      	mov	r5, r1
 800691c:	b976      	cbnz	r6, 800693c <_Balloc+0x28>
 800691e:	2010      	movs	r0, #16
 8006920:	f7ff ff44 	bl	80067ac <malloc>
 8006924:	4602      	mov	r2, r0
 8006926:	61e0      	str	r0, [r4, #28]
 8006928:	b920      	cbnz	r0, 8006934 <_Balloc+0x20>
 800692a:	4b18      	ldr	r3, [pc, #96]	; (800698c <_Balloc+0x78>)
 800692c:	4818      	ldr	r0, [pc, #96]	; (8006990 <_Balloc+0x7c>)
 800692e:	216b      	movs	r1, #107	; 0x6b
 8006930:	f000 fdaa 	bl	8007488 <__assert_func>
 8006934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006938:	6006      	str	r6, [r0, #0]
 800693a:	60c6      	str	r6, [r0, #12]
 800693c:	69e6      	ldr	r6, [r4, #28]
 800693e:	68f3      	ldr	r3, [r6, #12]
 8006940:	b183      	cbz	r3, 8006964 <_Balloc+0x50>
 8006942:	69e3      	ldr	r3, [r4, #28]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800694a:	b9b8      	cbnz	r0, 800697c <_Balloc+0x68>
 800694c:	2101      	movs	r1, #1
 800694e:	fa01 f605 	lsl.w	r6, r1, r5
 8006952:	1d72      	adds	r2, r6, #5
 8006954:	0092      	lsls	r2, r2, #2
 8006956:	4620      	mov	r0, r4
 8006958:	f000 fdb4 	bl	80074c4 <_calloc_r>
 800695c:	b160      	cbz	r0, 8006978 <_Balloc+0x64>
 800695e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006962:	e00e      	b.n	8006982 <_Balloc+0x6e>
 8006964:	2221      	movs	r2, #33	; 0x21
 8006966:	2104      	movs	r1, #4
 8006968:	4620      	mov	r0, r4
 800696a:	f000 fdab 	bl	80074c4 <_calloc_r>
 800696e:	69e3      	ldr	r3, [r4, #28]
 8006970:	60f0      	str	r0, [r6, #12]
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1e4      	bne.n	8006942 <_Balloc+0x2e>
 8006978:	2000      	movs	r0, #0
 800697a:	bd70      	pop	{r4, r5, r6, pc}
 800697c:	6802      	ldr	r2, [r0, #0]
 800697e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006982:	2300      	movs	r3, #0
 8006984:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006988:	e7f7      	b.n	800697a <_Balloc+0x66>
 800698a:	bf00      	nop
 800698c:	08007c49 	.word	0x08007c49
 8006990:	08007cc9 	.word	0x08007cc9

08006994 <_Bfree>:
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	69c6      	ldr	r6, [r0, #28]
 8006998:	4605      	mov	r5, r0
 800699a:	460c      	mov	r4, r1
 800699c:	b976      	cbnz	r6, 80069bc <_Bfree+0x28>
 800699e:	2010      	movs	r0, #16
 80069a0:	f7ff ff04 	bl	80067ac <malloc>
 80069a4:	4602      	mov	r2, r0
 80069a6:	61e8      	str	r0, [r5, #28]
 80069a8:	b920      	cbnz	r0, 80069b4 <_Bfree+0x20>
 80069aa:	4b09      	ldr	r3, [pc, #36]	; (80069d0 <_Bfree+0x3c>)
 80069ac:	4809      	ldr	r0, [pc, #36]	; (80069d4 <_Bfree+0x40>)
 80069ae:	218f      	movs	r1, #143	; 0x8f
 80069b0:	f000 fd6a 	bl	8007488 <__assert_func>
 80069b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80069b8:	6006      	str	r6, [r0, #0]
 80069ba:	60c6      	str	r6, [r0, #12]
 80069bc:	b13c      	cbz	r4, 80069ce <_Bfree+0x3a>
 80069be:	69eb      	ldr	r3, [r5, #28]
 80069c0:	6862      	ldr	r2, [r4, #4]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80069c8:	6021      	str	r1, [r4, #0]
 80069ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80069ce:	bd70      	pop	{r4, r5, r6, pc}
 80069d0:	08007c49 	.word	0x08007c49
 80069d4:	08007cc9 	.word	0x08007cc9

080069d8 <__multadd>:
 80069d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069dc:	690d      	ldr	r5, [r1, #16]
 80069de:	4607      	mov	r7, r0
 80069e0:	460c      	mov	r4, r1
 80069e2:	461e      	mov	r6, r3
 80069e4:	f101 0c14 	add.w	ip, r1, #20
 80069e8:	2000      	movs	r0, #0
 80069ea:	f8dc 3000 	ldr.w	r3, [ip]
 80069ee:	b299      	uxth	r1, r3
 80069f0:	fb02 6101 	mla	r1, r2, r1, r6
 80069f4:	0c1e      	lsrs	r6, r3, #16
 80069f6:	0c0b      	lsrs	r3, r1, #16
 80069f8:	fb02 3306 	mla	r3, r2, r6, r3
 80069fc:	b289      	uxth	r1, r1
 80069fe:	3001      	adds	r0, #1
 8006a00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a04:	4285      	cmp	r5, r0
 8006a06:	f84c 1b04 	str.w	r1, [ip], #4
 8006a0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a0e:	dcec      	bgt.n	80069ea <__multadd+0x12>
 8006a10:	b30e      	cbz	r6, 8006a56 <__multadd+0x7e>
 8006a12:	68a3      	ldr	r3, [r4, #8]
 8006a14:	42ab      	cmp	r3, r5
 8006a16:	dc19      	bgt.n	8006a4c <__multadd+0x74>
 8006a18:	6861      	ldr	r1, [r4, #4]
 8006a1a:	4638      	mov	r0, r7
 8006a1c:	3101      	adds	r1, #1
 8006a1e:	f7ff ff79 	bl	8006914 <_Balloc>
 8006a22:	4680      	mov	r8, r0
 8006a24:	b928      	cbnz	r0, 8006a32 <__multadd+0x5a>
 8006a26:	4602      	mov	r2, r0
 8006a28:	4b0c      	ldr	r3, [pc, #48]	; (8006a5c <__multadd+0x84>)
 8006a2a:	480d      	ldr	r0, [pc, #52]	; (8006a60 <__multadd+0x88>)
 8006a2c:	21ba      	movs	r1, #186	; 0xba
 8006a2e:	f000 fd2b 	bl	8007488 <__assert_func>
 8006a32:	6922      	ldr	r2, [r4, #16]
 8006a34:	3202      	adds	r2, #2
 8006a36:	f104 010c 	add.w	r1, r4, #12
 8006a3a:	0092      	lsls	r2, r2, #2
 8006a3c:	300c      	adds	r0, #12
 8006a3e:	f000 fd15 	bl	800746c <memcpy>
 8006a42:	4621      	mov	r1, r4
 8006a44:	4638      	mov	r0, r7
 8006a46:	f7ff ffa5 	bl	8006994 <_Bfree>
 8006a4a:	4644      	mov	r4, r8
 8006a4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a50:	3501      	adds	r5, #1
 8006a52:	615e      	str	r6, [r3, #20]
 8006a54:	6125      	str	r5, [r4, #16]
 8006a56:	4620      	mov	r0, r4
 8006a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a5c:	08007cb8 	.word	0x08007cb8
 8006a60:	08007cc9 	.word	0x08007cc9

08006a64 <__hi0bits>:
 8006a64:	0c03      	lsrs	r3, r0, #16
 8006a66:	041b      	lsls	r3, r3, #16
 8006a68:	b9d3      	cbnz	r3, 8006aa0 <__hi0bits+0x3c>
 8006a6a:	0400      	lsls	r0, r0, #16
 8006a6c:	2310      	movs	r3, #16
 8006a6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006a72:	bf04      	itt	eq
 8006a74:	0200      	lsleq	r0, r0, #8
 8006a76:	3308      	addeq	r3, #8
 8006a78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006a7c:	bf04      	itt	eq
 8006a7e:	0100      	lsleq	r0, r0, #4
 8006a80:	3304      	addeq	r3, #4
 8006a82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006a86:	bf04      	itt	eq
 8006a88:	0080      	lsleq	r0, r0, #2
 8006a8a:	3302      	addeq	r3, #2
 8006a8c:	2800      	cmp	r0, #0
 8006a8e:	db05      	blt.n	8006a9c <__hi0bits+0x38>
 8006a90:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006a94:	f103 0301 	add.w	r3, r3, #1
 8006a98:	bf08      	it	eq
 8006a9a:	2320      	moveq	r3, #32
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	4770      	bx	lr
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	e7e4      	b.n	8006a6e <__hi0bits+0xa>

08006aa4 <__lo0bits>:
 8006aa4:	6803      	ldr	r3, [r0, #0]
 8006aa6:	f013 0207 	ands.w	r2, r3, #7
 8006aaa:	d00c      	beq.n	8006ac6 <__lo0bits+0x22>
 8006aac:	07d9      	lsls	r1, r3, #31
 8006aae:	d422      	bmi.n	8006af6 <__lo0bits+0x52>
 8006ab0:	079a      	lsls	r2, r3, #30
 8006ab2:	bf49      	itett	mi
 8006ab4:	085b      	lsrmi	r3, r3, #1
 8006ab6:	089b      	lsrpl	r3, r3, #2
 8006ab8:	6003      	strmi	r3, [r0, #0]
 8006aba:	2201      	movmi	r2, #1
 8006abc:	bf5c      	itt	pl
 8006abe:	6003      	strpl	r3, [r0, #0]
 8006ac0:	2202      	movpl	r2, #2
 8006ac2:	4610      	mov	r0, r2
 8006ac4:	4770      	bx	lr
 8006ac6:	b299      	uxth	r1, r3
 8006ac8:	b909      	cbnz	r1, 8006ace <__lo0bits+0x2a>
 8006aca:	0c1b      	lsrs	r3, r3, #16
 8006acc:	2210      	movs	r2, #16
 8006ace:	b2d9      	uxtb	r1, r3
 8006ad0:	b909      	cbnz	r1, 8006ad6 <__lo0bits+0x32>
 8006ad2:	3208      	adds	r2, #8
 8006ad4:	0a1b      	lsrs	r3, r3, #8
 8006ad6:	0719      	lsls	r1, r3, #28
 8006ad8:	bf04      	itt	eq
 8006ada:	091b      	lsreq	r3, r3, #4
 8006adc:	3204      	addeq	r2, #4
 8006ade:	0799      	lsls	r1, r3, #30
 8006ae0:	bf04      	itt	eq
 8006ae2:	089b      	lsreq	r3, r3, #2
 8006ae4:	3202      	addeq	r2, #2
 8006ae6:	07d9      	lsls	r1, r3, #31
 8006ae8:	d403      	bmi.n	8006af2 <__lo0bits+0x4e>
 8006aea:	085b      	lsrs	r3, r3, #1
 8006aec:	f102 0201 	add.w	r2, r2, #1
 8006af0:	d003      	beq.n	8006afa <__lo0bits+0x56>
 8006af2:	6003      	str	r3, [r0, #0]
 8006af4:	e7e5      	b.n	8006ac2 <__lo0bits+0x1e>
 8006af6:	2200      	movs	r2, #0
 8006af8:	e7e3      	b.n	8006ac2 <__lo0bits+0x1e>
 8006afa:	2220      	movs	r2, #32
 8006afc:	e7e1      	b.n	8006ac2 <__lo0bits+0x1e>
	...

08006b00 <__i2b>:
 8006b00:	b510      	push	{r4, lr}
 8006b02:	460c      	mov	r4, r1
 8006b04:	2101      	movs	r1, #1
 8006b06:	f7ff ff05 	bl	8006914 <_Balloc>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	b928      	cbnz	r0, 8006b1a <__i2b+0x1a>
 8006b0e:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <__i2b+0x24>)
 8006b10:	4805      	ldr	r0, [pc, #20]	; (8006b28 <__i2b+0x28>)
 8006b12:	f240 1145 	movw	r1, #325	; 0x145
 8006b16:	f000 fcb7 	bl	8007488 <__assert_func>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	6144      	str	r4, [r0, #20]
 8006b1e:	6103      	str	r3, [r0, #16]
 8006b20:	bd10      	pop	{r4, pc}
 8006b22:	bf00      	nop
 8006b24:	08007cb8 	.word	0x08007cb8
 8006b28:	08007cc9 	.word	0x08007cc9

08006b2c <__multiply>:
 8006b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b30:	4691      	mov	r9, r2
 8006b32:	690a      	ldr	r2, [r1, #16]
 8006b34:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	bfb8      	it	lt
 8006b3c:	460b      	movlt	r3, r1
 8006b3e:	460c      	mov	r4, r1
 8006b40:	bfbc      	itt	lt
 8006b42:	464c      	movlt	r4, r9
 8006b44:	4699      	movlt	r9, r3
 8006b46:	6927      	ldr	r7, [r4, #16]
 8006b48:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006b4c:	68a3      	ldr	r3, [r4, #8]
 8006b4e:	6861      	ldr	r1, [r4, #4]
 8006b50:	eb07 060a 	add.w	r6, r7, sl
 8006b54:	42b3      	cmp	r3, r6
 8006b56:	b085      	sub	sp, #20
 8006b58:	bfb8      	it	lt
 8006b5a:	3101      	addlt	r1, #1
 8006b5c:	f7ff feda 	bl	8006914 <_Balloc>
 8006b60:	b930      	cbnz	r0, 8006b70 <__multiply+0x44>
 8006b62:	4602      	mov	r2, r0
 8006b64:	4b44      	ldr	r3, [pc, #272]	; (8006c78 <__multiply+0x14c>)
 8006b66:	4845      	ldr	r0, [pc, #276]	; (8006c7c <__multiply+0x150>)
 8006b68:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006b6c:	f000 fc8c 	bl	8007488 <__assert_func>
 8006b70:	f100 0514 	add.w	r5, r0, #20
 8006b74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b78:	462b      	mov	r3, r5
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4543      	cmp	r3, r8
 8006b7e:	d321      	bcc.n	8006bc4 <__multiply+0x98>
 8006b80:	f104 0314 	add.w	r3, r4, #20
 8006b84:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006b88:	f109 0314 	add.w	r3, r9, #20
 8006b8c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006b90:	9202      	str	r2, [sp, #8]
 8006b92:	1b3a      	subs	r2, r7, r4
 8006b94:	3a15      	subs	r2, #21
 8006b96:	f022 0203 	bic.w	r2, r2, #3
 8006b9a:	3204      	adds	r2, #4
 8006b9c:	f104 0115 	add.w	r1, r4, #21
 8006ba0:	428f      	cmp	r7, r1
 8006ba2:	bf38      	it	cc
 8006ba4:	2204      	movcc	r2, #4
 8006ba6:	9201      	str	r2, [sp, #4]
 8006ba8:	9a02      	ldr	r2, [sp, #8]
 8006baa:	9303      	str	r3, [sp, #12]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d80c      	bhi.n	8006bca <__multiply+0x9e>
 8006bb0:	2e00      	cmp	r6, #0
 8006bb2:	dd03      	ble.n	8006bbc <__multiply+0x90>
 8006bb4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d05b      	beq.n	8006c74 <__multiply+0x148>
 8006bbc:	6106      	str	r6, [r0, #16]
 8006bbe:	b005      	add	sp, #20
 8006bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bc4:	f843 2b04 	str.w	r2, [r3], #4
 8006bc8:	e7d8      	b.n	8006b7c <__multiply+0x50>
 8006bca:	f8b3 a000 	ldrh.w	sl, [r3]
 8006bce:	f1ba 0f00 	cmp.w	sl, #0
 8006bd2:	d024      	beq.n	8006c1e <__multiply+0xf2>
 8006bd4:	f104 0e14 	add.w	lr, r4, #20
 8006bd8:	46a9      	mov	r9, r5
 8006bda:	f04f 0c00 	mov.w	ip, #0
 8006bde:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006be2:	f8d9 1000 	ldr.w	r1, [r9]
 8006be6:	fa1f fb82 	uxth.w	fp, r2
 8006bea:	b289      	uxth	r1, r1
 8006bec:	fb0a 110b 	mla	r1, sl, fp, r1
 8006bf0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006bf4:	f8d9 2000 	ldr.w	r2, [r9]
 8006bf8:	4461      	add	r1, ip
 8006bfa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006bfe:	fb0a c20b 	mla	r2, sl, fp, ip
 8006c02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c06:	b289      	uxth	r1, r1
 8006c08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c0c:	4577      	cmp	r7, lr
 8006c0e:	f849 1b04 	str.w	r1, [r9], #4
 8006c12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c16:	d8e2      	bhi.n	8006bde <__multiply+0xb2>
 8006c18:	9a01      	ldr	r2, [sp, #4]
 8006c1a:	f845 c002 	str.w	ip, [r5, r2]
 8006c1e:	9a03      	ldr	r2, [sp, #12]
 8006c20:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c24:	3304      	adds	r3, #4
 8006c26:	f1b9 0f00 	cmp.w	r9, #0
 8006c2a:	d021      	beq.n	8006c70 <__multiply+0x144>
 8006c2c:	6829      	ldr	r1, [r5, #0]
 8006c2e:	f104 0c14 	add.w	ip, r4, #20
 8006c32:	46ae      	mov	lr, r5
 8006c34:	f04f 0a00 	mov.w	sl, #0
 8006c38:	f8bc b000 	ldrh.w	fp, [ip]
 8006c3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006c40:	fb09 220b 	mla	r2, r9, fp, r2
 8006c44:	4452      	add	r2, sl
 8006c46:	b289      	uxth	r1, r1
 8006c48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c4c:	f84e 1b04 	str.w	r1, [lr], #4
 8006c50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006c54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c58:	f8be 1000 	ldrh.w	r1, [lr]
 8006c5c:	fb09 110a 	mla	r1, r9, sl, r1
 8006c60:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006c64:	4567      	cmp	r7, ip
 8006c66:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006c6a:	d8e5      	bhi.n	8006c38 <__multiply+0x10c>
 8006c6c:	9a01      	ldr	r2, [sp, #4]
 8006c6e:	50a9      	str	r1, [r5, r2]
 8006c70:	3504      	adds	r5, #4
 8006c72:	e799      	b.n	8006ba8 <__multiply+0x7c>
 8006c74:	3e01      	subs	r6, #1
 8006c76:	e79b      	b.n	8006bb0 <__multiply+0x84>
 8006c78:	08007cb8 	.word	0x08007cb8
 8006c7c:	08007cc9 	.word	0x08007cc9

08006c80 <__pow5mult>:
 8006c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c84:	4615      	mov	r5, r2
 8006c86:	f012 0203 	ands.w	r2, r2, #3
 8006c8a:	4606      	mov	r6, r0
 8006c8c:	460f      	mov	r7, r1
 8006c8e:	d007      	beq.n	8006ca0 <__pow5mult+0x20>
 8006c90:	4c25      	ldr	r4, [pc, #148]	; (8006d28 <__pow5mult+0xa8>)
 8006c92:	3a01      	subs	r2, #1
 8006c94:	2300      	movs	r3, #0
 8006c96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c9a:	f7ff fe9d 	bl	80069d8 <__multadd>
 8006c9e:	4607      	mov	r7, r0
 8006ca0:	10ad      	asrs	r5, r5, #2
 8006ca2:	d03d      	beq.n	8006d20 <__pow5mult+0xa0>
 8006ca4:	69f4      	ldr	r4, [r6, #28]
 8006ca6:	b97c      	cbnz	r4, 8006cc8 <__pow5mult+0x48>
 8006ca8:	2010      	movs	r0, #16
 8006caa:	f7ff fd7f 	bl	80067ac <malloc>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	61f0      	str	r0, [r6, #28]
 8006cb2:	b928      	cbnz	r0, 8006cc0 <__pow5mult+0x40>
 8006cb4:	4b1d      	ldr	r3, [pc, #116]	; (8006d2c <__pow5mult+0xac>)
 8006cb6:	481e      	ldr	r0, [pc, #120]	; (8006d30 <__pow5mult+0xb0>)
 8006cb8:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006cbc:	f000 fbe4 	bl	8007488 <__assert_func>
 8006cc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006cc4:	6004      	str	r4, [r0, #0]
 8006cc6:	60c4      	str	r4, [r0, #12]
 8006cc8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006ccc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006cd0:	b94c      	cbnz	r4, 8006ce6 <__pow5mult+0x66>
 8006cd2:	f240 2171 	movw	r1, #625	; 0x271
 8006cd6:	4630      	mov	r0, r6
 8006cd8:	f7ff ff12 	bl	8006b00 <__i2b>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	6003      	str	r3, [r0, #0]
 8006ce6:	f04f 0900 	mov.w	r9, #0
 8006cea:	07eb      	lsls	r3, r5, #31
 8006cec:	d50a      	bpl.n	8006d04 <__pow5mult+0x84>
 8006cee:	4639      	mov	r1, r7
 8006cf0:	4622      	mov	r2, r4
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7ff ff1a 	bl	8006b2c <__multiply>
 8006cf8:	4639      	mov	r1, r7
 8006cfa:	4680      	mov	r8, r0
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f7ff fe49 	bl	8006994 <_Bfree>
 8006d02:	4647      	mov	r7, r8
 8006d04:	106d      	asrs	r5, r5, #1
 8006d06:	d00b      	beq.n	8006d20 <__pow5mult+0xa0>
 8006d08:	6820      	ldr	r0, [r4, #0]
 8006d0a:	b938      	cbnz	r0, 8006d1c <__pow5mult+0x9c>
 8006d0c:	4622      	mov	r2, r4
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4630      	mov	r0, r6
 8006d12:	f7ff ff0b 	bl	8006b2c <__multiply>
 8006d16:	6020      	str	r0, [r4, #0]
 8006d18:	f8c0 9000 	str.w	r9, [r0]
 8006d1c:	4604      	mov	r4, r0
 8006d1e:	e7e4      	b.n	8006cea <__pow5mult+0x6a>
 8006d20:	4638      	mov	r0, r7
 8006d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d26:	bf00      	nop
 8006d28:	08007e18 	.word	0x08007e18
 8006d2c:	08007c49 	.word	0x08007c49
 8006d30:	08007cc9 	.word	0x08007cc9

08006d34 <__lshift>:
 8006d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d38:	460c      	mov	r4, r1
 8006d3a:	6849      	ldr	r1, [r1, #4]
 8006d3c:	6923      	ldr	r3, [r4, #16]
 8006d3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d42:	68a3      	ldr	r3, [r4, #8]
 8006d44:	4607      	mov	r7, r0
 8006d46:	4691      	mov	r9, r2
 8006d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d4c:	f108 0601 	add.w	r6, r8, #1
 8006d50:	42b3      	cmp	r3, r6
 8006d52:	db0b      	blt.n	8006d6c <__lshift+0x38>
 8006d54:	4638      	mov	r0, r7
 8006d56:	f7ff fddd 	bl	8006914 <_Balloc>
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	b948      	cbnz	r0, 8006d72 <__lshift+0x3e>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	4b28      	ldr	r3, [pc, #160]	; (8006e04 <__lshift+0xd0>)
 8006d62:	4829      	ldr	r0, [pc, #164]	; (8006e08 <__lshift+0xd4>)
 8006d64:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006d68:	f000 fb8e 	bl	8007488 <__assert_func>
 8006d6c:	3101      	adds	r1, #1
 8006d6e:	005b      	lsls	r3, r3, #1
 8006d70:	e7ee      	b.n	8006d50 <__lshift+0x1c>
 8006d72:	2300      	movs	r3, #0
 8006d74:	f100 0114 	add.w	r1, r0, #20
 8006d78:	f100 0210 	add.w	r2, r0, #16
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	4553      	cmp	r3, sl
 8006d80:	db33      	blt.n	8006dea <__lshift+0xb6>
 8006d82:	6920      	ldr	r0, [r4, #16]
 8006d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d88:	f104 0314 	add.w	r3, r4, #20
 8006d8c:	f019 091f 	ands.w	r9, r9, #31
 8006d90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d98:	d02b      	beq.n	8006df2 <__lshift+0xbe>
 8006d9a:	f1c9 0e20 	rsb	lr, r9, #32
 8006d9e:	468a      	mov	sl, r1
 8006da0:	2200      	movs	r2, #0
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	fa00 f009 	lsl.w	r0, r0, r9
 8006da8:	4310      	orrs	r0, r2
 8006daa:	f84a 0b04 	str.w	r0, [sl], #4
 8006dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db2:	459c      	cmp	ip, r3
 8006db4:	fa22 f20e 	lsr.w	r2, r2, lr
 8006db8:	d8f3      	bhi.n	8006da2 <__lshift+0x6e>
 8006dba:	ebac 0304 	sub.w	r3, ip, r4
 8006dbe:	3b15      	subs	r3, #21
 8006dc0:	f023 0303 	bic.w	r3, r3, #3
 8006dc4:	3304      	adds	r3, #4
 8006dc6:	f104 0015 	add.w	r0, r4, #21
 8006dca:	4584      	cmp	ip, r0
 8006dcc:	bf38      	it	cc
 8006dce:	2304      	movcc	r3, #4
 8006dd0:	50ca      	str	r2, [r1, r3]
 8006dd2:	b10a      	cbz	r2, 8006dd8 <__lshift+0xa4>
 8006dd4:	f108 0602 	add.w	r6, r8, #2
 8006dd8:	3e01      	subs	r6, #1
 8006dda:	4638      	mov	r0, r7
 8006ddc:	612e      	str	r6, [r5, #16]
 8006dde:	4621      	mov	r1, r4
 8006de0:	f7ff fdd8 	bl	8006994 <_Bfree>
 8006de4:	4628      	mov	r0, r5
 8006de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dea:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dee:	3301      	adds	r3, #1
 8006df0:	e7c5      	b.n	8006d7e <__lshift+0x4a>
 8006df2:	3904      	subs	r1, #4
 8006df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dfc:	459c      	cmp	ip, r3
 8006dfe:	d8f9      	bhi.n	8006df4 <__lshift+0xc0>
 8006e00:	e7ea      	b.n	8006dd8 <__lshift+0xa4>
 8006e02:	bf00      	nop
 8006e04:	08007cb8 	.word	0x08007cb8
 8006e08:	08007cc9 	.word	0x08007cc9

08006e0c <__mcmp>:
 8006e0c:	b530      	push	{r4, r5, lr}
 8006e0e:	6902      	ldr	r2, [r0, #16]
 8006e10:	690c      	ldr	r4, [r1, #16]
 8006e12:	1b12      	subs	r2, r2, r4
 8006e14:	d10e      	bne.n	8006e34 <__mcmp+0x28>
 8006e16:	f100 0314 	add.w	r3, r0, #20
 8006e1a:	3114      	adds	r1, #20
 8006e1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e2c:	42a5      	cmp	r5, r4
 8006e2e:	d003      	beq.n	8006e38 <__mcmp+0x2c>
 8006e30:	d305      	bcc.n	8006e3e <__mcmp+0x32>
 8006e32:	2201      	movs	r2, #1
 8006e34:	4610      	mov	r0, r2
 8006e36:	bd30      	pop	{r4, r5, pc}
 8006e38:	4283      	cmp	r3, r0
 8006e3a:	d3f3      	bcc.n	8006e24 <__mcmp+0x18>
 8006e3c:	e7fa      	b.n	8006e34 <__mcmp+0x28>
 8006e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e42:	e7f7      	b.n	8006e34 <__mcmp+0x28>

08006e44 <__mdiff>:
 8006e44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e48:	460c      	mov	r4, r1
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	4611      	mov	r1, r2
 8006e4e:	4620      	mov	r0, r4
 8006e50:	4690      	mov	r8, r2
 8006e52:	f7ff ffdb 	bl	8006e0c <__mcmp>
 8006e56:	1e05      	subs	r5, r0, #0
 8006e58:	d110      	bne.n	8006e7c <__mdiff+0x38>
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f7ff fd59 	bl	8006914 <_Balloc>
 8006e62:	b930      	cbnz	r0, 8006e72 <__mdiff+0x2e>
 8006e64:	4b3a      	ldr	r3, [pc, #232]	; (8006f50 <__mdiff+0x10c>)
 8006e66:	4602      	mov	r2, r0
 8006e68:	f240 2137 	movw	r1, #567	; 0x237
 8006e6c:	4839      	ldr	r0, [pc, #228]	; (8006f54 <__mdiff+0x110>)
 8006e6e:	f000 fb0b 	bl	8007488 <__assert_func>
 8006e72:	2301      	movs	r3, #1
 8006e74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e7c:	bfa4      	itt	ge
 8006e7e:	4643      	movge	r3, r8
 8006e80:	46a0      	movge	r8, r4
 8006e82:	4630      	mov	r0, r6
 8006e84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006e88:	bfa6      	itte	ge
 8006e8a:	461c      	movge	r4, r3
 8006e8c:	2500      	movge	r5, #0
 8006e8e:	2501      	movlt	r5, #1
 8006e90:	f7ff fd40 	bl	8006914 <_Balloc>
 8006e94:	b920      	cbnz	r0, 8006ea0 <__mdiff+0x5c>
 8006e96:	4b2e      	ldr	r3, [pc, #184]	; (8006f50 <__mdiff+0x10c>)
 8006e98:	4602      	mov	r2, r0
 8006e9a:	f240 2145 	movw	r1, #581	; 0x245
 8006e9e:	e7e5      	b.n	8006e6c <__mdiff+0x28>
 8006ea0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006ea4:	6926      	ldr	r6, [r4, #16]
 8006ea6:	60c5      	str	r5, [r0, #12]
 8006ea8:	f104 0914 	add.w	r9, r4, #20
 8006eac:	f108 0514 	add.w	r5, r8, #20
 8006eb0:	f100 0e14 	add.w	lr, r0, #20
 8006eb4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006eb8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006ebc:	f108 0210 	add.w	r2, r8, #16
 8006ec0:	46f2      	mov	sl, lr
 8006ec2:	2100      	movs	r1, #0
 8006ec4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006ec8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006ecc:	fa11 f88b 	uxtah	r8, r1, fp
 8006ed0:	b299      	uxth	r1, r3
 8006ed2:	0c1b      	lsrs	r3, r3, #16
 8006ed4:	eba8 0801 	sub.w	r8, r8, r1
 8006ed8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006edc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006ee0:	fa1f f888 	uxth.w	r8, r8
 8006ee4:	1419      	asrs	r1, r3, #16
 8006ee6:	454e      	cmp	r6, r9
 8006ee8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006eec:	f84a 3b04 	str.w	r3, [sl], #4
 8006ef0:	d8e8      	bhi.n	8006ec4 <__mdiff+0x80>
 8006ef2:	1b33      	subs	r3, r6, r4
 8006ef4:	3b15      	subs	r3, #21
 8006ef6:	f023 0303 	bic.w	r3, r3, #3
 8006efa:	3304      	adds	r3, #4
 8006efc:	3415      	adds	r4, #21
 8006efe:	42a6      	cmp	r6, r4
 8006f00:	bf38      	it	cc
 8006f02:	2304      	movcc	r3, #4
 8006f04:	441d      	add	r5, r3
 8006f06:	4473      	add	r3, lr
 8006f08:	469e      	mov	lr, r3
 8006f0a:	462e      	mov	r6, r5
 8006f0c:	4566      	cmp	r6, ip
 8006f0e:	d30e      	bcc.n	8006f2e <__mdiff+0xea>
 8006f10:	f10c 0203 	add.w	r2, ip, #3
 8006f14:	1b52      	subs	r2, r2, r5
 8006f16:	f022 0203 	bic.w	r2, r2, #3
 8006f1a:	3d03      	subs	r5, #3
 8006f1c:	45ac      	cmp	ip, r5
 8006f1e:	bf38      	it	cc
 8006f20:	2200      	movcc	r2, #0
 8006f22:	4413      	add	r3, r2
 8006f24:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006f28:	b17a      	cbz	r2, 8006f4a <__mdiff+0x106>
 8006f2a:	6107      	str	r7, [r0, #16]
 8006f2c:	e7a4      	b.n	8006e78 <__mdiff+0x34>
 8006f2e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006f32:	fa11 f288 	uxtah	r2, r1, r8
 8006f36:	1414      	asrs	r4, r2, #16
 8006f38:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006f3c:	b292      	uxth	r2, r2
 8006f3e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006f42:	f84e 2b04 	str.w	r2, [lr], #4
 8006f46:	1421      	asrs	r1, r4, #16
 8006f48:	e7e0      	b.n	8006f0c <__mdiff+0xc8>
 8006f4a:	3f01      	subs	r7, #1
 8006f4c:	e7ea      	b.n	8006f24 <__mdiff+0xe0>
 8006f4e:	bf00      	nop
 8006f50:	08007cb8 	.word	0x08007cb8
 8006f54:	08007cc9 	.word	0x08007cc9

08006f58 <__d2b>:
 8006f58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006f5c:	460f      	mov	r7, r1
 8006f5e:	2101      	movs	r1, #1
 8006f60:	ec59 8b10 	vmov	r8, r9, d0
 8006f64:	4616      	mov	r6, r2
 8006f66:	f7ff fcd5 	bl	8006914 <_Balloc>
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	b930      	cbnz	r0, 8006f7c <__d2b+0x24>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	4b24      	ldr	r3, [pc, #144]	; (8007004 <__d2b+0xac>)
 8006f72:	4825      	ldr	r0, [pc, #148]	; (8007008 <__d2b+0xb0>)
 8006f74:	f240 310f 	movw	r1, #783	; 0x30f
 8006f78:	f000 fa86 	bl	8007488 <__assert_func>
 8006f7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f84:	bb2d      	cbnz	r5, 8006fd2 <__d2b+0x7a>
 8006f86:	9301      	str	r3, [sp, #4]
 8006f88:	f1b8 0300 	subs.w	r3, r8, #0
 8006f8c:	d026      	beq.n	8006fdc <__d2b+0x84>
 8006f8e:	4668      	mov	r0, sp
 8006f90:	9300      	str	r3, [sp, #0]
 8006f92:	f7ff fd87 	bl	8006aa4 <__lo0bits>
 8006f96:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f9a:	b1e8      	cbz	r0, 8006fd8 <__d2b+0x80>
 8006f9c:	f1c0 0320 	rsb	r3, r0, #32
 8006fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa4:	430b      	orrs	r3, r1
 8006fa6:	40c2      	lsrs	r2, r0
 8006fa8:	6163      	str	r3, [r4, #20]
 8006faa:	9201      	str	r2, [sp, #4]
 8006fac:	9b01      	ldr	r3, [sp, #4]
 8006fae:	61a3      	str	r3, [r4, #24]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	bf14      	ite	ne
 8006fb4:	2202      	movne	r2, #2
 8006fb6:	2201      	moveq	r2, #1
 8006fb8:	6122      	str	r2, [r4, #16]
 8006fba:	b1bd      	cbz	r5, 8006fec <__d2b+0x94>
 8006fbc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006fc0:	4405      	add	r5, r0
 8006fc2:	603d      	str	r5, [r7, #0]
 8006fc4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006fc8:	6030      	str	r0, [r6, #0]
 8006fca:	4620      	mov	r0, r4
 8006fcc:	b003      	add	sp, #12
 8006fce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fd2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fd6:	e7d6      	b.n	8006f86 <__d2b+0x2e>
 8006fd8:	6161      	str	r1, [r4, #20]
 8006fda:	e7e7      	b.n	8006fac <__d2b+0x54>
 8006fdc:	a801      	add	r0, sp, #4
 8006fde:	f7ff fd61 	bl	8006aa4 <__lo0bits>
 8006fe2:	9b01      	ldr	r3, [sp, #4]
 8006fe4:	6163      	str	r3, [r4, #20]
 8006fe6:	3020      	adds	r0, #32
 8006fe8:	2201      	movs	r2, #1
 8006fea:	e7e5      	b.n	8006fb8 <__d2b+0x60>
 8006fec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006ff0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006ff4:	6038      	str	r0, [r7, #0]
 8006ff6:	6918      	ldr	r0, [r3, #16]
 8006ff8:	f7ff fd34 	bl	8006a64 <__hi0bits>
 8006ffc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007000:	e7e2      	b.n	8006fc8 <__d2b+0x70>
 8007002:	bf00      	nop
 8007004:	08007cb8 	.word	0x08007cb8
 8007008:	08007cc9 	.word	0x08007cc9

0800700c <__ssputs_r>:
 800700c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007010:	688e      	ldr	r6, [r1, #8]
 8007012:	461f      	mov	r7, r3
 8007014:	42be      	cmp	r6, r7
 8007016:	680b      	ldr	r3, [r1, #0]
 8007018:	4682      	mov	sl, r0
 800701a:	460c      	mov	r4, r1
 800701c:	4690      	mov	r8, r2
 800701e:	d82c      	bhi.n	800707a <__ssputs_r+0x6e>
 8007020:	898a      	ldrh	r2, [r1, #12]
 8007022:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007026:	d026      	beq.n	8007076 <__ssputs_r+0x6a>
 8007028:	6965      	ldr	r5, [r4, #20]
 800702a:	6909      	ldr	r1, [r1, #16]
 800702c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007030:	eba3 0901 	sub.w	r9, r3, r1
 8007034:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007038:	1c7b      	adds	r3, r7, #1
 800703a:	444b      	add	r3, r9
 800703c:	106d      	asrs	r5, r5, #1
 800703e:	429d      	cmp	r5, r3
 8007040:	bf38      	it	cc
 8007042:	461d      	movcc	r5, r3
 8007044:	0553      	lsls	r3, r2, #21
 8007046:	d527      	bpl.n	8007098 <__ssputs_r+0x8c>
 8007048:	4629      	mov	r1, r5
 800704a:	f7ff fbd7 	bl	80067fc <_malloc_r>
 800704e:	4606      	mov	r6, r0
 8007050:	b360      	cbz	r0, 80070ac <__ssputs_r+0xa0>
 8007052:	6921      	ldr	r1, [r4, #16]
 8007054:	464a      	mov	r2, r9
 8007056:	f000 fa09 	bl	800746c <memcpy>
 800705a:	89a3      	ldrh	r3, [r4, #12]
 800705c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007064:	81a3      	strh	r3, [r4, #12]
 8007066:	6126      	str	r6, [r4, #16]
 8007068:	6165      	str	r5, [r4, #20]
 800706a:	444e      	add	r6, r9
 800706c:	eba5 0509 	sub.w	r5, r5, r9
 8007070:	6026      	str	r6, [r4, #0]
 8007072:	60a5      	str	r5, [r4, #8]
 8007074:	463e      	mov	r6, r7
 8007076:	42be      	cmp	r6, r7
 8007078:	d900      	bls.n	800707c <__ssputs_r+0x70>
 800707a:	463e      	mov	r6, r7
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	4632      	mov	r2, r6
 8007080:	4641      	mov	r1, r8
 8007082:	f000 f9c9 	bl	8007418 <memmove>
 8007086:	68a3      	ldr	r3, [r4, #8]
 8007088:	1b9b      	subs	r3, r3, r6
 800708a:	60a3      	str	r3, [r4, #8]
 800708c:	6823      	ldr	r3, [r4, #0]
 800708e:	4433      	add	r3, r6
 8007090:	6023      	str	r3, [r4, #0]
 8007092:	2000      	movs	r0, #0
 8007094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007098:	462a      	mov	r2, r5
 800709a:	f000 fa3b 	bl	8007514 <_realloc_r>
 800709e:	4606      	mov	r6, r0
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d1e0      	bne.n	8007066 <__ssputs_r+0x5a>
 80070a4:	6921      	ldr	r1, [r4, #16]
 80070a6:	4650      	mov	r0, sl
 80070a8:	f7ff fb34 	bl	8006714 <_free_r>
 80070ac:	230c      	movs	r3, #12
 80070ae:	f8ca 3000 	str.w	r3, [sl]
 80070b2:	89a3      	ldrh	r3, [r4, #12]
 80070b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070b8:	81a3      	strh	r3, [r4, #12]
 80070ba:	f04f 30ff 	mov.w	r0, #4294967295
 80070be:	e7e9      	b.n	8007094 <__ssputs_r+0x88>

080070c0 <_svfiprintf_r>:
 80070c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c4:	4698      	mov	r8, r3
 80070c6:	898b      	ldrh	r3, [r1, #12]
 80070c8:	061b      	lsls	r3, r3, #24
 80070ca:	b09d      	sub	sp, #116	; 0x74
 80070cc:	4607      	mov	r7, r0
 80070ce:	460d      	mov	r5, r1
 80070d0:	4614      	mov	r4, r2
 80070d2:	d50e      	bpl.n	80070f2 <_svfiprintf_r+0x32>
 80070d4:	690b      	ldr	r3, [r1, #16]
 80070d6:	b963      	cbnz	r3, 80070f2 <_svfiprintf_r+0x32>
 80070d8:	2140      	movs	r1, #64	; 0x40
 80070da:	f7ff fb8f 	bl	80067fc <_malloc_r>
 80070de:	6028      	str	r0, [r5, #0]
 80070e0:	6128      	str	r0, [r5, #16]
 80070e2:	b920      	cbnz	r0, 80070ee <_svfiprintf_r+0x2e>
 80070e4:	230c      	movs	r3, #12
 80070e6:	603b      	str	r3, [r7, #0]
 80070e8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ec:	e0d0      	b.n	8007290 <_svfiprintf_r+0x1d0>
 80070ee:	2340      	movs	r3, #64	; 0x40
 80070f0:	616b      	str	r3, [r5, #20]
 80070f2:	2300      	movs	r3, #0
 80070f4:	9309      	str	r3, [sp, #36]	; 0x24
 80070f6:	2320      	movs	r3, #32
 80070f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007100:	2330      	movs	r3, #48	; 0x30
 8007102:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80072a8 <_svfiprintf_r+0x1e8>
 8007106:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800710a:	f04f 0901 	mov.w	r9, #1
 800710e:	4623      	mov	r3, r4
 8007110:	469a      	mov	sl, r3
 8007112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007116:	b10a      	cbz	r2, 800711c <_svfiprintf_r+0x5c>
 8007118:	2a25      	cmp	r2, #37	; 0x25
 800711a:	d1f9      	bne.n	8007110 <_svfiprintf_r+0x50>
 800711c:	ebba 0b04 	subs.w	fp, sl, r4
 8007120:	d00b      	beq.n	800713a <_svfiprintf_r+0x7a>
 8007122:	465b      	mov	r3, fp
 8007124:	4622      	mov	r2, r4
 8007126:	4629      	mov	r1, r5
 8007128:	4638      	mov	r0, r7
 800712a:	f7ff ff6f 	bl	800700c <__ssputs_r>
 800712e:	3001      	adds	r0, #1
 8007130:	f000 80a9 	beq.w	8007286 <_svfiprintf_r+0x1c6>
 8007134:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007136:	445a      	add	r2, fp
 8007138:	9209      	str	r2, [sp, #36]	; 0x24
 800713a:	f89a 3000 	ldrb.w	r3, [sl]
 800713e:	2b00      	cmp	r3, #0
 8007140:	f000 80a1 	beq.w	8007286 <_svfiprintf_r+0x1c6>
 8007144:	2300      	movs	r3, #0
 8007146:	f04f 32ff 	mov.w	r2, #4294967295
 800714a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800714e:	f10a 0a01 	add.w	sl, sl, #1
 8007152:	9304      	str	r3, [sp, #16]
 8007154:	9307      	str	r3, [sp, #28]
 8007156:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800715a:	931a      	str	r3, [sp, #104]	; 0x68
 800715c:	4654      	mov	r4, sl
 800715e:	2205      	movs	r2, #5
 8007160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007164:	4850      	ldr	r0, [pc, #320]	; (80072a8 <_svfiprintf_r+0x1e8>)
 8007166:	f7f9 f833 	bl	80001d0 <memchr>
 800716a:	9a04      	ldr	r2, [sp, #16]
 800716c:	b9d8      	cbnz	r0, 80071a6 <_svfiprintf_r+0xe6>
 800716e:	06d0      	lsls	r0, r2, #27
 8007170:	bf44      	itt	mi
 8007172:	2320      	movmi	r3, #32
 8007174:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007178:	0711      	lsls	r1, r2, #28
 800717a:	bf44      	itt	mi
 800717c:	232b      	movmi	r3, #43	; 0x2b
 800717e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007182:	f89a 3000 	ldrb.w	r3, [sl]
 8007186:	2b2a      	cmp	r3, #42	; 0x2a
 8007188:	d015      	beq.n	80071b6 <_svfiprintf_r+0xf6>
 800718a:	9a07      	ldr	r2, [sp, #28]
 800718c:	4654      	mov	r4, sl
 800718e:	2000      	movs	r0, #0
 8007190:	f04f 0c0a 	mov.w	ip, #10
 8007194:	4621      	mov	r1, r4
 8007196:	f811 3b01 	ldrb.w	r3, [r1], #1
 800719a:	3b30      	subs	r3, #48	; 0x30
 800719c:	2b09      	cmp	r3, #9
 800719e:	d94d      	bls.n	800723c <_svfiprintf_r+0x17c>
 80071a0:	b1b0      	cbz	r0, 80071d0 <_svfiprintf_r+0x110>
 80071a2:	9207      	str	r2, [sp, #28]
 80071a4:	e014      	b.n	80071d0 <_svfiprintf_r+0x110>
 80071a6:	eba0 0308 	sub.w	r3, r0, r8
 80071aa:	fa09 f303 	lsl.w	r3, r9, r3
 80071ae:	4313      	orrs	r3, r2
 80071b0:	9304      	str	r3, [sp, #16]
 80071b2:	46a2      	mov	sl, r4
 80071b4:	e7d2      	b.n	800715c <_svfiprintf_r+0x9c>
 80071b6:	9b03      	ldr	r3, [sp, #12]
 80071b8:	1d19      	adds	r1, r3, #4
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	9103      	str	r1, [sp, #12]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	bfbb      	ittet	lt
 80071c2:	425b      	neglt	r3, r3
 80071c4:	f042 0202 	orrlt.w	r2, r2, #2
 80071c8:	9307      	strge	r3, [sp, #28]
 80071ca:	9307      	strlt	r3, [sp, #28]
 80071cc:	bfb8      	it	lt
 80071ce:	9204      	strlt	r2, [sp, #16]
 80071d0:	7823      	ldrb	r3, [r4, #0]
 80071d2:	2b2e      	cmp	r3, #46	; 0x2e
 80071d4:	d10c      	bne.n	80071f0 <_svfiprintf_r+0x130>
 80071d6:	7863      	ldrb	r3, [r4, #1]
 80071d8:	2b2a      	cmp	r3, #42	; 0x2a
 80071da:	d134      	bne.n	8007246 <_svfiprintf_r+0x186>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	1d1a      	adds	r2, r3, #4
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	9203      	str	r2, [sp, #12]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	bfb8      	it	lt
 80071e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80071ec:	3402      	adds	r4, #2
 80071ee:	9305      	str	r3, [sp, #20]
 80071f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80072b8 <_svfiprintf_r+0x1f8>
 80071f4:	7821      	ldrb	r1, [r4, #0]
 80071f6:	2203      	movs	r2, #3
 80071f8:	4650      	mov	r0, sl
 80071fa:	f7f8 ffe9 	bl	80001d0 <memchr>
 80071fe:	b138      	cbz	r0, 8007210 <_svfiprintf_r+0x150>
 8007200:	9b04      	ldr	r3, [sp, #16]
 8007202:	eba0 000a 	sub.w	r0, r0, sl
 8007206:	2240      	movs	r2, #64	; 0x40
 8007208:	4082      	lsls	r2, r0
 800720a:	4313      	orrs	r3, r2
 800720c:	3401      	adds	r4, #1
 800720e:	9304      	str	r3, [sp, #16]
 8007210:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007214:	4825      	ldr	r0, [pc, #148]	; (80072ac <_svfiprintf_r+0x1ec>)
 8007216:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800721a:	2206      	movs	r2, #6
 800721c:	f7f8 ffd8 	bl	80001d0 <memchr>
 8007220:	2800      	cmp	r0, #0
 8007222:	d038      	beq.n	8007296 <_svfiprintf_r+0x1d6>
 8007224:	4b22      	ldr	r3, [pc, #136]	; (80072b0 <_svfiprintf_r+0x1f0>)
 8007226:	bb1b      	cbnz	r3, 8007270 <_svfiprintf_r+0x1b0>
 8007228:	9b03      	ldr	r3, [sp, #12]
 800722a:	3307      	adds	r3, #7
 800722c:	f023 0307 	bic.w	r3, r3, #7
 8007230:	3308      	adds	r3, #8
 8007232:	9303      	str	r3, [sp, #12]
 8007234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007236:	4433      	add	r3, r6
 8007238:	9309      	str	r3, [sp, #36]	; 0x24
 800723a:	e768      	b.n	800710e <_svfiprintf_r+0x4e>
 800723c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007240:	460c      	mov	r4, r1
 8007242:	2001      	movs	r0, #1
 8007244:	e7a6      	b.n	8007194 <_svfiprintf_r+0xd4>
 8007246:	2300      	movs	r3, #0
 8007248:	3401      	adds	r4, #1
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	4619      	mov	r1, r3
 800724e:	f04f 0c0a 	mov.w	ip, #10
 8007252:	4620      	mov	r0, r4
 8007254:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007258:	3a30      	subs	r2, #48	; 0x30
 800725a:	2a09      	cmp	r2, #9
 800725c:	d903      	bls.n	8007266 <_svfiprintf_r+0x1a6>
 800725e:	2b00      	cmp	r3, #0
 8007260:	d0c6      	beq.n	80071f0 <_svfiprintf_r+0x130>
 8007262:	9105      	str	r1, [sp, #20]
 8007264:	e7c4      	b.n	80071f0 <_svfiprintf_r+0x130>
 8007266:	fb0c 2101 	mla	r1, ip, r1, r2
 800726a:	4604      	mov	r4, r0
 800726c:	2301      	movs	r3, #1
 800726e:	e7f0      	b.n	8007252 <_svfiprintf_r+0x192>
 8007270:	ab03      	add	r3, sp, #12
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	462a      	mov	r2, r5
 8007276:	4b0f      	ldr	r3, [pc, #60]	; (80072b4 <_svfiprintf_r+0x1f4>)
 8007278:	a904      	add	r1, sp, #16
 800727a:	4638      	mov	r0, r7
 800727c:	f7fd fe2c 	bl	8004ed8 <_printf_float>
 8007280:	1c42      	adds	r2, r0, #1
 8007282:	4606      	mov	r6, r0
 8007284:	d1d6      	bne.n	8007234 <_svfiprintf_r+0x174>
 8007286:	89ab      	ldrh	r3, [r5, #12]
 8007288:	065b      	lsls	r3, r3, #25
 800728a:	f53f af2d 	bmi.w	80070e8 <_svfiprintf_r+0x28>
 800728e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007290:	b01d      	add	sp, #116	; 0x74
 8007292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007296:	ab03      	add	r3, sp, #12
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	462a      	mov	r2, r5
 800729c:	4b05      	ldr	r3, [pc, #20]	; (80072b4 <_svfiprintf_r+0x1f4>)
 800729e:	a904      	add	r1, sp, #16
 80072a0:	4638      	mov	r0, r7
 80072a2:	f7fe f8bd 	bl	8005420 <_printf_i>
 80072a6:	e7eb      	b.n	8007280 <_svfiprintf_r+0x1c0>
 80072a8:	08007e24 	.word	0x08007e24
 80072ac:	08007e2e 	.word	0x08007e2e
 80072b0:	08004ed9 	.word	0x08004ed9
 80072b4:	0800700d 	.word	0x0800700d
 80072b8:	08007e2a 	.word	0x08007e2a

080072bc <__sflush_r>:
 80072bc:	898a      	ldrh	r2, [r1, #12]
 80072be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072c2:	4605      	mov	r5, r0
 80072c4:	0710      	lsls	r0, r2, #28
 80072c6:	460c      	mov	r4, r1
 80072c8:	d458      	bmi.n	800737c <__sflush_r+0xc0>
 80072ca:	684b      	ldr	r3, [r1, #4]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	dc05      	bgt.n	80072dc <__sflush_r+0x20>
 80072d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	dc02      	bgt.n	80072dc <__sflush_r+0x20>
 80072d6:	2000      	movs	r0, #0
 80072d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072de:	2e00      	cmp	r6, #0
 80072e0:	d0f9      	beq.n	80072d6 <__sflush_r+0x1a>
 80072e2:	2300      	movs	r3, #0
 80072e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072e8:	682f      	ldr	r7, [r5, #0]
 80072ea:	6a21      	ldr	r1, [r4, #32]
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	d032      	beq.n	8007356 <__sflush_r+0x9a>
 80072f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072f2:	89a3      	ldrh	r3, [r4, #12]
 80072f4:	075a      	lsls	r2, r3, #29
 80072f6:	d505      	bpl.n	8007304 <__sflush_r+0x48>
 80072f8:	6863      	ldr	r3, [r4, #4]
 80072fa:	1ac0      	subs	r0, r0, r3
 80072fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072fe:	b10b      	cbz	r3, 8007304 <__sflush_r+0x48>
 8007300:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007302:	1ac0      	subs	r0, r0, r3
 8007304:	2300      	movs	r3, #0
 8007306:	4602      	mov	r2, r0
 8007308:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800730a:	6a21      	ldr	r1, [r4, #32]
 800730c:	4628      	mov	r0, r5
 800730e:	47b0      	blx	r6
 8007310:	1c43      	adds	r3, r0, #1
 8007312:	89a3      	ldrh	r3, [r4, #12]
 8007314:	d106      	bne.n	8007324 <__sflush_r+0x68>
 8007316:	6829      	ldr	r1, [r5, #0]
 8007318:	291d      	cmp	r1, #29
 800731a:	d82b      	bhi.n	8007374 <__sflush_r+0xb8>
 800731c:	4a29      	ldr	r2, [pc, #164]	; (80073c4 <__sflush_r+0x108>)
 800731e:	410a      	asrs	r2, r1
 8007320:	07d6      	lsls	r6, r2, #31
 8007322:	d427      	bmi.n	8007374 <__sflush_r+0xb8>
 8007324:	2200      	movs	r2, #0
 8007326:	6062      	str	r2, [r4, #4]
 8007328:	04d9      	lsls	r1, r3, #19
 800732a:	6922      	ldr	r2, [r4, #16]
 800732c:	6022      	str	r2, [r4, #0]
 800732e:	d504      	bpl.n	800733a <__sflush_r+0x7e>
 8007330:	1c42      	adds	r2, r0, #1
 8007332:	d101      	bne.n	8007338 <__sflush_r+0x7c>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b903      	cbnz	r3, 800733a <__sflush_r+0x7e>
 8007338:	6560      	str	r0, [r4, #84]	; 0x54
 800733a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800733c:	602f      	str	r7, [r5, #0]
 800733e:	2900      	cmp	r1, #0
 8007340:	d0c9      	beq.n	80072d6 <__sflush_r+0x1a>
 8007342:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007346:	4299      	cmp	r1, r3
 8007348:	d002      	beq.n	8007350 <__sflush_r+0x94>
 800734a:	4628      	mov	r0, r5
 800734c:	f7ff f9e2 	bl	8006714 <_free_r>
 8007350:	2000      	movs	r0, #0
 8007352:	6360      	str	r0, [r4, #52]	; 0x34
 8007354:	e7c0      	b.n	80072d8 <__sflush_r+0x1c>
 8007356:	2301      	movs	r3, #1
 8007358:	4628      	mov	r0, r5
 800735a:	47b0      	blx	r6
 800735c:	1c41      	adds	r1, r0, #1
 800735e:	d1c8      	bne.n	80072f2 <__sflush_r+0x36>
 8007360:	682b      	ldr	r3, [r5, #0]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d0c5      	beq.n	80072f2 <__sflush_r+0x36>
 8007366:	2b1d      	cmp	r3, #29
 8007368:	d001      	beq.n	800736e <__sflush_r+0xb2>
 800736a:	2b16      	cmp	r3, #22
 800736c:	d101      	bne.n	8007372 <__sflush_r+0xb6>
 800736e:	602f      	str	r7, [r5, #0]
 8007370:	e7b1      	b.n	80072d6 <__sflush_r+0x1a>
 8007372:	89a3      	ldrh	r3, [r4, #12]
 8007374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007378:	81a3      	strh	r3, [r4, #12]
 800737a:	e7ad      	b.n	80072d8 <__sflush_r+0x1c>
 800737c:	690f      	ldr	r7, [r1, #16]
 800737e:	2f00      	cmp	r7, #0
 8007380:	d0a9      	beq.n	80072d6 <__sflush_r+0x1a>
 8007382:	0793      	lsls	r3, r2, #30
 8007384:	680e      	ldr	r6, [r1, #0]
 8007386:	bf08      	it	eq
 8007388:	694b      	ldreq	r3, [r1, #20]
 800738a:	600f      	str	r7, [r1, #0]
 800738c:	bf18      	it	ne
 800738e:	2300      	movne	r3, #0
 8007390:	eba6 0807 	sub.w	r8, r6, r7
 8007394:	608b      	str	r3, [r1, #8]
 8007396:	f1b8 0f00 	cmp.w	r8, #0
 800739a:	dd9c      	ble.n	80072d6 <__sflush_r+0x1a>
 800739c:	6a21      	ldr	r1, [r4, #32]
 800739e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073a0:	4643      	mov	r3, r8
 80073a2:	463a      	mov	r2, r7
 80073a4:	4628      	mov	r0, r5
 80073a6:	47b0      	blx	r6
 80073a8:	2800      	cmp	r0, #0
 80073aa:	dc06      	bgt.n	80073ba <__sflush_r+0xfe>
 80073ac:	89a3      	ldrh	r3, [r4, #12]
 80073ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b2:	81a3      	strh	r3, [r4, #12]
 80073b4:	f04f 30ff 	mov.w	r0, #4294967295
 80073b8:	e78e      	b.n	80072d8 <__sflush_r+0x1c>
 80073ba:	4407      	add	r7, r0
 80073bc:	eba8 0800 	sub.w	r8, r8, r0
 80073c0:	e7e9      	b.n	8007396 <__sflush_r+0xda>
 80073c2:	bf00      	nop
 80073c4:	dfbffffe 	.word	0xdfbffffe

080073c8 <_fflush_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	690b      	ldr	r3, [r1, #16]
 80073cc:	4605      	mov	r5, r0
 80073ce:	460c      	mov	r4, r1
 80073d0:	b913      	cbnz	r3, 80073d8 <_fflush_r+0x10>
 80073d2:	2500      	movs	r5, #0
 80073d4:	4628      	mov	r0, r5
 80073d6:	bd38      	pop	{r3, r4, r5, pc}
 80073d8:	b118      	cbz	r0, 80073e2 <_fflush_r+0x1a>
 80073da:	6a03      	ldr	r3, [r0, #32]
 80073dc:	b90b      	cbnz	r3, 80073e2 <_fflush_r+0x1a>
 80073de:	f7fe f9cd 	bl	800577c <__sinit>
 80073e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d0f3      	beq.n	80073d2 <_fflush_r+0xa>
 80073ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80073ec:	07d0      	lsls	r0, r2, #31
 80073ee:	d404      	bmi.n	80073fa <_fflush_r+0x32>
 80073f0:	0599      	lsls	r1, r3, #22
 80073f2:	d402      	bmi.n	80073fa <_fflush_r+0x32>
 80073f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80073f6:	f7fe fb10 	bl	8005a1a <__retarget_lock_acquire_recursive>
 80073fa:	4628      	mov	r0, r5
 80073fc:	4621      	mov	r1, r4
 80073fe:	f7ff ff5d 	bl	80072bc <__sflush_r>
 8007402:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007404:	07da      	lsls	r2, r3, #31
 8007406:	4605      	mov	r5, r0
 8007408:	d4e4      	bmi.n	80073d4 <_fflush_r+0xc>
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	059b      	lsls	r3, r3, #22
 800740e:	d4e1      	bmi.n	80073d4 <_fflush_r+0xc>
 8007410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007412:	f7fe fb03 	bl	8005a1c <__retarget_lock_release_recursive>
 8007416:	e7dd      	b.n	80073d4 <_fflush_r+0xc>

08007418 <memmove>:
 8007418:	4288      	cmp	r0, r1
 800741a:	b510      	push	{r4, lr}
 800741c:	eb01 0402 	add.w	r4, r1, r2
 8007420:	d902      	bls.n	8007428 <memmove+0x10>
 8007422:	4284      	cmp	r4, r0
 8007424:	4623      	mov	r3, r4
 8007426:	d807      	bhi.n	8007438 <memmove+0x20>
 8007428:	1e43      	subs	r3, r0, #1
 800742a:	42a1      	cmp	r1, r4
 800742c:	d008      	beq.n	8007440 <memmove+0x28>
 800742e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007432:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007436:	e7f8      	b.n	800742a <memmove+0x12>
 8007438:	4402      	add	r2, r0
 800743a:	4601      	mov	r1, r0
 800743c:	428a      	cmp	r2, r1
 800743e:	d100      	bne.n	8007442 <memmove+0x2a>
 8007440:	bd10      	pop	{r4, pc}
 8007442:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007446:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800744a:	e7f7      	b.n	800743c <memmove+0x24>

0800744c <_sbrk_r>:
 800744c:	b538      	push	{r3, r4, r5, lr}
 800744e:	4d06      	ldr	r5, [pc, #24]	; (8007468 <_sbrk_r+0x1c>)
 8007450:	2300      	movs	r3, #0
 8007452:	4604      	mov	r4, r0
 8007454:	4608      	mov	r0, r1
 8007456:	602b      	str	r3, [r5, #0]
 8007458:	f7fa fa58 	bl	800190c <_sbrk>
 800745c:	1c43      	adds	r3, r0, #1
 800745e:	d102      	bne.n	8007466 <_sbrk_r+0x1a>
 8007460:	682b      	ldr	r3, [r5, #0]
 8007462:	b103      	cbz	r3, 8007466 <_sbrk_r+0x1a>
 8007464:	6023      	str	r3, [r4, #0]
 8007466:	bd38      	pop	{r3, r4, r5, pc}
 8007468:	20000670 	.word	0x20000670

0800746c <memcpy>:
 800746c:	440a      	add	r2, r1
 800746e:	4291      	cmp	r1, r2
 8007470:	f100 33ff 	add.w	r3, r0, #4294967295
 8007474:	d100      	bne.n	8007478 <memcpy+0xc>
 8007476:	4770      	bx	lr
 8007478:	b510      	push	{r4, lr}
 800747a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800747e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007482:	4291      	cmp	r1, r2
 8007484:	d1f9      	bne.n	800747a <memcpy+0xe>
 8007486:	bd10      	pop	{r4, pc}

08007488 <__assert_func>:
 8007488:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800748a:	4614      	mov	r4, r2
 800748c:	461a      	mov	r2, r3
 800748e:	4b09      	ldr	r3, [pc, #36]	; (80074b4 <__assert_func+0x2c>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4605      	mov	r5, r0
 8007494:	68d8      	ldr	r0, [r3, #12]
 8007496:	b14c      	cbz	r4, 80074ac <__assert_func+0x24>
 8007498:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <__assert_func+0x30>)
 800749a:	9100      	str	r1, [sp, #0]
 800749c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80074a0:	4906      	ldr	r1, [pc, #24]	; (80074bc <__assert_func+0x34>)
 80074a2:	462b      	mov	r3, r5
 80074a4:	f000 f872 	bl	800758c <fiprintf>
 80074a8:	f000 f882 	bl	80075b0 <abort>
 80074ac:	4b04      	ldr	r3, [pc, #16]	; (80074c0 <__assert_func+0x38>)
 80074ae:	461c      	mov	r4, r3
 80074b0:	e7f3      	b.n	800749a <__assert_func+0x12>
 80074b2:	bf00      	nop
 80074b4:	2000006c 	.word	0x2000006c
 80074b8:	08007e3f 	.word	0x08007e3f
 80074bc:	08007e4c 	.word	0x08007e4c
 80074c0:	08007e7a 	.word	0x08007e7a

080074c4 <_calloc_r>:
 80074c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074c6:	fba1 2402 	umull	r2, r4, r1, r2
 80074ca:	b94c      	cbnz	r4, 80074e0 <_calloc_r+0x1c>
 80074cc:	4611      	mov	r1, r2
 80074ce:	9201      	str	r2, [sp, #4]
 80074d0:	f7ff f994 	bl	80067fc <_malloc_r>
 80074d4:	9a01      	ldr	r2, [sp, #4]
 80074d6:	4605      	mov	r5, r0
 80074d8:	b930      	cbnz	r0, 80074e8 <_calloc_r+0x24>
 80074da:	4628      	mov	r0, r5
 80074dc:	b003      	add	sp, #12
 80074de:	bd30      	pop	{r4, r5, pc}
 80074e0:	220c      	movs	r2, #12
 80074e2:	6002      	str	r2, [r0, #0]
 80074e4:	2500      	movs	r5, #0
 80074e6:	e7f8      	b.n	80074da <_calloc_r+0x16>
 80074e8:	4621      	mov	r1, r4
 80074ea:	f7fe fa19 	bl	8005920 <memset>
 80074ee:	e7f4      	b.n	80074da <_calloc_r+0x16>

080074f0 <__ascii_mbtowc>:
 80074f0:	b082      	sub	sp, #8
 80074f2:	b901      	cbnz	r1, 80074f6 <__ascii_mbtowc+0x6>
 80074f4:	a901      	add	r1, sp, #4
 80074f6:	b142      	cbz	r2, 800750a <__ascii_mbtowc+0x1a>
 80074f8:	b14b      	cbz	r3, 800750e <__ascii_mbtowc+0x1e>
 80074fa:	7813      	ldrb	r3, [r2, #0]
 80074fc:	600b      	str	r3, [r1, #0]
 80074fe:	7812      	ldrb	r2, [r2, #0]
 8007500:	1e10      	subs	r0, r2, #0
 8007502:	bf18      	it	ne
 8007504:	2001      	movne	r0, #1
 8007506:	b002      	add	sp, #8
 8007508:	4770      	bx	lr
 800750a:	4610      	mov	r0, r2
 800750c:	e7fb      	b.n	8007506 <__ascii_mbtowc+0x16>
 800750e:	f06f 0001 	mvn.w	r0, #1
 8007512:	e7f8      	b.n	8007506 <__ascii_mbtowc+0x16>

08007514 <_realloc_r>:
 8007514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007518:	4680      	mov	r8, r0
 800751a:	4614      	mov	r4, r2
 800751c:	460e      	mov	r6, r1
 800751e:	b921      	cbnz	r1, 800752a <_realloc_r+0x16>
 8007520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007524:	4611      	mov	r1, r2
 8007526:	f7ff b969 	b.w	80067fc <_malloc_r>
 800752a:	b92a      	cbnz	r2, 8007538 <_realloc_r+0x24>
 800752c:	f7ff f8f2 	bl	8006714 <_free_r>
 8007530:	4625      	mov	r5, r4
 8007532:	4628      	mov	r0, r5
 8007534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007538:	f000 f841 	bl	80075be <_malloc_usable_size_r>
 800753c:	4284      	cmp	r4, r0
 800753e:	4607      	mov	r7, r0
 8007540:	d802      	bhi.n	8007548 <_realloc_r+0x34>
 8007542:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007546:	d812      	bhi.n	800756e <_realloc_r+0x5a>
 8007548:	4621      	mov	r1, r4
 800754a:	4640      	mov	r0, r8
 800754c:	f7ff f956 	bl	80067fc <_malloc_r>
 8007550:	4605      	mov	r5, r0
 8007552:	2800      	cmp	r0, #0
 8007554:	d0ed      	beq.n	8007532 <_realloc_r+0x1e>
 8007556:	42bc      	cmp	r4, r7
 8007558:	4622      	mov	r2, r4
 800755a:	4631      	mov	r1, r6
 800755c:	bf28      	it	cs
 800755e:	463a      	movcs	r2, r7
 8007560:	f7ff ff84 	bl	800746c <memcpy>
 8007564:	4631      	mov	r1, r6
 8007566:	4640      	mov	r0, r8
 8007568:	f7ff f8d4 	bl	8006714 <_free_r>
 800756c:	e7e1      	b.n	8007532 <_realloc_r+0x1e>
 800756e:	4635      	mov	r5, r6
 8007570:	e7df      	b.n	8007532 <_realloc_r+0x1e>

08007572 <__ascii_wctomb>:
 8007572:	b149      	cbz	r1, 8007588 <__ascii_wctomb+0x16>
 8007574:	2aff      	cmp	r2, #255	; 0xff
 8007576:	bf85      	ittet	hi
 8007578:	238a      	movhi	r3, #138	; 0x8a
 800757a:	6003      	strhi	r3, [r0, #0]
 800757c:	700a      	strbls	r2, [r1, #0]
 800757e:	f04f 30ff 	movhi.w	r0, #4294967295
 8007582:	bf98      	it	ls
 8007584:	2001      	movls	r0, #1
 8007586:	4770      	bx	lr
 8007588:	4608      	mov	r0, r1
 800758a:	4770      	bx	lr

0800758c <fiprintf>:
 800758c:	b40e      	push	{r1, r2, r3}
 800758e:	b503      	push	{r0, r1, lr}
 8007590:	4601      	mov	r1, r0
 8007592:	ab03      	add	r3, sp, #12
 8007594:	4805      	ldr	r0, [pc, #20]	; (80075ac <fiprintf+0x20>)
 8007596:	f853 2b04 	ldr.w	r2, [r3], #4
 800759a:	6800      	ldr	r0, [r0, #0]
 800759c:	9301      	str	r3, [sp, #4]
 800759e:	f000 f83f 	bl	8007620 <_vfiprintf_r>
 80075a2:	b002      	add	sp, #8
 80075a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075a8:	b003      	add	sp, #12
 80075aa:	4770      	bx	lr
 80075ac:	2000006c 	.word	0x2000006c

080075b0 <abort>:
 80075b0:	b508      	push	{r3, lr}
 80075b2:	2006      	movs	r0, #6
 80075b4:	f000 fa0c 	bl	80079d0 <raise>
 80075b8:	2001      	movs	r0, #1
 80075ba:	f7fa f92f 	bl	800181c <_exit>

080075be <_malloc_usable_size_r>:
 80075be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075c2:	1f18      	subs	r0, r3, #4
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	bfbc      	itt	lt
 80075c8:	580b      	ldrlt	r3, [r1, r0]
 80075ca:	18c0      	addlt	r0, r0, r3
 80075cc:	4770      	bx	lr

080075ce <__sfputc_r>:
 80075ce:	6893      	ldr	r3, [r2, #8]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	b410      	push	{r4}
 80075d6:	6093      	str	r3, [r2, #8]
 80075d8:	da08      	bge.n	80075ec <__sfputc_r+0x1e>
 80075da:	6994      	ldr	r4, [r2, #24]
 80075dc:	42a3      	cmp	r3, r4
 80075de:	db01      	blt.n	80075e4 <__sfputc_r+0x16>
 80075e0:	290a      	cmp	r1, #10
 80075e2:	d103      	bne.n	80075ec <__sfputc_r+0x1e>
 80075e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075e8:	f000 b934 	b.w	8007854 <__swbuf_r>
 80075ec:	6813      	ldr	r3, [r2, #0]
 80075ee:	1c58      	adds	r0, r3, #1
 80075f0:	6010      	str	r0, [r2, #0]
 80075f2:	7019      	strb	r1, [r3, #0]
 80075f4:	4608      	mov	r0, r1
 80075f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <__sfputs_r>:
 80075fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075fe:	4606      	mov	r6, r0
 8007600:	460f      	mov	r7, r1
 8007602:	4614      	mov	r4, r2
 8007604:	18d5      	adds	r5, r2, r3
 8007606:	42ac      	cmp	r4, r5
 8007608:	d101      	bne.n	800760e <__sfputs_r+0x12>
 800760a:	2000      	movs	r0, #0
 800760c:	e007      	b.n	800761e <__sfputs_r+0x22>
 800760e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007612:	463a      	mov	r2, r7
 8007614:	4630      	mov	r0, r6
 8007616:	f7ff ffda 	bl	80075ce <__sfputc_r>
 800761a:	1c43      	adds	r3, r0, #1
 800761c:	d1f3      	bne.n	8007606 <__sfputs_r+0xa>
 800761e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007620 <_vfiprintf_r>:
 8007620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007624:	460d      	mov	r5, r1
 8007626:	b09d      	sub	sp, #116	; 0x74
 8007628:	4614      	mov	r4, r2
 800762a:	4698      	mov	r8, r3
 800762c:	4606      	mov	r6, r0
 800762e:	b118      	cbz	r0, 8007638 <_vfiprintf_r+0x18>
 8007630:	6a03      	ldr	r3, [r0, #32]
 8007632:	b90b      	cbnz	r3, 8007638 <_vfiprintf_r+0x18>
 8007634:	f7fe f8a2 	bl	800577c <__sinit>
 8007638:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800763a:	07d9      	lsls	r1, r3, #31
 800763c:	d405      	bmi.n	800764a <_vfiprintf_r+0x2a>
 800763e:	89ab      	ldrh	r3, [r5, #12]
 8007640:	059a      	lsls	r2, r3, #22
 8007642:	d402      	bmi.n	800764a <_vfiprintf_r+0x2a>
 8007644:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007646:	f7fe f9e8 	bl	8005a1a <__retarget_lock_acquire_recursive>
 800764a:	89ab      	ldrh	r3, [r5, #12]
 800764c:	071b      	lsls	r3, r3, #28
 800764e:	d501      	bpl.n	8007654 <_vfiprintf_r+0x34>
 8007650:	692b      	ldr	r3, [r5, #16]
 8007652:	b99b      	cbnz	r3, 800767c <_vfiprintf_r+0x5c>
 8007654:	4629      	mov	r1, r5
 8007656:	4630      	mov	r0, r6
 8007658:	f000 f93a 	bl	80078d0 <__swsetup_r>
 800765c:	b170      	cbz	r0, 800767c <_vfiprintf_r+0x5c>
 800765e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007660:	07dc      	lsls	r4, r3, #31
 8007662:	d504      	bpl.n	800766e <_vfiprintf_r+0x4e>
 8007664:	f04f 30ff 	mov.w	r0, #4294967295
 8007668:	b01d      	add	sp, #116	; 0x74
 800766a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766e:	89ab      	ldrh	r3, [r5, #12]
 8007670:	0598      	lsls	r0, r3, #22
 8007672:	d4f7      	bmi.n	8007664 <_vfiprintf_r+0x44>
 8007674:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007676:	f7fe f9d1 	bl	8005a1c <__retarget_lock_release_recursive>
 800767a:	e7f3      	b.n	8007664 <_vfiprintf_r+0x44>
 800767c:	2300      	movs	r3, #0
 800767e:	9309      	str	r3, [sp, #36]	; 0x24
 8007680:	2320      	movs	r3, #32
 8007682:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007686:	f8cd 800c 	str.w	r8, [sp, #12]
 800768a:	2330      	movs	r3, #48	; 0x30
 800768c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007840 <_vfiprintf_r+0x220>
 8007690:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007694:	f04f 0901 	mov.w	r9, #1
 8007698:	4623      	mov	r3, r4
 800769a:	469a      	mov	sl, r3
 800769c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076a0:	b10a      	cbz	r2, 80076a6 <_vfiprintf_r+0x86>
 80076a2:	2a25      	cmp	r2, #37	; 0x25
 80076a4:	d1f9      	bne.n	800769a <_vfiprintf_r+0x7a>
 80076a6:	ebba 0b04 	subs.w	fp, sl, r4
 80076aa:	d00b      	beq.n	80076c4 <_vfiprintf_r+0xa4>
 80076ac:	465b      	mov	r3, fp
 80076ae:	4622      	mov	r2, r4
 80076b0:	4629      	mov	r1, r5
 80076b2:	4630      	mov	r0, r6
 80076b4:	f7ff ffa2 	bl	80075fc <__sfputs_r>
 80076b8:	3001      	adds	r0, #1
 80076ba:	f000 80a9 	beq.w	8007810 <_vfiprintf_r+0x1f0>
 80076be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c0:	445a      	add	r2, fp
 80076c2:	9209      	str	r2, [sp, #36]	; 0x24
 80076c4:	f89a 3000 	ldrb.w	r3, [sl]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 80a1 	beq.w	8007810 <_vfiprintf_r+0x1f0>
 80076ce:	2300      	movs	r3, #0
 80076d0:	f04f 32ff 	mov.w	r2, #4294967295
 80076d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076d8:	f10a 0a01 	add.w	sl, sl, #1
 80076dc:	9304      	str	r3, [sp, #16]
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076e4:	931a      	str	r3, [sp, #104]	; 0x68
 80076e6:	4654      	mov	r4, sl
 80076e8:	2205      	movs	r2, #5
 80076ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076ee:	4854      	ldr	r0, [pc, #336]	; (8007840 <_vfiprintf_r+0x220>)
 80076f0:	f7f8 fd6e 	bl	80001d0 <memchr>
 80076f4:	9a04      	ldr	r2, [sp, #16]
 80076f6:	b9d8      	cbnz	r0, 8007730 <_vfiprintf_r+0x110>
 80076f8:	06d1      	lsls	r1, r2, #27
 80076fa:	bf44      	itt	mi
 80076fc:	2320      	movmi	r3, #32
 80076fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007702:	0713      	lsls	r3, r2, #28
 8007704:	bf44      	itt	mi
 8007706:	232b      	movmi	r3, #43	; 0x2b
 8007708:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800770c:	f89a 3000 	ldrb.w	r3, [sl]
 8007710:	2b2a      	cmp	r3, #42	; 0x2a
 8007712:	d015      	beq.n	8007740 <_vfiprintf_r+0x120>
 8007714:	9a07      	ldr	r2, [sp, #28]
 8007716:	4654      	mov	r4, sl
 8007718:	2000      	movs	r0, #0
 800771a:	f04f 0c0a 	mov.w	ip, #10
 800771e:	4621      	mov	r1, r4
 8007720:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007724:	3b30      	subs	r3, #48	; 0x30
 8007726:	2b09      	cmp	r3, #9
 8007728:	d94d      	bls.n	80077c6 <_vfiprintf_r+0x1a6>
 800772a:	b1b0      	cbz	r0, 800775a <_vfiprintf_r+0x13a>
 800772c:	9207      	str	r2, [sp, #28]
 800772e:	e014      	b.n	800775a <_vfiprintf_r+0x13a>
 8007730:	eba0 0308 	sub.w	r3, r0, r8
 8007734:	fa09 f303 	lsl.w	r3, r9, r3
 8007738:	4313      	orrs	r3, r2
 800773a:	9304      	str	r3, [sp, #16]
 800773c:	46a2      	mov	sl, r4
 800773e:	e7d2      	b.n	80076e6 <_vfiprintf_r+0xc6>
 8007740:	9b03      	ldr	r3, [sp, #12]
 8007742:	1d19      	adds	r1, r3, #4
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	9103      	str	r1, [sp, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	bfbb      	ittet	lt
 800774c:	425b      	neglt	r3, r3
 800774e:	f042 0202 	orrlt.w	r2, r2, #2
 8007752:	9307      	strge	r3, [sp, #28]
 8007754:	9307      	strlt	r3, [sp, #28]
 8007756:	bfb8      	it	lt
 8007758:	9204      	strlt	r2, [sp, #16]
 800775a:	7823      	ldrb	r3, [r4, #0]
 800775c:	2b2e      	cmp	r3, #46	; 0x2e
 800775e:	d10c      	bne.n	800777a <_vfiprintf_r+0x15a>
 8007760:	7863      	ldrb	r3, [r4, #1]
 8007762:	2b2a      	cmp	r3, #42	; 0x2a
 8007764:	d134      	bne.n	80077d0 <_vfiprintf_r+0x1b0>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	1d1a      	adds	r2, r3, #4
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	9203      	str	r2, [sp, #12]
 800776e:	2b00      	cmp	r3, #0
 8007770:	bfb8      	it	lt
 8007772:	f04f 33ff 	movlt.w	r3, #4294967295
 8007776:	3402      	adds	r4, #2
 8007778:	9305      	str	r3, [sp, #20]
 800777a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007850 <_vfiprintf_r+0x230>
 800777e:	7821      	ldrb	r1, [r4, #0]
 8007780:	2203      	movs	r2, #3
 8007782:	4650      	mov	r0, sl
 8007784:	f7f8 fd24 	bl	80001d0 <memchr>
 8007788:	b138      	cbz	r0, 800779a <_vfiprintf_r+0x17a>
 800778a:	9b04      	ldr	r3, [sp, #16]
 800778c:	eba0 000a 	sub.w	r0, r0, sl
 8007790:	2240      	movs	r2, #64	; 0x40
 8007792:	4082      	lsls	r2, r0
 8007794:	4313      	orrs	r3, r2
 8007796:	3401      	adds	r4, #1
 8007798:	9304      	str	r3, [sp, #16]
 800779a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800779e:	4829      	ldr	r0, [pc, #164]	; (8007844 <_vfiprintf_r+0x224>)
 80077a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077a4:	2206      	movs	r2, #6
 80077a6:	f7f8 fd13 	bl	80001d0 <memchr>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d03f      	beq.n	800782e <_vfiprintf_r+0x20e>
 80077ae:	4b26      	ldr	r3, [pc, #152]	; (8007848 <_vfiprintf_r+0x228>)
 80077b0:	bb1b      	cbnz	r3, 80077fa <_vfiprintf_r+0x1da>
 80077b2:	9b03      	ldr	r3, [sp, #12]
 80077b4:	3307      	adds	r3, #7
 80077b6:	f023 0307 	bic.w	r3, r3, #7
 80077ba:	3308      	adds	r3, #8
 80077bc:	9303      	str	r3, [sp, #12]
 80077be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c0:	443b      	add	r3, r7
 80077c2:	9309      	str	r3, [sp, #36]	; 0x24
 80077c4:	e768      	b.n	8007698 <_vfiprintf_r+0x78>
 80077c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80077ca:	460c      	mov	r4, r1
 80077cc:	2001      	movs	r0, #1
 80077ce:	e7a6      	b.n	800771e <_vfiprintf_r+0xfe>
 80077d0:	2300      	movs	r3, #0
 80077d2:	3401      	adds	r4, #1
 80077d4:	9305      	str	r3, [sp, #20]
 80077d6:	4619      	mov	r1, r3
 80077d8:	f04f 0c0a 	mov.w	ip, #10
 80077dc:	4620      	mov	r0, r4
 80077de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077e2:	3a30      	subs	r2, #48	; 0x30
 80077e4:	2a09      	cmp	r2, #9
 80077e6:	d903      	bls.n	80077f0 <_vfiprintf_r+0x1d0>
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d0c6      	beq.n	800777a <_vfiprintf_r+0x15a>
 80077ec:	9105      	str	r1, [sp, #20]
 80077ee:	e7c4      	b.n	800777a <_vfiprintf_r+0x15a>
 80077f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80077f4:	4604      	mov	r4, r0
 80077f6:	2301      	movs	r3, #1
 80077f8:	e7f0      	b.n	80077dc <_vfiprintf_r+0x1bc>
 80077fa:	ab03      	add	r3, sp, #12
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	462a      	mov	r2, r5
 8007800:	4b12      	ldr	r3, [pc, #72]	; (800784c <_vfiprintf_r+0x22c>)
 8007802:	a904      	add	r1, sp, #16
 8007804:	4630      	mov	r0, r6
 8007806:	f7fd fb67 	bl	8004ed8 <_printf_float>
 800780a:	4607      	mov	r7, r0
 800780c:	1c78      	adds	r0, r7, #1
 800780e:	d1d6      	bne.n	80077be <_vfiprintf_r+0x19e>
 8007810:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007812:	07d9      	lsls	r1, r3, #31
 8007814:	d405      	bmi.n	8007822 <_vfiprintf_r+0x202>
 8007816:	89ab      	ldrh	r3, [r5, #12]
 8007818:	059a      	lsls	r2, r3, #22
 800781a:	d402      	bmi.n	8007822 <_vfiprintf_r+0x202>
 800781c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800781e:	f7fe f8fd 	bl	8005a1c <__retarget_lock_release_recursive>
 8007822:	89ab      	ldrh	r3, [r5, #12]
 8007824:	065b      	lsls	r3, r3, #25
 8007826:	f53f af1d 	bmi.w	8007664 <_vfiprintf_r+0x44>
 800782a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800782c:	e71c      	b.n	8007668 <_vfiprintf_r+0x48>
 800782e:	ab03      	add	r3, sp, #12
 8007830:	9300      	str	r3, [sp, #0]
 8007832:	462a      	mov	r2, r5
 8007834:	4b05      	ldr	r3, [pc, #20]	; (800784c <_vfiprintf_r+0x22c>)
 8007836:	a904      	add	r1, sp, #16
 8007838:	4630      	mov	r0, r6
 800783a:	f7fd fdf1 	bl	8005420 <_printf_i>
 800783e:	e7e4      	b.n	800780a <_vfiprintf_r+0x1ea>
 8007840:	08007e24 	.word	0x08007e24
 8007844:	08007e2e 	.word	0x08007e2e
 8007848:	08004ed9 	.word	0x08004ed9
 800784c:	080075fd 	.word	0x080075fd
 8007850:	08007e2a 	.word	0x08007e2a

08007854 <__swbuf_r>:
 8007854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007856:	460e      	mov	r6, r1
 8007858:	4614      	mov	r4, r2
 800785a:	4605      	mov	r5, r0
 800785c:	b118      	cbz	r0, 8007866 <__swbuf_r+0x12>
 800785e:	6a03      	ldr	r3, [r0, #32]
 8007860:	b90b      	cbnz	r3, 8007866 <__swbuf_r+0x12>
 8007862:	f7fd ff8b 	bl	800577c <__sinit>
 8007866:	69a3      	ldr	r3, [r4, #24]
 8007868:	60a3      	str	r3, [r4, #8]
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	071a      	lsls	r2, r3, #28
 800786e:	d525      	bpl.n	80078bc <__swbuf_r+0x68>
 8007870:	6923      	ldr	r3, [r4, #16]
 8007872:	b31b      	cbz	r3, 80078bc <__swbuf_r+0x68>
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	6922      	ldr	r2, [r4, #16]
 8007878:	1a98      	subs	r0, r3, r2
 800787a:	6963      	ldr	r3, [r4, #20]
 800787c:	b2f6      	uxtb	r6, r6
 800787e:	4283      	cmp	r3, r0
 8007880:	4637      	mov	r7, r6
 8007882:	dc04      	bgt.n	800788e <__swbuf_r+0x3a>
 8007884:	4621      	mov	r1, r4
 8007886:	4628      	mov	r0, r5
 8007888:	f7ff fd9e 	bl	80073c8 <_fflush_r>
 800788c:	b9e0      	cbnz	r0, 80078c8 <__swbuf_r+0x74>
 800788e:	68a3      	ldr	r3, [r4, #8]
 8007890:	3b01      	subs	r3, #1
 8007892:	60a3      	str	r3, [r4, #8]
 8007894:	6823      	ldr	r3, [r4, #0]
 8007896:	1c5a      	adds	r2, r3, #1
 8007898:	6022      	str	r2, [r4, #0]
 800789a:	701e      	strb	r6, [r3, #0]
 800789c:	6962      	ldr	r2, [r4, #20]
 800789e:	1c43      	adds	r3, r0, #1
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d004      	beq.n	80078ae <__swbuf_r+0x5a>
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	07db      	lsls	r3, r3, #31
 80078a8:	d506      	bpl.n	80078b8 <__swbuf_r+0x64>
 80078aa:	2e0a      	cmp	r6, #10
 80078ac:	d104      	bne.n	80078b8 <__swbuf_r+0x64>
 80078ae:	4621      	mov	r1, r4
 80078b0:	4628      	mov	r0, r5
 80078b2:	f7ff fd89 	bl	80073c8 <_fflush_r>
 80078b6:	b938      	cbnz	r0, 80078c8 <__swbuf_r+0x74>
 80078b8:	4638      	mov	r0, r7
 80078ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078bc:	4621      	mov	r1, r4
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 f806 	bl	80078d0 <__swsetup_r>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	d0d5      	beq.n	8007874 <__swbuf_r+0x20>
 80078c8:	f04f 37ff 	mov.w	r7, #4294967295
 80078cc:	e7f4      	b.n	80078b8 <__swbuf_r+0x64>
	...

080078d0 <__swsetup_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4b2a      	ldr	r3, [pc, #168]	; (800797c <__swsetup_r+0xac>)
 80078d4:	4605      	mov	r5, r0
 80078d6:	6818      	ldr	r0, [r3, #0]
 80078d8:	460c      	mov	r4, r1
 80078da:	b118      	cbz	r0, 80078e4 <__swsetup_r+0x14>
 80078dc:	6a03      	ldr	r3, [r0, #32]
 80078de:	b90b      	cbnz	r3, 80078e4 <__swsetup_r+0x14>
 80078e0:	f7fd ff4c 	bl	800577c <__sinit>
 80078e4:	89a3      	ldrh	r3, [r4, #12]
 80078e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078ea:	0718      	lsls	r0, r3, #28
 80078ec:	d422      	bmi.n	8007934 <__swsetup_r+0x64>
 80078ee:	06d9      	lsls	r1, r3, #27
 80078f0:	d407      	bmi.n	8007902 <__swsetup_r+0x32>
 80078f2:	2309      	movs	r3, #9
 80078f4:	602b      	str	r3, [r5, #0]
 80078f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80078fa:	81a3      	strh	r3, [r4, #12]
 80078fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007900:	e034      	b.n	800796c <__swsetup_r+0x9c>
 8007902:	0758      	lsls	r0, r3, #29
 8007904:	d512      	bpl.n	800792c <__swsetup_r+0x5c>
 8007906:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007908:	b141      	cbz	r1, 800791c <__swsetup_r+0x4c>
 800790a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800790e:	4299      	cmp	r1, r3
 8007910:	d002      	beq.n	8007918 <__swsetup_r+0x48>
 8007912:	4628      	mov	r0, r5
 8007914:	f7fe fefe 	bl	8006714 <_free_r>
 8007918:	2300      	movs	r3, #0
 800791a:	6363      	str	r3, [r4, #52]	; 0x34
 800791c:	89a3      	ldrh	r3, [r4, #12]
 800791e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007922:	81a3      	strh	r3, [r4, #12]
 8007924:	2300      	movs	r3, #0
 8007926:	6063      	str	r3, [r4, #4]
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	f043 0308 	orr.w	r3, r3, #8
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	6923      	ldr	r3, [r4, #16]
 8007936:	b94b      	cbnz	r3, 800794c <__swsetup_r+0x7c>
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800793e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007942:	d003      	beq.n	800794c <__swsetup_r+0x7c>
 8007944:	4621      	mov	r1, r4
 8007946:	4628      	mov	r0, r5
 8007948:	f000 f884 	bl	8007a54 <__smakebuf_r>
 800794c:	89a0      	ldrh	r0, [r4, #12]
 800794e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007952:	f010 0301 	ands.w	r3, r0, #1
 8007956:	d00a      	beq.n	800796e <__swsetup_r+0x9e>
 8007958:	2300      	movs	r3, #0
 800795a:	60a3      	str	r3, [r4, #8]
 800795c:	6963      	ldr	r3, [r4, #20]
 800795e:	425b      	negs	r3, r3
 8007960:	61a3      	str	r3, [r4, #24]
 8007962:	6923      	ldr	r3, [r4, #16]
 8007964:	b943      	cbnz	r3, 8007978 <__swsetup_r+0xa8>
 8007966:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800796a:	d1c4      	bne.n	80078f6 <__swsetup_r+0x26>
 800796c:	bd38      	pop	{r3, r4, r5, pc}
 800796e:	0781      	lsls	r1, r0, #30
 8007970:	bf58      	it	pl
 8007972:	6963      	ldrpl	r3, [r4, #20]
 8007974:	60a3      	str	r3, [r4, #8]
 8007976:	e7f4      	b.n	8007962 <__swsetup_r+0x92>
 8007978:	2000      	movs	r0, #0
 800797a:	e7f7      	b.n	800796c <__swsetup_r+0x9c>
 800797c:	2000006c 	.word	0x2000006c

08007980 <_raise_r>:
 8007980:	291f      	cmp	r1, #31
 8007982:	b538      	push	{r3, r4, r5, lr}
 8007984:	4604      	mov	r4, r0
 8007986:	460d      	mov	r5, r1
 8007988:	d904      	bls.n	8007994 <_raise_r+0x14>
 800798a:	2316      	movs	r3, #22
 800798c:	6003      	str	r3, [r0, #0]
 800798e:	f04f 30ff 	mov.w	r0, #4294967295
 8007992:	bd38      	pop	{r3, r4, r5, pc}
 8007994:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007996:	b112      	cbz	r2, 800799e <_raise_r+0x1e>
 8007998:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800799c:	b94b      	cbnz	r3, 80079b2 <_raise_r+0x32>
 800799e:	4620      	mov	r0, r4
 80079a0:	f000 f830 	bl	8007a04 <_getpid_r>
 80079a4:	462a      	mov	r2, r5
 80079a6:	4601      	mov	r1, r0
 80079a8:	4620      	mov	r0, r4
 80079aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079ae:	f000 b817 	b.w	80079e0 <_kill_r>
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d00a      	beq.n	80079cc <_raise_r+0x4c>
 80079b6:	1c59      	adds	r1, r3, #1
 80079b8:	d103      	bne.n	80079c2 <_raise_r+0x42>
 80079ba:	2316      	movs	r3, #22
 80079bc:	6003      	str	r3, [r0, #0]
 80079be:	2001      	movs	r0, #1
 80079c0:	e7e7      	b.n	8007992 <_raise_r+0x12>
 80079c2:	2400      	movs	r4, #0
 80079c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80079c8:	4628      	mov	r0, r5
 80079ca:	4798      	blx	r3
 80079cc:	2000      	movs	r0, #0
 80079ce:	e7e0      	b.n	8007992 <_raise_r+0x12>

080079d0 <raise>:
 80079d0:	4b02      	ldr	r3, [pc, #8]	; (80079dc <raise+0xc>)
 80079d2:	4601      	mov	r1, r0
 80079d4:	6818      	ldr	r0, [r3, #0]
 80079d6:	f7ff bfd3 	b.w	8007980 <_raise_r>
 80079da:	bf00      	nop
 80079dc:	2000006c 	.word	0x2000006c

080079e0 <_kill_r>:
 80079e0:	b538      	push	{r3, r4, r5, lr}
 80079e2:	4d07      	ldr	r5, [pc, #28]	; (8007a00 <_kill_r+0x20>)
 80079e4:	2300      	movs	r3, #0
 80079e6:	4604      	mov	r4, r0
 80079e8:	4608      	mov	r0, r1
 80079ea:	4611      	mov	r1, r2
 80079ec:	602b      	str	r3, [r5, #0]
 80079ee:	f7f9 ff05 	bl	80017fc <_kill>
 80079f2:	1c43      	adds	r3, r0, #1
 80079f4:	d102      	bne.n	80079fc <_kill_r+0x1c>
 80079f6:	682b      	ldr	r3, [r5, #0]
 80079f8:	b103      	cbz	r3, 80079fc <_kill_r+0x1c>
 80079fa:	6023      	str	r3, [r4, #0]
 80079fc:	bd38      	pop	{r3, r4, r5, pc}
 80079fe:	bf00      	nop
 8007a00:	20000670 	.word	0x20000670

08007a04 <_getpid_r>:
 8007a04:	f7f9 bef2 	b.w	80017ec <_getpid>

08007a08 <__swhatbuf_r>:
 8007a08:	b570      	push	{r4, r5, r6, lr}
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a10:	2900      	cmp	r1, #0
 8007a12:	b096      	sub	sp, #88	; 0x58
 8007a14:	4615      	mov	r5, r2
 8007a16:	461e      	mov	r6, r3
 8007a18:	da0d      	bge.n	8007a36 <__swhatbuf_r+0x2e>
 8007a1a:	89a3      	ldrh	r3, [r4, #12]
 8007a1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007a20:	f04f 0100 	mov.w	r1, #0
 8007a24:	bf0c      	ite	eq
 8007a26:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007a2a:	2340      	movne	r3, #64	; 0x40
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	6031      	str	r1, [r6, #0]
 8007a30:	602b      	str	r3, [r5, #0]
 8007a32:	b016      	add	sp, #88	; 0x58
 8007a34:	bd70      	pop	{r4, r5, r6, pc}
 8007a36:	466a      	mov	r2, sp
 8007a38:	f000 f848 	bl	8007acc <_fstat_r>
 8007a3c:	2800      	cmp	r0, #0
 8007a3e:	dbec      	blt.n	8007a1a <__swhatbuf_r+0x12>
 8007a40:	9901      	ldr	r1, [sp, #4]
 8007a42:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007a46:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007a4a:	4259      	negs	r1, r3
 8007a4c:	4159      	adcs	r1, r3
 8007a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a52:	e7eb      	b.n	8007a2c <__swhatbuf_r+0x24>

08007a54 <__smakebuf_r>:
 8007a54:	898b      	ldrh	r3, [r1, #12]
 8007a56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a58:	079d      	lsls	r5, r3, #30
 8007a5a:	4606      	mov	r6, r0
 8007a5c:	460c      	mov	r4, r1
 8007a5e:	d507      	bpl.n	8007a70 <__smakebuf_r+0x1c>
 8007a60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	6123      	str	r3, [r4, #16]
 8007a68:	2301      	movs	r3, #1
 8007a6a:	6163      	str	r3, [r4, #20]
 8007a6c:	b002      	add	sp, #8
 8007a6e:	bd70      	pop	{r4, r5, r6, pc}
 8007a70:	ab01      	add	r3, sp, #4
 8007a72:	466a      	mov	r2, sp
 8007a74:	f7ff ffc8 	bl	8007a08 <__swhatbuf_r>
 8007a78:	9900      	ldr	r1, [sp, #0]
 8007a7a:	4605      	mov	r5, r0
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	f7fe febd 	bl	80067fc <_malloc_r>
 8007a82:	b948      	cbnz	r0, 8007a98 <__smakebuf_r+0x44>
 8007a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a88:	059a      	lsls	r2, r3, #22
 8007a8a:	d4ef      	bmi.n	8007a6c <__smakebuf_r+0x18>
 8007a8c:	f023 0303 	bic.w	r3, r3, #3
 8007a90:	f043 0302 	orr.w	r3, r3, #2
 8007a94:	81a3      	strh	r3, [r4, #12]
 8007a96:	e7e3      	b.n	8007a60 <__smakebuf_r+0xc>
 8007a98:	89a3      	ldrh	r3, [r4, #12]
 8007a9a:	6020      	str	r0, [r4, #0]
 8007a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa0:	81a3      	strh	r3, [r4, #12]
 8007aa2:	9b00      	ldr	r3, [sp, #0]
 8007aa4:	6163      	str	r3, [r4, #20]
 8007aa6:	9b01      	ldr	r3, [sp, #4]
 8007aa8:	6120      	str	r0, [r4, #16]
 8007aaa:	b15b      	cbz	r3, 8007ac4 <__smakebuf_r+0x70>
 8007aac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	f000 f81d 	bl	8007af0 <_isatty_r>
 8007ab6:	b128      	cbz	r0, 8007ac4 <__smakebuf_r+0x70>
 8007ab8:	89a3      	ldrh	r3, [r4, #12]
 8007aba:	f023 0303 	bic.w	r3, r3, #3
 8007abe:	f043 0301 	orr.w	r3, r3, #1
 8007ac2:	81a3      	strh	r3, [r4, #12]
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	431d      	orrs	r5, r3
 8007ac8:	81a5      	strh	r5, [r4, #12]
 8007aca:	e7cf      	b.n	8007a6c <__smakebuf_r+0x18>

08007acc <_fstat_r>:
 8007acc:	b538      	push	{r3, r4, r5, lr}
 8007ace:	4d07      	ldr	r5, [pc, #28]	; (8007aec <_fstat_r+0x20>)
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	4608      	mov	r0, r1
 8007ad6:	4611      	mov	r1, r2
 8007ad8:	602b      	str	r3, [r5, #0]
 8007ada:	f7f9 feee 	bl	80018ba <_fstat>
 8007ade:	1c43      	adds	r3, r0, #1
 8007ae0:	d102      	bne.n	8007ae8 <_fstat_r+0x1c>
 8007ae2:	682b      	ldr	r3, [r5, #0]
 8007ae4:	b103      	cbz	r3, 8007ae8 <_fstat_r+0x1c>
 8007ae6:	6023      	str	r3, [r4, #0]
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
 8007aea:	bf00      	nop
 8007aec:	20000670 	.word	0x20000670

08007af0 <_isatty_r>:
 8007af0:	b538      	push	{r3, r4, r5, lr}
 8007af2:	4d06      	ldr	r5, [pc, #24]	; (8007b0c <_isatty_r+0x1c>)
 8007af4:	2300      	movs	r3, #0
 8007af6:	4604      	mov	r4, r0
 8007af8:	4608      	mov	r0, r1
 8007afa:	602b      	str	r3, [r5, #0]
 8007afc:	f7f9 feed 	bl	80018da <_isatty>
 8007b00:	1c43      	adds	r3, r0, #1
 8007b02:	d102      	bne.n	8007b0a <_isatty_r+0x1a>
 8007b04:	682b      	ldr	r3, [r5, #0]
 8007b06:	b103      	cbz	r3, 8007b0a <_isatty_r+0x1a>
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	20000670 	.word	0x20000670

08007b10 <_init>:
 8007b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b12:	bf00      	nop
 8007b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b16:	bc08      	pop	{r3}
 8007b18:	469e      	mov	lr, r3
 8007b1a:	4770      	bx	lr

08007b1c <_fini>:
 8007b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b1e:	bf00      	nop
 8007b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b22:	bc08      	pop	{r3}
 8007b24:	469e      	mov	lr, r3
 8007b26:	4770      	bx	lr
