ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"mem.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.plug_holes.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 4D696464 		.ascii	"Middlewares/Third_Party/LwIP/src/core/mem.c\000"
  20      6C657761 
  20      7265732F 
  20      54686972 
  20      645F5061 
  21              		.align	2
  22              	.LC1:
  23 002c 706C7567 		.ascii	"plug_holes: mem >= ram\000"
  23      5F686F6C 
  23      65733A20 
  23      6D656D20 
  23      3E3D2072 
  24 0043 00       		.align	2
  25              	.LC2:
  26 0044 41737365 		.ascii	"Assertion \"%s\" failed at line %d in %s\012\000"
  26      7274696F 
  26      6E202225 
  26      73222066 
  26      61696C65 
  27              		.align	2
  28              	.LC3:
  29 006c 706C7567 		.ascii	"plug_holes: mem < ram_end\000"
  29      5F686F6C 
  29      65733A20 
  29      6D656D20 
  29      3C207261 
  30 0086 0000     		.align	2
  31              	.LC4:
  32 0088 706C7567 		.ascii	"plug_holes: mem->used == 0\000"
  32      5F686F6C 
  32      65733A20 
  32      6D656D2D 
  32      3E757365 
  33 00a3 00       		.align	2
  34              	.LC5:
  35 00a4 706C7567 		.ascii	"plug_holes: mem->next <= MEM_SIZE_ALIGNED\000"
  35      5F686F6C 
  35      65733A20 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 2


  35      6D656D2D 
  35      3E6E6578 
  36              		.section	.text.plug_holes,"ax",%progbits
  37              		.align	1
  38              		.arch armv7e-m
  39              		.syntax unified
  40              		.thumb
  41              		.thumb_func
  42              		.fpu fpv5-sp-d16
  44              	plug_holes:
  45              	.LVL0:
  46              	.LFB165:
  47              		.file 1 "Middlewares/Third_Party/LwIP/src/core/mem.c"
   1:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
   2:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @file
   3:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Dynamic memory manager
   4:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   5:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This is a lightweight replacement for the standard C library malloc().
   6:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
   7:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If you want to use the standard C library malloc() instead, define
   8:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEM_LIBC_MALLOC to 1 in your lwipopts.h
   9:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  10:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * To let mem_malloc() use pools (prevents fragmentation and is much faster than
  11:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * a heap but might waste some memory), define MEM_USE_POOLS to 1, define
  12:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MEMP_USE_CUSTOM_POOLS to 1 and create a file "lwippools.h" that includes a list
  13:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of pools like this (more pools can be added between _START and _END):
  14:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  15:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Define three pools with sizes 256, 512, and 1512 bytes
  16:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_START
  17:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(20, 256)
  18:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(10, 512)
  19:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL(5, 1512)
  20:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_MALLOC_MEMPOOL_END
  21:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  22:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  23:Middlewares/Third_Party/LwIP/src/core/mem.c **** /*
  24:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Copyright (c) 2001-2004 Swedish Institute of Computer Science.
  25:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * All rights reserved.
  26:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  27:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Redistribution and use in source and binary forms, with or without modification,
  28:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * are permitted provided that the following conditions are met:
  29:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  30:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  31:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer.
  32:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  33:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    this list of conditions and the following disclaimer in the documentation
  34:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    and/or other materials provided with the distribution.
  35:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * 3. The name of the author may not be used to endorse or promote products
  36:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *    derived from this software without specific prior written permission.
  37:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  38:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
  39:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  40:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
  41:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
  42:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
  43:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  44:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 3


  45:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
  46:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  47:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * OF SUCH DAMAGE.
  48:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  49:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This file is part of the lwIP TCP/IP stack.
  50:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  51:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Author: Adam Dunkels <adam@sics.se>
  52:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         Simon Goldschmidt
  53:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
  54:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  55:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  56:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/opt.h"
  57:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/mem.h"
  58:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/def.h"
  59:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/sys.h"
  60:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/stats.h"
  61:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include "lwip/err.h"
  62:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  63:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <string.h>
  64:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  65:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
  66:Middlewares/Third_Party/LwIP/src/core/mem.c **** #include <stdlib.h> /* for malloc()/free() */
  67:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
  68:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  69:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC || MEM_USE_POOLS
  70:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  71:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_init is not used when using pools instead of a heap or using
  72:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc().
  73:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  74:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
  75:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
  76:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  77:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  78:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  79:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** mem_trim is not used when using pools instead of a heap or using
  80:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * C library malloc(): we can't free part of a pool element and the stack
  81:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * support mem_trim() to return a different pointer
  82:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  83:Middlewares/Third_Party/LwIP/src/core/mem.c **** void*
  84:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *mem, mem_size_t size)
  85:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  86:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_UNUSED_ARG(size);
  87:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem;
  88:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
  89:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_LIBC_MALLOC || MEM_USE_POOLS */
  90:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  91:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC
  92:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented using C library malloc() */
  93:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
  94:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* in case C library malloc() needs extra protection,
  95:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * allow these defines to be overridden.
  96:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
  97:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_free
  98:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_free free
  99:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 100:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_malloc
 101:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_malloc malloc
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 4


 102:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 103:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef mem_clib_calloc
 104:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define mem_clib_calloc calloc
 105:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 106:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 107:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 108:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE LWIP_MEM_ALIGN_SIZE(sizeof(mem_size_t))
 109:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else
 110:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_LIBC_STATSHELPER_SIZE 0
 111:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 112:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 113:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 114:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 115:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 116:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size is the minimum size of the requested block in bytes.
 117:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 118:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 119:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value must always be aligned (as defined by MEM_ALIGNMENT).
 120:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 121:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 122:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 123:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 124:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void* ret = mem_clib_malloc(size + MEM_LIBC_STATSHELPER_SIZE);
 125:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (ret == NULL) {
 126:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC(err);
 127:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else {
 128:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("malloc() must return aligned memory", LWIP_MEM_ALIGN(ret) == ret);
 129:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 130:Middlewares/Third_Party/LwIP/src/core/mem.c ****     *(mem_size_t*)ret = size;
 131:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ret = (u8_t*)ret + MEM_LIBC_STATSHELPER_SIZE;
 132:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC_USED(used, size);
 133:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 134:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 135:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 136:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 137:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 138:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** Put memory back on the heap
 139:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 140:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the pointer as returned by a previous call to mem_malloc()
 141:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 142:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 143:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 144:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 145:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 146:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 147:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_STATS && MEM_STATS
 148:Middlewares/Third_Party/LwIP/src/core/mem.c ****   rmem = (u8_t*)rmem - MEM_LIBC_STATSHELPER_SIZE;
 149:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, *(mem_size_t*)rmem);
 150:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 151:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_clib_free(rmem);
 152:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 153:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 154:Middlewares/Third_Party/LwIP/src/core/mem.c **** #elif MEM_USE_POOLS
 155:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 156:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP heap implemented with different sized pools */
 157:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 158:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 5


 159:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate memory: determine the smallest pool that is big enough
 160:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * to contain an element of 'size' and get an element from that pool.
 161:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 162:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size the size in bytes of the memory needed
 163:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return a pointer to the allocated memory or NULL if the pool is empty
 164:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 165:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 166:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 167:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 168:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *ret;
 169:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *element = NULL;
 170:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_t poolnr;
 171:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t required_size = size + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 172:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 173:Middlewares/Third_Party/LwIP/src/core/mem.c ****   for (poolnr = MEMP_POOL_FIRST; poolnr <= MEMP_POOL_LAST; poolnr = (memp_t)(poolnr + 1)) {
 174:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* is this pool big enough to hold an element of the required size
 175:Middlewares/Third_Party/LwIP/src/core/mem.c ****        plus a struct memp_malloc_helper that saves the pool this element came from? */
 176:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (required_size <= memp_pools[poolnr]->size) {
 177:Middlewares/Third_Party/LwIP/src/core/mem.c ****       element = (struct memp_malloc_helper*)memp_malloc(poolnr);
 178:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (element == NULL) {
 179:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* No need to DEBUGF or ASSERT: This error is already taken care of in memp.c */
 180:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_USE_POOLS_TRY_BIGGER_POOL
 181:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /** Try a bigger pool if this one is empty! */
 182:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (poolnr < MEMP_POOL_LAST) {
 183:Middlewares/Third_Party/LwIP/src/core/mem.c ****           continue;
 184:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 185:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS_TRY_BIGGER_POOL */
 186:Middlewares/Third_Party/LwIP/src/core/mem.c ****         MEM_STATS_INC(err);
 187:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return NULL;
 188:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 189:Middlewares/Third_Party/LwIP/src/core/mem.c ****       break;
 190:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 191:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 192:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (poolnr > MEMP_POOL_LAST) {
 193:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("mem_malloc(): no pool is that big!", 0);
 194:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC(err);
 195:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 196:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 197:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 198:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* save the pool number this element came from */
 199:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->poolnr = poolnr;
 200:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and return a pointer to the memory directly after the struct memp_malloc_helper */
 201:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ret = (u8_t*)element + LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_malloc_helper));
 202:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 203:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS)
 204:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* truncating to u16_t is safe because struct memp_desc::size is u16_t */
 205:Middlewares/Third_Party/LwIP/src/core/mem.c ****   element->size = (u16_t)size;
 206:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC_USED(used, element->size);
 207:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK || (LWIP_STATS && MEM_STATS) */
 208:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 209:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize unused memory (diff between requested size and selected pool's size) */
 210:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memset((u8_t*)ret + size, 0xcd, memp_pools[poolnr]->size - size);
 211:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 212:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return ret;
 213:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 214:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 215:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 6


 216:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Free memory previously allocated by mem_malloc. Loads the pool number
 217:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * and calls memp_free with that pool number to put the element back into
 218:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * its pool
 219:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 220:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem the memory element to free
 221:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 222:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 223:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 224:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 225:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct memp_malloc_helper *hmem;
 226:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 227:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem != NULL", (rmem != NULL));
 228:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("rmem == MEM_ALIGN(rmem)", (rmem == LWIP_MEM_ALIGN(rmem)));
 229:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 230:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* get the original struct memp_malloc_helper */
 231:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 232:Middlewares/Third_Party/LwIP/src/core/mem.c ****   hmem = (struct memp_malloc_helper*)(void*)((u8_t*)rmem - LWIP_MEM_ALIGN_SIZE(sizeof(struct memp_m
 233:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 234:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem != NULL", (hmem != NULL));
 235:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem == MEM_ALIGN(hmem)", (hmem == LWIP_MEM_ALIGN(hmem)));
 236:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("hmem->poolnr < MEMP_MAX", (hmem->poolnr < MEMP_MAX));
 237:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 238:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, hmem->size);
 239:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEMP_OVERFLOW_CHECK
 240:Middlewares/Third_Party/LwIP/src/core/mem.c ****   {
 241:Middlewares/Third_Party/LwIP/src/core/mem.c ****      u16_t i;
 242:Middlewares/Third_Party/LwIP/src/core/mem.c ****      LWIP_ASSERT("MEM_USE_POOLS: invalid chunk size",
 243:Middlewares/Third_Party/LwIP/src/core/mem.c ****         hmem->size <= memp_pools[hmem->poolnr]->size);
 244:Middlewares/Third_Party/LwIP/src/core/mem.c ****      /* check that unused memory remained untouched (diff between requested size and selected pool'
 245:Middlewares/Third_Party/LwIP/src/core/mem.c ****      for (i = hmem->size; i < memp_pools[hmem->poolnr]->size; i++) {
 246:Middlewares/Third_Party/LwIP/src/core/mem.c ****         u8_t data = *((u8_t*)rmem + i);
 247:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("MEM_USE_POOLS: mem overflow detected", data == 0xcd);
 248:Middlewares/Third_Party/LwIP/src/core/mem.c ****      }
 249:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 250:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEMP_OVERFLOW_CHECK */
 251:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 252:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* and put it in the pool we saved earlier */
 253:Middlewares/Third_Party/LwIP/src/core/mem.c ****   memp_free(hmem->poolnr, hmem);
 254:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 255:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 256:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_USE_POOLS */
 257:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* lwIP replacement for your libc malloc() */
 258:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 259:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 260:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The heap is made up as a list of structs of this type.
 261:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This does not have to be aligned since for getting its size,
 262:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * we only use the macro SIZEOF_STRUCT_MEM, which automatically aligns.
 263:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 264:Middlewares/Third_Party/LwIP/src/core/mem.c **** struct mem {
 265:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[next]) of the next struct */
 266:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t next;
 267:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** index (-> ram[prev]) of the previous struct */
 268:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t prev;
 269:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /** 1: this area is used; 0: this area is unused */
 270:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t used;
 271:Middlewares/Third_Party/LwIP/src/core/mem.c **** };
 272:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 7


 273:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** All allocated blocks will be MIN_SIZE bytes big, at least!
 274:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * MIN_SIZE can be overridden to suit your needs. Smaller values save space,
 275:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * larger values could prevent too small blocks to fragment the RAM too much. */
 276:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef MIN_SIZE
 277:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE             12
 278:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MIN_SIZE */
 279:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* some alignment macros: we define them here for better source code layout */
 280:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MIN_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MIN_SIZE)
 281:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define SIZEOF_STRUCT_MEM    LWIP_MEM_ALIGN_SIZE(sizeof(struct mem))
 282:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define MEM_SIZE_ALIGNED     LWIP_MEM_ALIGN_SIZE(MEM_SIZE)
 283:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 284:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** If you want to relocate the heap to external memory, simply define
 285:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * LWIP_RAM_HEAP_POINTER as a void-pointer to that location.
 286:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * If so, make sure the memory at that location is big enough (see below on
 287:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * how that space is calculated). */
 288:Middlewares/Third_Party/LwIP/src/core/mem.c **** #ifndef LWIP_RAM_HEAP_POINTER
 289:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the heap. we need one struct mem at the end and some room for alignment */
 290:Middlewares/Third_Party/LwIP/src/core/mem.c **** LWIP_DECLARE_MEMORY_ALIGNED(ram_heap, MEM_SIZE_ALIGNED + (2U*SIZEOF_STRUCT_MEM));
 291:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_RAM_HEAP_POINTER ram_heap
 292:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_RAM_HEAP_POINTER */
 293:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 294:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the heap (ram_heap): for alignment, ram is now a pointer instead of an array */
 295:Middlewares/Third_Party/LwIP/src/core/mem.c **** static u8_t *ram;
 296:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** the last entry, always unused! */
 297:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *ram_end;
 298:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** pointer to the lowest free block, this is used for faster search */
 299:Middlewares/Third_Party/LwIP/src/core/mem.c **** static struct mem *lfree;
 300:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 301:Middlewares/Third_Party/LwIP/src/core/mem.c **** /** concurrent access protection */
 302:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if !NO_SYS
 303:Middlewares/Third_Party/LwIP/src/core/mem.c **** static sys_mutex_t mem_mutex;
 304:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif
 305:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 306:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 307:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 308:Middlewares/Third_Party/LwIP/src/core/mem.c **** static volatile u8_t mem_free_count;
 309:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 310:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Allow mem_free from other (e.g. interrupt) context */
 311:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()  SYS_ARCH_DECL_PROTECT(lev_free)
 312:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()       SYS_ARCH_PROTECT(lev_free)
 313:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()     SYS_ARCH_UNPROTECT(lev_free)
 314:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT() SYS_ARCH_DECL_PROTECT(lev_alloc)
 315:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()      SYS_ARCH_PROTECT(lev_alloc)
 316:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()    SYS_ARCH_UNPROTECT(lev_alloc)
 317:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 318:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 319:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 320:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* Protect the heap only by using a semaphore */
 321:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_DECL_PROTECT()
 322:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_PROTECT()    sys_mutex_lock(&mem_mutex)
 323:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_FREE_UNPROTECT()  sys_mutex_unlock(&mem_mutex)
 324:Middlewares/Third_Party/LwIP/src/core/mem.c **** /* mem_malloc is protected using semaphore AND LWIP_MEM_ALLOC_PROTECT */
 325:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_DECL_PROTECT()
 326:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_PROTECT()
 327:Middlewares/Third_Party/LwIP/src/core/mem.c **** #define LWIP_MEM_ALLOC_UNPROTECT()
 328:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 329:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 8


 330:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 331:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 332:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 333:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * "Plug holes" by combining adjacent empty struct mems.
 334:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * After this function is through, there should not exist
 335:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * one empty struct mem pointing to another empty struct mem.
 336:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 337:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param mem this points to a struct mem which just has been freed
 338:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @internal this function is only called by mem_free() and mem_trim()
 339:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 340:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * This assumes access to the heap is protected by the calling function
 341:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * already.
 342:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 343:Middlewares/Third_Party/LwIP/src/core/mem.c **** static void
 344:Middlewares/Third_Party/LwIP/src/core/mem.c **** plug_holes(struct mem *mem)
 345:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
  48              		.loc 1 345 1 view -0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		.loc 1 345 1 is_stmt 0 view .LVU1
  53 0000 10B5     		push	{r4, lr}
  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 8
  56              		.cfi_offset 4, -8
  57              		.cfi_offset 14, -4
  58 0002 0446     		mov	r4, r0
 346:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *nmem;
  59              		.loc 1 346 3 is_stmt 1 view .LVU2
 347:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *pmem;
  60              		.loc 1 347 3 view .LVU3
 348:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 349:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
  61              		.loc 1 349 3 view .LVU4
  62              		.loc 1 349 3 view .LVU5
  63 0004 2D4B     		ldr	r3, .L17
  64 0006 1B68     		ldr	r3, [r3]
  65 0008 8342     		cmp	r3, r0
  66 000a 31D8     		bhi	.L11
  67              	.LVL1:
  68              	.L2:
  69              		.loc 1 349 3 discriminator 3 view .LVU6
  70              		.loc 1 349 3 discriminator 3 view .LVU7
 350:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
  71              		.loc 1 350 3 discriminator 3 view .LVU8
  72              		.loc 1 350 3 discriminator 3 view .LVU9
  73 000c 2C4B     		ldr	r3, .L17+4
  74 000e 1B68     		ldr	r3, [r3]
  75 0010 A342     		cmp	r3, r4
  76 0012 35D9     		bls	.L12
  77              	.L3:
  78              		.loc 1 350 3 discriminator 3 view .LVU10
  79              		.loc 1 350 3 discriminator 3 view .LVU11
 351:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
  80              		.loc 1 351 3 discriminator 3 view .LVU12
  81              		.loc 1 351 3 discriminator 3 view .LVU13
  82 0014 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 9


  83 0016 002B     		cmp	r3, #0
  84 0018 3AD1     		bne	.L13
  85              	.L4:
  86              		.loc 1 351 3 discriminator 3 view .LVU14
  87              		.loc 1 351 3 discriminator 3 view .LVU15
 352:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 353:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole forward */
 354:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
  88              		.loc 1 354 3 discriminator 3 view .LVU16
  89              		.loc 1 354 3 discriminator 3 view .LVU17
  90 001a 2388     		ldrh	r3, [r4]
  91 001c B3F5C86F 		cmp	r3, #1600
  92 0020 3ED8     		bhi	.L14
  93              	.L5:
  94              		.loc 1 354 3 discriminator 3 view .LVU18
  95              		.loc 1 354 3 discriminator 3 view .LVU19
 355:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 356:Middlewares/Third_Party/LwIP/src/core/mem.c ****   nmem = (struct mem *)(void *)&ram[mem->next];
  96              		.loc 1 356 3 discriminator 3 view .LVU20
  97              		.loc 1 356 32 is_stmt 0 discriminator 3 view .LVU21
  98 0022 264B     		ldr	r3, .L17
  99 0024 1B68     		ldr	r3, [r3]
 100              		.loc 1 356 40 discriminator 3 view .LVU22
 101 0026 2188     		ldrh	r1, [r4]
 102              		.loc 1 356 8 discriminator 3 view .LVU23
 103 0028 5A18     		adds	r2, r3, r1
 104              	.LVL2:
 357:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 105              		.loc 1 357 3 is_stmt 1 discriminator 3 view .LVU24
 106              		.loc 1 357 6 is_stmt 0 discriminator 3 view .LVU25
 107 002a 9442     		cmp	r4, r2
 108 002c 0FD0     		beq	.L6
 109              		.loc 1 357 26 discriminator 1 view .LVU26
 110 002e 1079     		ldrb	r0, [r2, #4]	@ zero_extendqisi2
 111              		.loc 1 357 19 discriminator 1 view .LVU27
 112 0030 68B9     		cbnz	r0, .L6
 113              		.loc 1 357 57 discriminator 2 view .LVU28
 114 0032 2348     		ldr	r0, .L17+4
 115 0034 0068     		ldr	r0, [r0]
 116              		.loc 1 357 38 discriminator 2 view .LVU29
 117 0036 9042     		cmp	r0, r2
 118 0038 09D0     		beq	.L6
 358:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->next is unused and not end of ram, combine mem and mem->next */
 359:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == nmem) {
 119              		.loc 1 359 5 is_stmt 1 view .LVU30
 120              		.loc 1 359 15 is_stmt 0 view .LVU31
 121 003a 2248     		ldr	r0, .L17+8
 122 003c 0068     		ldr	r0, [r0]
 123              		.loc 1 359 8 view .LVU32
 124 003e 9042     		cmp	r0, r2
 125 0040 36D0     		beq	.L15
 126              	.LVL3:
 127              	.L7:
 360:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem;
 361:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 362:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = nmem->next;
 128              		.loc 1 362 5 is_stmt 1 view .LVU33
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 10


 129              		.loc 1 362 21 is_stmt 0 view .LVU34
 130 0042 5A5A     		ldrh	r2, [r3, r1]
 131              		.loc 1 362 15 view .LVU35
 132 0044 2280     		strh	r2, [r4]	@ movhi
 363:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 133              		.loc 1 363 5 is_stmt 1 view .LVU36
 134              		.loc 1 363 79 is_stmt 0 view .LVU37
 135 0046 E01A     		subs	r0, r4, r3
 136              		.loc 1 363 37 view .LVU38
 137 0048 5A5A     		ldrh	r2, [r3, r1]
 138              		.loc 1 363 28 view .LVU39
 139 004a 1A44     		add	r2, r2, r3
 140              		.loc 1 363 52 view .LVU40
 141 004c 5080     		strh	r0, [r2, #2]	@ movhi
 142              	.L6:
 364:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 365:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 366:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* plug hole backward */
 367:Middlewares/Third_Party/LwIP/src/core/mem.c ****   pmem = (struct mem *)(void *)&ram[mem->prev];
 143              		.loc 1 367 3 is_stmt 1 view .LVU41
 144              		.loc 1 367 40 is_stmt 0 view .LVU42
 145 004e 6188     		ldrh	r1, [r4, #2]
 146              	.LVL4:
 147              		.loc 1 367 8 view .LVU43
 148 0050 5A18     		adds	r2, r3, r1
 149              	.LVL5:
 368:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (pmem != mem && pmem->used == 0) {
 150              		.loc 1 368 3 is_stmt 1 view .LVU44
 151              		.loc 1 368 6 is_stmt 0 view .LVU45
 152 0052 9442     		cmp	r4, r2
 153 0054 0BD0     		beq	.L1
 154              		.loc 1 368 26 discriminator 1 view .LVU46
 155 0056 1079     		ldrb	r0, [r2, #4]	@ zero_extendqisi2
 156              		.loc 1 368 19 discriminator 1 view .LVU47
 157 0058 48B9     		cbnz	r0, .L1
 369:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if mem->prev is unused, combine mem and mem->prev */
 370:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem) {
 158              		.loc 1 370 5 is_stmt 1 view .LVU48
 159              		.loc 1 370 15 is_stmt 0 view .LVU49
 160 005a 1A48     		ldr	r0, .L17+8
 161 005c 0068     		ldr	r0, [r0]
 162              		.loc 1 370 8 view .LVU50
 163 005e A042     		cmp	r0, r4
 164 0060 29D0     		beq	.L16
 165              	.L9:
 371:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = pmem;
 372:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 373:Middlewares/Third_Party/LwIP/src/core/mem.c ****     pmem->next = mem->next;
 166              		.loc 1 373 5 is_stmt 1 view .LVU51
 167              		.loc 1 373 21 is_stmt 0 view .LVU52
 168 0062 2088     		ldrh	r0, [r4]
 169              		.loc 1 373 16 view .LVU53
 170 0064 5852     		strh	r0, [r3, r1]	@ movhi
 374:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 171              		.loc 1 374 5 is_stmt 1 view .LVU54
 172              		.loc 1 374 79 is_stmt 0 view .LVU55
 173 0066 D21A     		subs	r2, r2, r3
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 11


 174              	.LVL6:
 175              		.loc 1 374 36 view .LVU56
 176 0068 2188     		ldrh	r1, [r4]
 177              	.LVL7:
 178              		.loc 1 374 28 view .LVU57
 179 006a 0B44     		add	r3, r3, r1
 180              		.loc 1 374 51 view .LVU58
 181 006c 5A80     		strh	r2, [r3, #2]	@ movhi
 182              	.L1:
 375:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 376:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 183              		.loc 1 376 1 view .LVU59
 184 006e 10BD     		pop	{r4, pc}
 185              	.LVL8:
 186              	.L11:
 349:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 187              		.loc 1 349 3 is_stmt 1 discriminator 1 view .LVU60
 349:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 188              		.loc 1 349 3 discriminator 1 view .LVU61
 189 0070 154B     		ldr	r3, .L17+12
 190 0072 40F25D12 		movw	r2, #349
 191 0076 1549     		ldr	r1, .L17+16
 192 0078 1548     		ldr	r0, .L17+20
 193              	.LVL9:
 349:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 194              		.loc 1 349 3 is_stmt 0 discriminator 1 view .LVU62
 195 007a FFF7FEFF 		bl	printf
 196              	.LVL10:
 197 007e C5E7     		b	.L2
 198              	.L12:
 350:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 199              		.loc 1 350 3 is_stmt 1 discriminator 1 view .LVU63
 350:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 200              		.loc 1 350 3 discriminator 1 view .LVU64
 201 0080 114B     		ldr	r3, .L17+12
 202 0082 4FF4AF72 		mov	r2, #350
 203 0086 1349     		ldr	r1, .L17+24
 204 0088 1148     		ldr	r0, .L17+20
 205 008a FFF7FEFF 		bl	printf
 206              	.LVL11:
 207 008e C1E7     		b	.L3
 208              	.L13:
 351:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 209              		.loc 1 351 3 discriminator 1 view .LVU65
 351:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 210              		.loc 1 351 3 discriminator 1 view .LVU66
 211 0090 0D4B     		ldr	r3, .L17+12
 212 0092 40F25F12 		movw	r2, #351
 213 0096 1049     		ldr	r1, .L17+28
 214 0098 0D48     		ldr	r0, .L17+20
 215 009a FFF7FEFF 		bl	printf
 216              	.LVL12:
 217 009e BCE7     		b	.L4
 218              	.L14:
 354:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 219              		.loc 1 354 3 discriminator 1 view .LVU67
 354:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 12


 220              		.loc 1 354 3 discriminator 1 view .LVU68
 221 00a0 094B     		ldr	r3, .L17+12
 222 00a2 4FF4B172 		mov	r2, #354
 223 00a6 0D49     		ldr	r1, .L17+32
 224 00a8 0948     		ldr	r0, .L17+20
 225 00aa FFF7FEFF 		bl	printf
 226              	.LVL13:
 227 00ae B8E7     		b	.L5
 228              	.LVL14:
 229              	.L15:
 360:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 230              		.loc 1 360 7 view .LVU69
 360:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 231              		.loc 1 360 13 is_stmt 0 view .LVU70
 232 00b0 044A     		ldr	r2, .L17+8
 233              	.LVL15:
 360:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 234              		.loc 1 360 13 view .LVU71
 235 00b2 1460     		str	r4, [r2]
 236 00b4 C5E7     		b	.L7
 237              	.LVL16:
 238              	.L16:
 371:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 239              		.loc 1 371 7 is_stmt 1 view .LVU72
 371:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 240              		.loc 1 371 13 is_stmt 0 view .LVU73
 241 00b6 0348     		ldr	r0, .L17+8
 242 00b8 0260     		str	r2, [r0]
 243 00ba D2E7     		b	.L9
 244              	.L18:
 245              		.align	2
 246              	.L17:
 247 00bc 00000000 		.word	.LANCHOR0
 248 00c0 00000000 		.word	.LANCHOR1
 249 00c4 00000000 		.word	.LANCHOR2
 250 00c8 00000000 		.word	.LC0
 251 00cc 2C000000 		.word	.LC1
 252 00d0 44000000 		.word	.LC2
 253 00d4 6C000000 		.word	.LC3
 254 00d8 88000000 		.word	.LC4
 255 00dc A4000000 		.word	.LC5
 256              		.cfi_endproc
 257              	.LFE165:
 259              		.section	.rodata.mem_init.str1.4,"aMS",%progbits,1
 260              		.align	2
 261              	.LC6:
 262 0000 6661696C 		.ascii	"failed to create mem_mutex\000"
 262      65642074 
 262      6F206372 
 262      65617465 
 262      206D656D 
 263              		.section	.text.mem_init,"ax",%progbits
 264              		.align	1
 265              		.global	mem_init
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 13


 269              		.fpu fpv5-sp-d16
 271              	mem_init:
 272              	.LFB166:
 377:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 378:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 379:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Zero the heap and initialize start, end and lowest-free
 380:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 381:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 382:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_init(void)
 383:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 273              		.loc 1 383 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 08B5     		push	{r3, lr}
 278              	.LCFI1:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
 384:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 282              		.loc 1 384 3 view .LVU75
 385:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 386:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("Sanity check alignment",
 283              		.loc 1 386 3 view .LVU76
 284              		.loc 1 386 3 view .LVU77
 285              		.loc 1 386 3 view .LVU78
 286              		.loc 1 386 3 view .LVU79
 387:Middlewares/Third_Party/LwIP/src/core/mem.c ****     (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);
 388:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 389:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* align the heap */
 390:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 287              		.loc 1 390 3 view .LVU80
 288              		.loc 1 390 17 is_stmt 0 view .LVU81
 289 0002 114B     		ldr	r3, .L23
 290 0004 23F00303 		bic	r3, r3, #3
 291              		.loc 1 390 7 view .LVU82
 292 0008 104A     		ldr	r2, .L23+4
 293 000a 1360     		str	r3, [r2]
 391:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the start of the heap */
 392:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)ram;
 294              		.loc 1 392 3 is_stmt 1 view .LVU83
 295              	.LVL17:
 393:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->next = MEM_SIZE_ALIGNED;
 296              		.loc 1 393 3 view .LVU84
 297              		.loc 1 393 13 is_stmt 0 view .LVU85
 298 000c 4FF4C861 		mov	r1, #1600
 299 0010 1980     		strh	r1, [r3]	@ movhi
 394:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->prev = 0;
 300              		.loc 1 394 3 is_stmt 1 view .LVU86
 301              		.loc 1 394 13 is_stmt 0 view .LVU87
 302 0012 0022     		movs	r2, #0
 303 0014 5A80     		strh	r2, [r3, #2]	@ movhi
 395:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 304              		.loc 1 395 3 is_stmt 1 view .LVU88
 305              		.loc 1 395 13 is_stmt 0 view .LVU89
 306 0016 1A71     		strb	r2, [r3, #4]
 396:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the end of the heap */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 14


 397:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 307              		.loc 1 397 3 is_stmt 1 view .LVU90
 308              		.loc 1 397 35 is_stmt 0 view .LVU91
 309 0018 5A18     		adds	r2, r3, r1
 310              		.loc 1 397 11 view .LVU92
 311 001a 0D48     		ldr	r0, .L23+8
 312 001c 0260     		str	r2, [r0]
 398:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->used = 1;
 313              		.loc 1 398 3 is_stmt 1 view .LVU93
 314              		.loc 1 398 17 is_stmt 0 view .LVU94
 315 001e 0120     		movs	r0, #1
 316 0020 1071     		strb	r0, [r2, #4]
 399:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->next = MEM_SIZE_ALIGNED;
 317              		.loc 1 399 3 is_stmt 1 view .LVU95
 318              		.loc 1 399 17 is_stmt 0 view .LVU96
 319 0022 A3F84016 		strh	r1, [r3, #1600]	@ movhi
 400:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ram_end->prev = MEM_SIZE_ALIGNED;
 320              		.loc 1 400 3 is_stmt 1 view .LVU97
 321              		.loc 1 400 17 is_stmt 0 view .LVU98
 322 0026 5180     		strh	r1, [r2, #2]	@ movhi
 401:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 402:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* initialize the lowest-free pointer to the start of the heap */
 403:Middlewares/Third_Party/LwIP/src/core/mem.c ****   lfree = (struct mem *)(void *)ram;
 323              		.loc 1 403 3 is_stmt 1 view .LVU99
 324              		.loc 1 403 9 is_stmt 0 view .LVU100
 325 0028 0A4A     		ldr	r2, .L23+12
 326 002a 1360     		str	r3, [r2]
 404:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 405:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);
 327              		.loc 1 405 43 is_stmt 1 view .LVU101
 406:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 407:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 328              		.loc 1 407 3 view .LVU102
 329              		.loc 1 407 7 is_stmt 0 view .LVU103
 330 002c 0A48     		ldr	r0, .L23+16
 331 002e FFF7FEFF 		bl	sys_mutex_new
 332              	.LVL18:
 333              		.loc 1 407 6 view .LVU104
 334 0032 00B9     		cbnz	r0, .L22
 335              	.L19:
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 409:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 410:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 336              		.loc 1 410 1 view .LVU105
 337 0034 08BD     		pop	{r3, pc}
 338              	.L22:
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 339              		.loc 1 408 5 is_stmt 1 discriminator 1 view .LVU106
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 340              		.loc 1 408 5 discriminator 1 view .LVU107
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 341              		.loc 1 408 5 discriminator 1 view .LVU108
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 342              		.loc 1 408 5 discriminator 1 view .LVU109
 343 0036 094B     		ldr	r3, .L23+20
 344 0038 4FF4CC72 		mov	r2, #408
 345 003c 0849     		ldr	r1, .L23+24
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 15


 346 003e 0948     		ldr	r0, .L23+28
 347 0040 FFF7FEFF 		bl	printf
 348              	.LVL19:
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 349              		.loc 1 408 5 discriminator 1 view .LVU110
 408:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_ASSERT("failed to create mem_mutex", 0);
 350              		.loc 1 408 5 discriminator 1 view .LVU111
 351              		.loc 1 410 1 is_stmt 0 discriminator 1 view .LVU112
 352 0044 F6E7     		b	.L19
 353              	.L24:
 354 0046 00BF     		.align	2
 355              	.L23:
 356 0048 03000000 		.word	ram_heap+3
 357 004c 00000000 		.word	.LANCHOR0
 358 0050 00000000 		.word	.LANCHOR1
 359 0054 00000000 		.word	.LANCHOR2
 360 0058 00000000 		.word	.LANCHOR3
 361 005c 00000000 		.word	.LC0
 362 0060 00000000 		.word	.LC6
 363 0064 44000000 		.word	.LC2
 364              		.cfi_endproc
 365              	.LFE166:
 367              		.section	.rodata.mem_free.str1.4,"aMS",%progbits,1
 368              		.align	2
 369              	.LC7:
 370 0000 6D656D5F 		.ascii	"mem_free: sanity check alignment\000"
 370      66726565 
 370      3A207361 
 370      6E697479 
 370      20636865 
 371 0021 000000   		.align	2
 372              	.LC8:
 373 0024 6D656D5F 		.ascii	"mem_free: legal memory\000"
 373      66726565 
 373      3A206C65 
 373      67616C20 
 373      6D656D6F 
 374 003b 00       		.align	2
 375              	.LC9:
 376 003c 6D656D5F 		.ascii	"mem_free: mem->used\000"
 376      66726565 
 376      3A206D65 
 376      6D2D3E75 
 376      73656400 
 377              		.section	.text.mem_free,"ax",%progbits
 378              		.align	1
 379              		.global	mem_free
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 383              		.fpu fpv5-sp-d16
 385              	mem_free:
 386              	.LVL20:
 387              	.LFB167:
 411:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 412:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 413:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Put a struct mem back on the heap
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 16


 414:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 415:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem is the data portion of a struct mem as returned by a previous
 416:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *             call to mem_malloc()
 417:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 418:Middlewares/Third_Party/LwIP/src/core/mem.c **** void
 419:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_free(void *rmem)
 420:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 388              		.loc 1 420 1 is_stmt 1 view -0
 389              		.cfi_startproc
 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 421:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 392              		.loc 1 421 3 view .LVU114
 422:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 393              		.loc 1 422 31 view .LVU115
 423:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 424:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (rmem == NULL) {
 394              		.loc 1 424 3 view .LVU116
 395              		.loc 1 424 6 is_stmt 0 view .LVU117
 396 0000 0028     		cmp	r0, #0
 397 0002 48D0     		beq	.L35
 420:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem;
 398              		.loc 1 420 1 view .LVU118
 399 0004 38B5     		push	{r3, r4, r5, lr}
 400              	.LCFI2:
 401              		.cfi_def_cfa_offset 16
 402              		.cfi_offset 3, -16
 403              		.cfi_offset 4, -12
 404              		.cfi_offset 5, -8
 405              		.cfi_offset 14, -4
 406 0006 0446     		mov	r4, r0
 425:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was call
 426:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 427:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 428:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 407              		.loc 1 428 3 is_stmt 1 view .LVU119
 408              		.loc 1 428 3 view .LVU120
 409 0008 10F0030F 		tst	r0, #3
 410 000c 1BD1     		bne	.L38
 411              	.LVL21:
 412              	.L27:
 413              		.loc 1 428 3 discriminator 3 view .LVU121
 414              		.loc 1 428 3 discriminator 3 view .LVU122
 429:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 430:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 415              		.loc 1 430 3 discriminator 3 view .LVU123
 416              		.loc 1 430 3 discriminator 3 view .LVU124
 417 000e 224B     		ldr	r3, .L40
 418 0010 1B68     		ldr	r3, [r3]
 419 0012 A342     		cmp	r3, r4
 420 0014 03D8     		bhi	.L28
 421              		.loc 1 430 3 is_stmt 0 discriminator 2 view .LVU125
 422 0016 214B     		ldr	r3, .L40+4
 423 0018 1B68     		ldr	r3, [r3]
 424 001a A342     		cmp	r3, r4
 425 001c 06D8     		bhi	.L29
 426              	.L28:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 17


 427              		.loc 1 430 3 is_stmt 1 discriminator 3 view .LVU126
 428              		.loc 1 430 3 discriminator 3 view .LVU127
 429 001e 204B     		ldr	r3, .L40+8
 430 0020 4FF4D772 		mov	r2, #430
 431 0024 1F49     		ldr	r1, .L40+12
 432 0026 2048     		ldr	r0, .L40+16
 433 0028 FFF7FEFF 		bl	printf
 434              	.LVL22:
 435              	.L29:
 436              		.loc 1 430 3 discriminator 5 view .LVU128
 437              		.loc 1 430 3 discriminator 5 view .LVU129
 431:Middlewares/Third_Party/LwIP/src/core/mem.c ****     (u8_t *)rmem < (u8_t *)ram_end);
 432:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 433:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 438              		.loc 1 433 3 discriminator 5 view .LVU130
 439              		.loc 1 433 20 is_stmt 0 discriminator 5 view .LVU131
 440 002c 1A4B     		ldr	r3, .L40
 441 002e 1B68     		ldr	r3, [r3]
 442              		.loc 1 433 6 discriminator 5 view .LVU132
 443 0030 A342     		cmp	r3, r4
 444 0032 03D8     		bhi	.L30
 445              		.loc 1 433 53 discriminator 1 view .LVU133
 446 0034 194B     		ldr	r3, .L40+4
 447 0036 1B68     		ldr	r3, [r3]
 448              		.loc 1 433 34 discriminator 1 view .LVU134
 449 0038 A342     		cmp	r3, r4
 450 003a 0CD8     		bhi	.L31
 451              	.L30:
 452              	.LBB2:
 434:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_DECL_PROTECT(lev);
 453              		.loc 1 434 5 is_stmt 1 view .LVU135
 435:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
 454              		.loc 1 435 83 view .LVU136
 436:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 437:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_PROTECT(lev);
 455              		.loc 1 437 5 view .LVU137
 456 003c FFF7FEFF 		bl	sys_arch_protect
 457              	.LVL23:
 438:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC(illegal);
 458              		.loc 1 438 27 view .LVU138
 439:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_UNPROTECT(lev);
 459              		.loc 1 439 5 view .LVU139
 460 0040 FFF7FEFF 		bl	sys_arch_unprotect
 461              	.LVL24:
 440:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return;
 462              		.loc 1 440 5 view .LVU140
 463              	.L25:
 464              		.loc 1 440 5 is_stmt 0 view .LVU141
 465              	.LBE2:
 441:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 442:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 443:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 444:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 445:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 446:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 447:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... which has to be in a used state ... */
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_free: mem->used", mem->used);
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 18


 449:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 450:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem->used = 0;
 451:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 452:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem < lfree) {
 453:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 454:Middlewares/Third_Party/LwIP/src/core/mem.c ****     lfree = mem;
 455:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 456:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 457:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));
 458:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 459:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* finally, see if prev or next are free also */
 460:Middlewares/Third_Party/LwIP/src/core/mem.c ****   plug_holes(mem);
 461:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 462:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 463:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 464:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 465:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 466              		.loc 1 465 1 view .LVU142
 467 0044 38BD     		pop	{r3, r4, r5, pc}
 468              	.LVL25:
 469              	.L38:
 428:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 470              		.loc 1 428 3 is_stmt 1 discriminator 1 view .LVU143
 428:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 471              		.loc 1 428 3 discriminator 1 view .LVU144
 472 0046 164B     		ldr	r3, .L40+8
 473 0048 4FF4D672 		mov	r2, #428
 474 004c 1749     		ldr	r1, .L40+20
 475 004e 1648     		ldr	r0, .L40+16
 476              	.LVL26:
 428:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 477              		.loc 1 428 3 is_stmt 0 discriminator 1 view .LVU145
 478 0050 FFF7FEFF 		bl	printf
 479              	.LVL27:
 480 0054 DBE7     		b	.L27
 481              	.L31:
 443:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 482              		.loc 1 443 3 is_stmt 1 view .LVU146
 483 0056 1648     		ldr	r0, .L40+24
 484 0058 FFF7FEFF 		bl	sys_mutex_lock
 485              	.LVL28:
 446:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... which has to be in a used state ... */
 486              		.loc 1 446 3 view .LVU147
 446:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... which has to be in a used state ... */
 487              		.loc 1 446 7 is_stmt 0 view .LVU148
 488 005c A4F10805 		sub	r5, r4, #8
 489              	.LVL29:
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 490              		.loc 1 448 3 is_stmt 1 view .LVU149
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 491              		.loc 1 448 3 view .LVU150
 492 0060 14F8043C 		ldrb	r3, [r4, #-4]	@ zero_extendqisi2
 493 0064 7BB1     		cbz	r3, .L39
 494              	.L32:
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 495              		.loc 1 448 3 discriminator 3 view .LVU151
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 19


 496              		.loc 1 448 3 discriminator 3 view .LVU152
 450:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 497              		.loc 1 450 3 discriminator 3 view .LVU153
 450:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 498              		.loc 1 450 13 is_stmt 0 discriminator 3 view .LVU154
 499 0066 0023     		movs	r3, #0
 500 0068 04F8043C 		strb	r3, [r4, #-4]
 452:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 501              		.loc 1 452 3 is_stmt 1 discriminator 3 view .LVU155
 452:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 502              		.loc 1 452 11 is_stmt 0 discriminator 3 view .LVU156
 503 006c 114B     		ldr	r3, .L40+28
 504 006e 1B68     		ldr	r3, [r3]
 452:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the newly freed struct is now the lowest */
 505              		.loc 1 452 6 discriminator 3 view .LVU157
 506 0070 AB42     		cmp	r3, r5
 507 0072 01D9     		bls	.L33
 454:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 508              		.loc 1 454 5 is_stmt 1 view .LVU158
 454:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 509              		.loc 1 454 11 is_stmt 0 view .LVU159
 510 0074 0F4B     		ldr	r3, .L40+28
 511 0076 1D60     		str	r5, [r3]
 512              	.L33:
 457:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 513              		.loc 1 457 74 is_stmt 1 view .LVU160
 460:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 514              		.loc 1 460 3 view .LVU161
 515 0078 2846     		mov	r0, r5
 516 007a FFF7FEFF 		bl	plug_holes
 517              	.LVL30:
 464:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 518              		.loc 1 464 3 view .LVU162
 519 007e 0C48     		ldr	r0, .L40+24
 520 0080 FFF7FEFF 		bl	sys_mutex_unlock
 521              	.LVL31:
 522 0084 DEE7     		b	.L25
 523              	.L39:
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 524              		.loc 1 448 3 discriminator 1 view .LVU163
 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 525              		.loc 1 448 3 discriminator 1 view .LVU164
 526 0086 064B     		ldr	r3, .L40+8
 527 0088 4FF4E072 		mov	r2, #448
 528 008c 0A49     		ldr	r1, .L40+32
 529 008e 0648     		ldr	r0, .L40+16
 530 0090 FFF7FEFF 		bl	printf
 531              	.LVL32:
 532 0094 E7E7     		b	.L32
 533              	.LVL33:
 534              	.L35:
 535              	.LCFI3:
 536              		.cfi_def_cfa_offset 0
 537              		.cfi_restore 3
 538              		.cfi_restore 4
 539              		.cfi_restore 5
 540              		.cfi_restore 14
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 20


 448:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and is now unused. */
 541              		.loc 1 448 3 is_stmt 0 discriminator 1 view .LVU165
 542 0096 7047     		bx	lr
 543              	.L41:
 544              		.align	2
 545              	.L40:
 546 0098 00000000 		.word	.LANCHOR0
 547 009c 00000000 		.word	.LANCHOR1
 548 00a0 00000000 		.word	.LC0
 549 00a4 24000000 		.word	.LC8
 550 00a8 44000000 		.word	.LC2
 551 00ac 00000000 		.word	.LC7
 552 00b0 00000000 		.word	.LANCHOR3
 553 00b4 00000000 		.word	.LANCHOR2
 554 00b8 3C000000 		.word	.LC9
 555              		.cfi_endproc
 556              	.LFE167:
 558              		.section	.rodata.mem_trim.str1.4,"aMS",%progbits,1
 559              		.align	2
 560              	.LC10:
 561 0000 6D656D5F 		.ascii	"mem_trim: legal memory\000"
 561      7472696D 
 561      3A206C65 
 561      67616C20 
 561      6D656D6F 
 562 0017 00       		.align	2
 563              	.LC11:
 564 0018 6D656D5F 		.ascii	"mem_trim can only shrink memory\000"
 564      7472696D 
 564      2063616E 
 564      206F6E6C 
 564      79207368 
 565              		.section	.text.mem_trim,"ax",%progbits
 566              		.align	1
 567              		.global	mem_trim
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu fpv5-sp-d16
 573              	mem_trim:
 574              	.LVL34:
 575              	.LFB168:
 466:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 467:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 468:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Shrink memory returned by mem_malloc().
 469:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 470:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param rmem pointer to memory allocated by mem_malloc the is to be shrinked
 471:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param newsize required size after shrinking (needs to be smaller than or
 472:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *                equal to the previous size)
 473:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return for compatibility reasons: is always == rmem, at the moment
 474:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or NULL if newsize is > old size, in which case rmem is NOT touched
 475:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *         or freed!
 476:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 477:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 478:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_trim(void *rmem, mem_size_t newsize)
 479:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 576              		.loc 1 479 1 is_stmt 1 view -0
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 21


 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 479 1 is_stmt 0 view .LVU167
 581 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 582              	.LCFI4:
 583              		.cfi_def_cfa_offset 24
 584              		.cfi_offset 3, -24
 585              		.cfi_offset 4, -20
 586              		.cfi_offset 5, -16
 587              		.cfi_offset 6, -12
 588              		.cfi_offset 7, -8
 589              		.cfi_offset 14, -4
 590 0002 0646     		mov	r6, r0
 480:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t size;
 591              		.loc 1 480 3 is_stmt 1 view .LVU168
 481:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 592              		.loc 1 481 3 view .LVU169
 482:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 593              		.loc 1 482 3 view .LVU170
 483:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
 484:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_DECL_PROTECT();
 594              		.loc 1 484 31 view .LVU171
 485:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 486:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
 487:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 488:Middlewares/Third_Party/LwIP/src/core/mem.c ****   newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 595              		.loc 1 488 3 view .LVU172
 596              		.loc 1 488 13 is_stmt 0 view .LVU173
 597 0004 CC1C     		adds	r4, r1, #3
 598 0006 A4B2     		uxth	r4, r4
 599              		.loc 1 488 11 view .LVU174
 600 0008 24F00304 		bic	r4, r4, #3
 601 000c A4B2     		uxth	r4, r4
 602              	.LVL35:
 489:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 490:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize < MIN_SIZE_ALIGNED) {
 603              		.loc 1 490 3 is_stmt 1 view .LVU175
 604              		.loc 1 490 6 is_stmt 0 view .LVU176
 605 000e 0B2C     		cmp	r4, #11
 606 0010 04D9     		bls	.L54
 491:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****     newsize = MIN_SIZE_ALIGNED;
 493:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 494:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 495:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > MEM_SIZE_ALIGNED) {
 607              		.loc 1 495 3 is_stmt 1 view .LVU177
 608              		.loc 1 495 6 is_stmt 0 view .LVU178
 609 0012 B4F5C86F 		cmp	r4, #1600
 610 0016 02D9     		bls	.L43
 496:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 611              		.loc 1 496 12 view .LVU179
 612 0018 0020     		movs	r0, #0
 613              	.LVL36:
 614              		.loc 1 496 12 view .LVU180
 615 001a 50E0     		b	.L42
 616              	.LVL37:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 22


 617              	.L54:
 492:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 618              		.loc 1 492 13 view .LVU181
 619 001c 0C24     		movs	r4, #12
 620              	.LVL38:
 621              	.L43:
 497:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 498:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 499:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 622              		.loc 1 499 3 is_stmt 1 view .LVU182
 623              		.loc 1 499 3 view .LVU183
 624 001e 3F4B     		ldr	r3, .L61
 625 0020 1B68     		ldr	r3, [r3]
 626 0022 B342     		cmp	r3, r6
 627 0024 03D8     		bhi	.L45
 628              		.loc 1 499 3 is_stmt 0 discriminator 2 view .LVU184
 629 0026 3E4B     		ldr	r3, .L61+4
 630 0028 1B68     		ldr	r3, [r3]
 631 002a B342     		cmp	r3, r6
 632 002c 06D8     		bhi	.L46
 633              	.L45:
 634              		.loc 1 499 3 is_stmt 1 discriminator 3 view .LVU185
 635              		.loc 1 499 3 discriminator 3 view .LVU186
 636 002e 3D4B     		ldr	r3, .L61+8
 637 0030 40F2F312 		movw	r2, #499
 638 0034 3C49     		ldr	r1, .L61+12
 639 0036 3D48     		ldr	r0, .L61+16
 640              	.LVL39:
 641              		.loc 1 499 3 is_stmt 0 discriminator 3 view .LVU187
 642 0038 FFF7FEFF 		bl	printf
 643              	.LVL40:
 644              	.L46:
 645              		.loc 1 499 3 is_stmt 1 discriminator 5 view .LVU188
 646              		.loc 1 499 3 discriminator 5 view .LVU189
 500:Middlewares/Third_Party/LwIP/src/core/mem.c ****    (u8_t *)rmem < (u8_t *)ram_end);
 501:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 502:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 647              		.loc 1 502 3 discriminator 5 view .LVU190
 648              		.loc 1 502 20 is_stmt 0 discriminator 5 view .LVU191
 649 003c 374B     		ldr	r3, .L61
 650 003e 1B68     		ldr	r3, [r3]
 651              		.loc 1 502 6 discriminator 5 view .LVU192
 652 0040 B342     		cmp	r3, r6
 653 0042 37D8     		bhi	.L47
 654              		.loc 1 502 53 discriminator 1 view .LVU193
 655 0044 364A     		ldr	r2, .L61+4
 656 0046 1268     		ldr	r2, [r2]
 657              		.loc 1 502 34 discriminator 1 view .LVU194
 658 0048 B242     		cmp	r2, r6
 659 004a 33D9     		bls	.L47
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_DECL_PROTECT(lev);
 504:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
 505:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_PROTECT(lev);
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC(illegal);
 508:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_UNPROTECT(lev);
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 23


 510:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 511:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Get the corresponding struct mem ... */
 512:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* cast through void* to get rid of alignment warnings */
 513:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 660              		.loc 1 513 3 is_stmt 1 view .LVU195
 661              		.loc 1 513 7 is_stmt 0 view .LVU196
 662 004c A6F10807 		sub	r7, r6, #8
 663              	.LVL41:
 514:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* ... and its offset pointer */
 515:Middlewares/Third_Party/LwIP/src/core/mem.c ****   ptr = (mem_size_t)((u8_t *)mem - ram);
 664              		.loc 1 515 3 is_stmt 1 view .LVU197
 665              		.loc 1 515 34 is_stmt 0 view .LVU198
 666 0050 FF1A     		subs	r7, r7, r3
 667              	.LVL42:
 668              		.loc 1 515 7 view .LVU199
 669 0052 BFB2     		uxth	r7, r7
 670              	.LVL43:
 516:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 517:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 671              		.loc 1 517 3 is_stmt 1 view .LVU200
 672              		.loc 1 517 13 is_stmt 0 view .LVU201
 673 0054 36F8085C 		ldrh	r5, [r6, #-8]
 674              		.loc 1 517 20 view .LVU202
 675 0058 ED1B     		subs	r5, r5, r7
 676 005a ADB2     		uxth	r5, r5
 677              		.loc 1 517 8 view .LVU203
 678 005c 083D     		subs	r5, r5, #8
 679 005e ADB2     		uxth	r5, r5
 680              	.LVL44:
 518:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 681              		.loc 1 518 3 is_stmt 1 view .LVU204
 682              		.loc 1 518 3 view .LVU205
 683 0060 AC42     		cmp	r4, r5
 684 0062 2DD8     		bhi	.L59
 685              	.L49:
 686              		.loc 1 518 3 discriminator 3 view .LVU206
 687              		.loc 1 518 3 discriminator 3 view .LVU207
 519:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 688              		.loc 1 519 3 discriminator 3 view .LVU208
 689              		.loc 1 519 6 is_stmt 0 discriminator 3 view .LVU209
 690 0064 AC42     		cmp	r4, r5
 691 0066 55D8     		bhi	.L56
 520:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* not supported */
 521:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 522:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 523:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize == size) {
 692              		.loc 1 523 3 is_stmt 1 view .LVU210
 693              		.loc 1 523 6 is_stmt 0 view .LVU211
 694 0068 56D0     		beq	.L57
 524:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* No change in size, simply return */
 525:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 526:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 527:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 528:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 529:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_PROTECT();
 695              		.loc 1 529 3 is_stmt 1 view .LVU212
 696 006a 3148     		ldr	r0, .L61+20
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 24


 697 006c FFF7FEFF 		bl	sys_mutex_lock
 698              	.LVL45:
 530:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 531:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem2 = (struct mem *)(void *)&ram[mem->next];
 699              		.loc 1 531 3 view .LVU213
 700              		.loc 1 531 32 is_stmt 0 view .LVU214
 701 0070 2A4B     		ldr	r3, .L61
 702 0072 1A68     		ldr	r2, [r3]
 703              		.loc 1 531 40 view .LVU215
 704 0074 36F8083C 		ldrh	r3, [r6, #-8]
 705              		.loc 1 531 8 view .LVU216
 706 0078 D118     		adds	r1, r2, r3
 707              	.LVL46:
 532:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (mem2->used == 0) {
 708              		.loc 1 532 3 is_stmt 1 view .LVU217
 709              		.loc 1 532 11 is_stmt 0 view .LVU218
 710 007a 0879     		ldrb	r0, [r1, #4]	@ zero_extendqisi2
 711              		.loc 1 532 6 view .LVU219
 712 007c 60BB     		cbnz	r0, .L50
 713              	.LBB3:
 533:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* The next struct is unused, we can simply move it at little */
 534:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem_size_t next;
 714              		.loc 1 534 5 is_stmt 1 view .LVU220
 535:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* remember the old next pointer */
 536:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next = mem2->next;
 715              		.loc 1 536 5 view .LVU221
 716              		.loc 1 536 10 is_stmt 0 view .LVU222
 717 007e D05A     		ldrh	r0, [r2, r3]
 718              	.LVL47:
 537:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* create new struct mem which is moved directly after the shrinked mem */
 538:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 719              		.loc 1 538 5 is_stmt 1 view .LVU223
 720              		.loc 1 538 36 is_stmt 0 view .LVU224
 721 0080 E319     		adds	r3, r4, r7
 722 0082 9BB2     		uxth	r3, r3
 723              		.loc 1 538 10 view .LVU225
 724 0084 0833     		adds	r3, r3, #8
 725 0086 9BB2     		uxth	r3, r3
 726              	.LVL48:
 539:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (lfree == mem2) {
 727              		.loc 1 539 5 is_stmt 1 view .LVU226
 728              		.loc 1 539 15 is_stmt 0 view .LVU227
 729 0088 2A4C     		ldr	r4, .L61+24
 730 008a 2468     		ldr	r4, [r4]
 731              		.loc 1 539 8 view .LVU228
 732 008c 8C42     		cmp	r4, r1
 733 008e 1FD0     		beq	.L60
 734              	.LVL49:
 735              	.L51:
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = (struct mem *)(void *)&ram[ptr2];
 541:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 542:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = (struct mem *)(void *)&ram[ptr2];
 736              		.loc 1 542 5 is_stmt 1 view .LVU229
 737              		.loc 1 542 10 is_stmt 0 view .LVU230
 738 0090 D118     		adds	r1, r2, r3
 739              	.LVL50:
 543:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 25


 740              		.loc 1 543 5 is_stmt 1 view .LVU231
 741              		.loc 1 543 16 is_stmt 0 view .LVU232
 742 0092 0024     		movs	r4, #0
 743 0094 0C71     		strb	r4, [r1, #4]
 544:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* restore the next pointer */
 545:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = next;
 744              		.loc 1 545 5 is_stmt 1 view .LVU233
 745              		.loc 1 545 16 is_stmt 0 view .LVU234
 746 0096 D052     		strh	r0, [r2, r3]	@ movhi
 546:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link it back to mem */
 547:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 747              		.loc 1 547 5 is_stmt 1 view .LVU235
 748              		.loc 1 547 16 is_stmt 0 view .LVU236
 749 0098 4F80     		strh	r7, [r1, #2]	@ movhi
 548:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* link mem to it */
 549:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 750              		.loc 1 549 5 is_stmt 1 view .LVU237
 751              		.loc 1 549 15 is_stmt 0 view .LVU238
 752 009a 26F8083C 		strh	r3, [r6, #-8]	@ movhi
 550:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* last thing to restore linked list: as we have moved mem2,
 551:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
 552:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * the end of the heap */
 553:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 753              		.loc 1 553 5 is_stmt 1 view .LVU239
 754              		.loc 1 553 13 is_stmt 0 view .LVU240
 755 009e D15A     		ldrh	r1, [r2, r3]
 756              		.loc 1 553 8 view .LVU241
 757 00a0 B1F5C86F 		cmp	r1, #1600
 758 00a4 01D0     		beq	.L52
 554:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 759              		.loc 1 554 7 is_stmt 1 view .LVU242
 760              		.loc 1 554 30 is_stmt 0 view .LVU243
 761 00a6 0A44     		add	r2, r2, r1
 762              		.loc 1 554 54 view .LVU244
 763 00a8 5380     		strh	r3, [r2, #2]	@ movhi
 764              	.LVL51:
 765              	.L52:
 766              		.loc 1 554 54 view .LVU245
 767              	.LBE3:
 555:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 556:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 557:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* no need to plug holes, we've already done that */
 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 559:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 560:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * at least MIN_SIZE_ALIGNED of data.
 561:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
 562:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
 563:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 564:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       region that couldn't hold data, but when mem->next gets freed,
 565:Middlewares/Third_Party/LwIP/src/core/mem.c ****      *       the 2 regions would be combined, resulting in more free memory */
 566:Middlewares/Third_Party/LwIP/src/core/mem.c ****     ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 567:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = (struct mem *)(void *)&ram[ptr2];
 568:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 569:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 570:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 571:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->used = 0;
 572:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 26


 573:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 574:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 577:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 578:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_DEC_USED(used, (size - newsize));
 768              		.loc 1 578 47 is_stmt 1 view .LVU246
 579:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* the original mem->next is used, so no need to plug holes! */
 580:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 581:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* else {
 582:Middlewares/Third_Party/LwIP/src/core/mem.c ****     next struct mem is used but size between mem and mem2 is not big enough
 583:Middlewares/Third_Party/LwIP/src/core/mem.c ****     to create another struct mem
 584:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> don't do anyhting.
 585:Middlewares/Third_Party/LwIP/src/core/mem.c ****     -> the remaining space stays unused since it is too small
 586:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } */
 587:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 588:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_free_count = 1;
 589:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 590:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_FREE_UNPROTECT();
 769              		.loc 1 590 3 view .LVU247
 770 00aa 2148     		ldr	r0, .L61+20
 771 00ac FFF7FEFF 		bl	sys_mutex_unlock
 772              	.LVL52:
 591:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return rmem;
 773              		.loc 1 591 3 view .LVU248
 774              		.loc 1 591 10 is_stmt 0 view .LVU249
 775 00b0 3046     		mov	r0, r6
 776 00b2 04E0     		b	.L42
 777              	.LVL53:
 778              	.L47:
 779              	.LBB4:
 503:Middlewares/Third_Party/LwIP/src/core/mem.c ****     LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
 780              		.loc 1 503 5 is_stmt 1 view .LVU250
 504:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* protect mem stats from concurrent access */
 781              		.loc 1 504 83 view .LVU251
 506:Middlewares/Third_Party/LwIP/src/core/mem.c ****     MEM_STATS_INC(illegal);
 782              		.loc 1 506 5 view .LVU252
 783 00b4 FFF7FEFF 		bl	sys_arch_protect
 784              	.LVL54:
 507:Middlewares/Third_Party/LwIP/src/core/mem.c ****     SYS_ARCH_UNPROTECT(lev);
 785              		.loc 1 507 27 view .LVU253
 508:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return rmem;
 786              		.loc 1 508 5 view .LVU254
 787 00b8 FFF7FEFF 		bl	sys_arch_unprotect
 788              	.LVL55:
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 789              		.loc 1 509 5 view .LVU255
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 790              		.loc 1 509 12 is_stmt 0 view .LVU256
 791 00bc 3046     		mov	r0, r6
 792              	.L42:
 509:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 793              		.loc 1 509 12 view .LVU257
 794              	.LBE4:
 592:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 795              		.loc 1 592 1 view .LVU258
 796 00be F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 27


 797              	.LVL56:
 798              	.L59:
 518:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 799              		.loc 1 518 3 is_stmt 1 discriminator 1 view .LVU259
 518:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (newsize > size) {
 800              		.loc 1 518 3 discriminator 1 view .LVU260
 801 00c0 184B     		ldr	r3, .L61+8
 802 00c2 40F20622 		movw	r2, #518
 803 00c6 1C49     		ldr	r1, .L61+28
 804 00c8 1848     		ldr	r0, .L61+16
 805 00ca FFF7FEFF 		bl	printf
 806              	.LVL57:
 807 00ce C9E7     		b	.L49
 808              	.LVL58:
 809              	.L60:
 810              	.LBB5:
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 811              		.loc 1 540 7 view .LVU261
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 812              		.loc 1 540 37 is_stmt 0 view .LVU262
 813 00d0 D118     		adds	r1, r2, r3
 814              	.LVL59:
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 815              		.loc 1 540 13 view .LVU263
 816 00d2 184C     		ldr	r4, .L61+24
 817 00d4 2160     		str	r1, [r4]
 818 00d6 DBE7     		b	.L51
 819              	.LVL60:
 820              	.L50:
 540:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 821              		.loc 1 540 13 view .LVU264
 822              	.LBE5:
 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 823              		.loc 1 558 10 is_stmt 1 view .LVU265
 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 824              		.loc 1 558 42 is_stmt 0 view .LVU266
 825 00d8 04F11403 		add	r3, r4, #20
 558:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Next struct is used but there's room for another struct mem with
 826              		.loc 1 558 13 view .LVU267
 827 00dc AB42     		cmp	r3, r5
 828 00de E4D8     		bhi	.L52
 566:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = (struct mem *)(void *)&ram[ptr2];
 829              		.loc 1 566 5 is_stmt 1 view .LVU268
 566:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = (struct mem *)(void *)&ram[ptr2];
 830              		.loc 1 566 36 is_stmt 0 view .LVU269
 831 00e0 E319     		adds	r3, r4, r7
 832 00e2 9BB2     		uxth	r3, r3
 566:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2 = (struct mem *)(void *)&ram[ptr2];
 833              		.loc 1 566 10 view .LVU270
 834 00e4 0833     		adds	r3, r3, #8
 835 00e6 9BB2     		uxth	r3, r3
 836              	.LVL61:
 567:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 837              		.loc 1 567 5 is_stmt 1 view .LVU271
 567:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2 < lfree) {
 838              		.loc 1 567 10 is_stmt 0 view .LVU272
 839 00e8 D118     		adds	r1, r2, r3
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 28


 840              	.LVL62:
 568:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 841              		.loc 1 568 5 is_stmt 1 view .LVU273
 568:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 842              		.loc 1 568 14 is_stmt 0 view .LVU274
 843 00ea 1248     		ldr	r0, .L61+24
 844 00ec 0068     		ldr	r0, [r0]
 568:Middlewares/Third_Party/LwIP/src/core/mem.c ****       lfree = mem2;
 845              		.loc 1 568 8 view .LVU275
 846 00ee 8842     		cmp	r0, r1
 847 00f0 01D9     		bls	.L53
 569:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 848              		.loc 1 569 7 is_stmt 1 view .LVU276
 569:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 849              		.loc 1 569 13 is_stmt 0 view .LVU277
 850 00f2 1048     		ldr	r0, .L61+24
 851 00f4 0160     		str	r1, [r0]
 852              	.L53:
 571:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 853              		.loc 1 571 5 is_stmt 1 view .LVU278
 571:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->next = mem->next;
 854              		.loc 1 571 16 is_stmt 0 view .LVU279
 855 00f6 0020     		movs	r0, #0
 856 00f8 0871     		strb	r0, [r1, #4]
 572:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 857              		.loc 1 572 5 is_stmt 1 view .LVU280
 572:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 858              		.loc 1 572 21 is_stmt 0 view .LVU281
 859 00fa 36F8080C 		ldrh	r0, [r6, #-8]
 572:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem2->prev = ptr;
 860              		.loc 1 572 16 view .LVU282
 861 00fe D052     		strh	r0, [r2, r3]	@ movhi
 573:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 862              		.loc 1 573 5 is_stmt 1 view .LVU283
 573:Middlewares/Third_Party/LwIP/src/core/mem.c ****     mem->next = ptr2;
 863              		.loc 1 573 16 is_stmt 0 view .LVU284
 864 0100 4F80     		strh	r7, [r1, #2]	@ movhi
 574:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 865              		.loc 1 574 5 is_stmt 1 view .LVU285
 574:Middlewares/Third_Party/LwIP/src/core/mem.c ****     if (mem2->next != MEM_SIZE_ALIGNED) {
 866              		.loc 1 574 15 is_stmt 0 view .LVU286
 867 0102 26F8083C 		strh	r3, [r6, #-8]	@ movhi
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 868              		.loc 1 575 5 is_stmt 1 view .LVU287
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 869              		.loc 1 575 13 is_stmt 0 view .LVU288
 870 0106 D15A     		ldrh	r1, [r2, r3]
 871              	.LVL63:
 575:Middlewares/Third_Party/LwIP/src/core/mem.c ****       ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 872              		.loc 1 575 8 view .LVU289
 873 0108 B1F5C86F 		cmp	r1, #1600
 874 010c CDD0     		beq	.L52
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 875              		.loc 1 576 7 is_stmt 1 view .LVU290
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 876              		.loc 1 576 30 is_stmt 0 view .LVU291
 877 010e 0A44     		add	r2, r2, r1
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 29


 878              	.LVL64:
 576:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 879              		.loc 1 576 54 view .LVU292
 880 0110 5380     		strh	r3, [r2, #2]	@ movhi
 881 0112 CAE7     		b	.L52
 882              	.LVL65:
 883              	.L56:
 521:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 884              		.loc 1 521 12 view .LVU293
 885 0114 0020     		movs	r0, #0
 886 0116 D2E7     		b	.L42
 887              	.L57:
 525:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 888              		.loc 1 525 12 view .LVU294
 889 0118 3046     		mov	r0, r6
 890 011a D0E7     		b	.L42
 891              	.L62:
 892              		.align	2
 893              	.L61:
 894 011c 00000000 		.word	.LANCHOR0
 895 0120 00000000 		.word	.LANCHOR1
 896 0124 00000000 		.word	.LC0
 897 0128 00000000 		.word	.LC10
 898 012c 44000000 		.word	.LC2
 899 0130 00000000 		.word	.LANCHOR3
 900 0134 00000000 		.word	.LANCHOR2
 901 0138 18000000 		.word	.LC11
 902              		.cfi_endproc
 903              	.LFE168:
 905              		.section	.rodata.mem_malloc.str1.4,"aMS",%progbits,1
 906              		.align	2
 907              	.LC12:
 908 0000 6D656D5F 		.ascii	"mem_malloc: !lfree->used\000"
 908      6D616C6C 
 908      6F633A20 
 908      216C6672 
 908      65652D3E 
 909 0019 000000   		.align	2
 910              	.LC13:
 911 001c 6D656D5F 		.ascii	"mem_malloc: allocated memory not above ram_end.\000"
 911      6D616C6C 
 911      6F633A20 
 911      616C6C6F 
 911      63617465 
 912              		.align	2
 913              	.LC14:
 914 004c 6D656D5F 		.ascii	"mem_malloc: allocated memory properly aligned.\000"
 914      6D616C6C 
 914      6F633A20 
 914      616C6C6F 
 914      63617465 
 915 007b 00       		.align	2
 916              	.LC15:
 917 007c 6D656D5F 		.ascii	"mem_malloc: sanity check alignment\000"
 917      6D616C6C 
 917      6F633A20 
 917      73616E69 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 30


 917      74792063 
 918              		.section	.text.mem_malloc,"ax",%progbits
 919              		.align	1
 920              		.global	mem_malloc
 921              		.syntax unified
 922              		.thumb
 923              		.thumb_func
 924              		.fpu fpv5-sp-d16
 926              	mem_malloc:
 927              	.LVL66:
 928              	.LFB169:
 593:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 594:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 595:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Allocate a block of memory with a minimum of 'size' bytes.
 596:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 597:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size is the minimum size of the requested block in bytes.
 598:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory or NULL if no free memory was found.
 599:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 600:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 601:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 602:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 603:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc(mem_size_t size)
 604:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 929              		.loc 1 604 1 is_stmt 1 view -0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 605:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 933              		.loc 1 605 3 view .LVU296
 606:Middlewares/Third_Party/LwIP/src/core/mem.c ****   struct mem *mem, *mem2;
 934              		.loc 1 606 3 view .LVU297
 607:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 608:Middlewares/Third_Party/LwIP/src/core/mem.c ****   u8_t local_mem_free_count = 0;
 609:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 610:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_DECL_PROTECT();
 935              		.loc 1 610 32 view .LVU298
 611:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 612:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size == 0) {
 936              		.loc 1 612 3 view .LVU299
 937              		.loc 1 612 6 is_stmt 0 view .LVU300
 938 0000 0028     		cmp	r0, #0
 939 0002 00F08980 		beq	.L78
 604:Middlewares/Third_Party/LwIP/src/core/mem.c ****   mem_size_t ptr, ptr2;
 940              		.loc 1 604 1 view .LVU301
 941 0006 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 942              	.LCFI5:
 943              		.cfi_def_cfa_offset 24
 944              		.cfi_offset 3, -24
 945              		.cfi_offset 4, -20
 946              		.cfi_offset 5, -16
 947              		.cfi_offset 6, -12
 948              		.cfi_offset 7, -8
 949              		.cfi_offset 14, -4
 613:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 614:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 615:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 616:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* Expand the size of the allocated memory region so that we can
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 31


 617:Middlewares/Third_Party/LwIP/src/core/mem.c ****      adjust for alignment. */
 618:Middlewares/Third_Party/LwIP/src/core/mem.c ****   size = LWIP_MEM_ALIGN_SIZE(size);
 950              		.loc 1 618 3 is_stmt 1 view .LVU302
 951              		.loc 1 618 10 is_stmt 0 view .LVU303
 952 0008 C51C     		adds	r5, r0, #3
 953 000a ADB2     		uxth	r5, r5
 954              		.loc 1 618 8 view .LVU304
 955 000c 25F00305 		bic	r5, r5, #3
 956 0010 ADB2     		uxth	r5, r5
 957              	.LVL67:
 619:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 620:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size < MIN_SIZE_ALIGNED) {
 958              		.loc 1 620 3 is_stmt 1 view .LVU305
 959              		.loc 1 620 6 is_stmt 0 view .LVU306
 960 0012 0B2D     		cmp	r5, #11
 961 0014 0CD9     		bls	.L79
 621:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* every data block must be at least MIN_SIZE_ALIGNED long */
 622:Middlewares/Third_Party/LwIP/src/core/mem.c ****     size = MIN_SIZE_ALIGNED;
 623:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 624:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 625:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (size > MEM_SIZE_ALIGNED) {
 962              		.loc 1 625 3 is_stmt 1 view .LVU307
 963              		.loc 1 625 6 is_stmt 0 view .LVU308
 964 0016 B5F5C86F 		cmp	r5, #1600
 965 001a 7FD8     		bhi	.L85
 966              	.LVL68:
 967              	.L65:
 626:Middlewares/Third_Party/LwIP/src/core/mem.c ****     return NULL;
 627:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 628:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 629:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* protect the heap from concurrent access */
 630:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_lock(&mem_mutex);
 968              		.loc 1 630 3 is_stmt 1 view .LVU309
 969 001c 4048     		ldr	r0, .L90
 970 001e FFF7FEFF 		bl	sys_mutex_lock
 971              	.LVL69:
 631:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_PROTECT();
 972              		.loc 1 631 27 view .LVU310
 632:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 633:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* run as long as a mem_free disturbed mem_malloc or mem_trim */
 634:Middlewares/Third_Party/LwIP/src/core/mem.c ****   do {
 635:Middlewares/Third_Party/LwIP/src/core/mem.c ****     local_mem_free_count = 0;
 636:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 637:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 638:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* Scan through the heap searching for a free block that is big enough,
 639:Middlewares/Third_Party/LwIP/src/core/mem.c ****      * beginning with the lowest free block.
 640:Middlewares/Third_Party/LwIP/src/core/mem.c ****      */
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****     for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 973              		.loc 1 641 5 view .LVU311
 974              		.loc 1 641 29 is_stmt 0 view .LVU312
 975 0022 404B     		ldr	r3, .L90+4
 976 0024 1F68     		ldr	r7, [r3]
 977              		.loc 1 641 43 view .LVU313
 978 0026 404B     		ldr	r3, .L90+8
 979 0028 1868     		ldr	r0, [r3]
 980 002a 3B1A     		subs	r3, r7, r0
 981              		.loc 1 641 14 view .LVU314
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 32


 982 002c 9BB2     		uxth	r3, r3
 983              	.LVL70:
 984              		.loc 1 641 5 view .LVU315
 985 002e 46E0     		b	.L66
 986              	.LVL71:
 987              	.L79:
 622:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 988              		.loc 1 622 10 view .LVU316
 989 0030 0C25     		movs	r5, #12
 990              	.LVL72:
 622:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 991              		.loc 1 622 10 view .LVU317
 992 0032 F3E7     		b	.L65
 993              	.LVL73:
 994              	.L68:
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 643:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = (struct mem *)(void *)&ram[ptr];
 644:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 645:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem_free_count = 0;
 646:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_UNPROTECT();
 647:Middlewares/Third_Party/LwIP/src/core/mem.c ****       /* allow mem_free or mem_trim to run */
 648:Middlewares/Third_Party/LwIP/src/core/mem.c ****       LWIP_MEM_ALLOC_PROTECT();
 649:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if (mem_free_count != 0) {
 650:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* If mem_free or mem_trim have run, we have to restart since they
 651:Middlewares/Third_Party/LwIP/src/core/mem.c ****            could have altered our current struct mem. */
 652:Middlewares/Third_Party/LwIP/src/core/mem.c ****         local_mem_free_count = 1;
 653:Middlewares/Third_Party/LwIP/src/core/mem.c ****         break;
 654:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 655:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 656:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****       if ((!mem->used) &&
 658:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 659:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 660:Middlewares/Third_Party/LwIP/src/core/mem.c ****          * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */
 661:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED))
 663:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 664:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * at least MIN_SIZE_ALIGNED of data also fits in the 'user data space' of 'mem')
 665:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> split large block, create empty remainder,
 666:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * remainder must be large enough to contain MIN_SIZE_ALIGNED data: if
 667:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * mem->next - (ptr + (2*SIZEOF_STRUCT_MEM)) == size,
 668:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * struct mem would fit in but no data between mem2 and mem2->next
 669:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
 670:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       region that couldn't hold data, but when mem->next gets freed,
 671:Middlewares/Third_Party/LwIP/src/core/mem.c ****            *       the 2 regions would be combined, resulting in more free memory
 672:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****           ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 674:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 675:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2 = (struct mem *)(void *)&ram[ptr2];
 676:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 678:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 679:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->next = ptr2;
 681:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 682:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****           if (mem2->next != MEM_SIZE_ALIGNED) {
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 33


 684:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 685:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 686:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, (size + SIZEOF_STRUCT_MEM));
 687:Middlewares/Third_Party/LwIP/src/core/mem.c ****         } else {
 688:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (a mem2 struct does no fit into the user data space of mem and mem->next will always
 689:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * be used at this point: if not we have 2 unused structs in a row, plug_holes should hav
 690:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * take care of this).
 691:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * -> near fit or exact fit: do not split, no mem2 creation
 692:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * also can't move mem->next directly behind mem, since mem->next
 693:Middlewares/Third_Party/LwIP/src/core/mem.c ****            * will always be used at this point!
 694:Middlewares/Third_Party/LwIP/src/core/mem.c ****            */
 695:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 995              		.loc 1 695 11 is_stmt 1 view .LVU318
 996              		.loc 1 695 21 is_stmt 0 view .LVU319
 997 0034 0123     		movs	r3, #1
 998              	.LVL74:
 999              		.loc 1 695 21 view .LVU320
 1000 0036 2371     		strb	r3, [r4, #4]
 1001              	.L69:
 696:Middlewares/Third_Party/LwIP/src/core/mem.c ****           MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
 1002              		.loc 1 696 80 is_stmt 1 view .LVU321
 697:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 698:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 699:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_malloc_adjust_lfree:
 700:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 701:Middlewares/Third_Party/LwIP/src/core/mem.c ****         if (mem == lfree) {
 1003              		.loc 1 701 9 view .LVU322
 1004              		.loc 1 701 12 is_stmt 0 view .LVU323
 1005 0038 A742     		cmp	r7, r4
 1006 003a 11D0     		beq	.L70
 1007              	.L71:
 1008              	.LBB6:
 702:Middlewares/Third_Party/LwIP/src/core/mem.c ****           struct mem *cur = lfree;
 703:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* Find next free block after mem and update lowest free pointer */
 704:Middlewares/Third_Party/LwIP/src/core/mem.c ****           while (cur->used && cur != ram_end) {
 705:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 706:Middlewares/Third_Party/LwIP/src/core/mem.c ****             mem_free_count = 0;
 707:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_UNPROTECT();
 708:Middlewares/Third_Party/LwIP/src/core/mem.c ****             /* prevent high interrupt latency... */
 709:Middlewares/Third_Party/LwIP/src/core/mem.c ****             LWIP_MEM_ALLOC_PROTECT();
 710:Middlewares/Third_Party/LwIP/src/core/mem.c ****             if (mem_free_count != 0) {
 711:Middlewares/Third_Party/LwIP/src/core/mem.c ****               /* If mem_free or mem_trim have run, we have to restart since they
 712:Middlewares/Third_Party/LwIP/src/core/mem.c ****                  could have altered our current struct mem or lfree. */
 713:Middlewares/Third_Party/LwIP/src/core/mem.c ****               goto mem_malloc_adjust_lfree;
 714:Middlewares/Third_Party/LwIP/src/core/mem.c ****             }
 715:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 716:Middlewares/Third_Party/LwIP/src/core/mem.c ****             cur = (struct mem *)(void *)&ram[cur->next];
 717:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****           lfree = cur;
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1009              		.loc 1 719 11 is_stmt 1 discriminator 5 view .LVU324
 1010              		.loc 1 719 11 discriminator 5 view .LVU325
 1011              	.LBE6:
 720:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 721:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_MEM_ALLOC_UNPROTECT();
 1012              		.loc 1 721 35 discriminator 5 view .LVU326
 722:Middlewares/Third_Party/LwIP/src/core/mem.c ****         sys_mutex_unlock(&mem_mutex);
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 34


 1013              		.loc 1 722 9 discriminator 5 view .LVU327
 1014 003c 3848     		ldr	r0, .L90
 1015 003e FFF7FEFF 		bl	sys_mutex_unlock
 1016              	.LVL75:
 723:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 1017              		.loc 1 723 9 discriminator 5 view .LVU328
 1018              		.loc 1 723 9 discriminator 5 view .LVU329
 1019 0042 2644     		add	r6, r6, r4
 1020 0044 0836     		adds	r6, r6, #8
 1021 0046 394B     		ldr	r3, .L90+12
 1022 0048 1B68     		ldr	r3, [r3]
 1023 004a 9E42     		cmp	r6, r3
 1024 004c 1ED8     		bhi	.L86
 1025              	.L74:
 1026              		.loc 1 723 9 discriminator 3 view .LVU330
 1027              		.loc 1 723 9 discriminator 3 view .LVU331
 724:Middlewares/Third_Party/LwIP/src/core/mem.c ****          (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 1028              		.loc 1 725 9 discriminator 3 view .LVU332
 1029              		.loc 1 725 9 discriminator 3 view .LVU333
 1030 004e 14F00305 		ands	r5, r4, #3
 1031 0052 23D1     		bne	.L87
 1032              	.L75:
 1033              		.loc 1 725 9 discriminator 3 view .LVU334
 1034              		.loc 1 725 9 discriminator 3 view .LVU335
 726:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****         LWIP_ASSERT("mem_malloc: sanity check alignment",
 1035              		.loc 1 727 9 discriminator 3 view .LVU336
 1036              		.loc 1 727 9 discriminator 3 view .LVU337
 1037 0054 55BB     		cbnz	r5, .L88
 1038              	.L76:
 1039              		.loc 1 727 9 discriminator 3 view .LVU338
 1040              		.loc 1 727 9 discriminator 3 view .LVU339
 728:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);
 729:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 730:Middlewares/Third_Party/LwIP/src/core/mem.c ****         return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 1041              		.loc 1 730 9 discriminator 3 view .LVU340
 1042              		.loc 1 730 28 is_stmt 0 discriminator 3 view .LVU341
 1043 0056 04F10800 		add	r0, r4, #8
 1044 005a 5CE0     		b	.L63
 1045              	.LVL76:
 1046              	.L73:
 1047              	.LBB7:
 716:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1048              		.loc 1 716 13 is_stmt 1 view .LVU342
 716:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1049              		.loc 1 716 49 is_stmt 0 view .LVU343
 1050 005c 3F88     		ldrh	r7, [r7]
 1051              	.LVL77:
 716:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1052              		.loc 1 716 17 view .LVU344
 1053 005e 0744     		add	r7, r7, r0
 1054              	.LVL78:
 1055              	.L70:
 704:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1056              		.loc 1 704 17 is_stmt 1 view .LVU345
 704:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 35


 1057              		.loc 1 704 21 is_stmt 0 view .LVU346
 1058 0060 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 704:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1059              		.loc 1 704 17 view .LVU347
 1060 0062 1BB1     		cbz	r3, .L72
 704:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1061              		.loc 1 704 35 discriminator 1 view .LVU348
 1062 0064 314A     		ldr	r2, .L90+12
 1063 0066 1268     		ldr	r2, [r2]
 704:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1064              		.loc 1 704 28 discriminator 1 view .LVU349
 1065 0068 BA42     		cmp	r2, r7
 1066 006a F7D1     		bne	.L73
 1067              	.L72:
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1068              		.loc 1 718 11 is_stmt 1 view .LVU350
 718:Middlewares/Third_Party/LwIP/src/core/mem.c ****           LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 1069              		.loc 1 718 17 is_stmt 0 view .LVU351
 1070 006c 2D4A     		ldr	r2, .L90+4
 1071 006e 1760     		str	r7, [r2]
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1072              		.loc 1 719 11 is_stmt 1 view .LVU352
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1073              		.loc 1 719 11 view .LVU353
 1074 0070 2E4A     		ldr	r2, .L90+12
 1075 0072 1268     		ldr	r2, [r2]
 1076 0074 BA42     		cmp	r2, r7
 1077 0076 E1D0     		beq	.L71
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1078              		.loc 1 719 11 is_stmt 0 discriminator 1 view .LVU354
 1079 0078 002B     		cmp	r3, #0
 1080 007a DFD0     		beq	.L71
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1081              		.loc 1 719 11 is_stmt 1 discriminator 3 view .LVU355
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1082              		.loc 1 719 11 discriminator 3 view .LVU356
 1083 007c 2C4B     		ldr	r3, .L90+16
 1084 007e 40F2CF22 		movw	r2, #719
 1085 0082 2C49     		ldr	r1, .L90+20
 1086 0084 2C48     		ldr	r0, .L90+24
 1087 0086 FFF7FEFF 		bl	printf
 1088              	.LVL79:
 1089 008a D7E7     		b	.L71
 1090              	.LVL80:
 1091              	.L86:
 719:Middlewares/Third_Party/LwIP/src/core/mem.c ****         }
 1092              		.loc 1 719 11 is_stmt 0 discriminator 3 view .LVU357
 1093              	.LBE7:
 723:Middlewares/Third_Party/LwIP/src/core/mem.c ****          (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1094              		.loc 1 723 9 is_stmt 1 discriminator 1 view .LVU358
 723:Middlewares/Third_Party/LwIP/src/core/mem.c ****          (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
 1095              		.loc 1 723 9 discriminator 1 view .LVU359
 1096 008c 284B     		ldr	r3, .L90+16
 1097 008e 40F2D322 		movw	r2, #723
 1098 0092 2A49     		ldr	r1, .L90+28
 1099 0094 2848     		ldr	r0, .L90+24
 1100 0096 FFF7FEFF 		bl	printf
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 36


 1101              	.LVL81:
 1102 009a D8E7     		b	.L74
 1103              	.L87:
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1104              		.loc 1 725 9 discriminator 1 view .LVU360
 725:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
 1105              		.loc 1 725 9 discriminator 1 view .LVU361
 1106 009c 244B     		ldr	r3, .L90+16
 1107 009e 40F2D522 		movw	r2, #725
 1108 00a2 2749     		ldr	r1, .L90+32
 1109 00a4 2448     		ldr	r0, .L90+24
 1110 00a6 FFF7FEFF 		bl	printf
 1111              	.LVL82:
 1112 00aa D3E7     		b	.L75
 1113              	.L88:
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);
 1114              		.loc 1 727 9 discriminator 1 view .LVU362
 727:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);
 1115              		.loc 1 727 9 discriminator 1 view .LVU363
 1116 00ac 204B     		ldr	r3, .L90+16
 1117 00ae 40F2D722 		movw	r2, #727
 1118 00b2 2449     		ldr	r1, .L90+36
 1119 00b4 2048     		ldr	r0, .L90+24
 1120 00b6 FFF7FEFF 		bl	printf
 1121              	.LVL83:
 1122 00ba CCE7     		b	.L76
 1123              	.LVL84:
 1124              	.L67:
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = (struct mem *)(void *)&ram[ptr];
 1125              		.loc 1 642 10 view .LVU364
 642:Middlewares/Third_Party/LwIP/src/core/mem.c ****       mem = (struct mem *)(void *)&ram[ptr];
 1126              		.loc 1 642 14 is_stmt 0 view .LVU365
 1127 00bc 2388     		ldrh	r3, [r4]
 1128              	.LVL85:
 1129              	.L66:
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 1130              		.loc 1 641 51 is_stmt 1 discriminator 1 view .LVU366
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 1131              		.loc 1 641 55 is_stmt 0 discriminator 1 view .LVU367
 1132 00be 9C46     		mov	ip, r3
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 1133              		.loc 1 641 74 discriminator 1 view .LVU368
 1134 00c0 2E46     		mov	r6, r5
 1135 00c2 C5F5C861 		rsb	r1, r5, #1600
 641:Middlewares/Third_Party/LwIP/src/core/mem.c ****          ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 1136              		.loc 1 641 5 discriminator 1 view .LVU369
 1137 00c6 8B42     		cmp	r3, r1
 1138 00c8 21D2     		bcs	.L89
 643:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1139              		.loc 1 643 7 is_stmt 1 view .LVU370
 643:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 1140              		.loc 1 643 11 is_stmt 0 view .LVU371
 1141 00ca C418     		adds	r4, r0, r3
 1142              	.LVL86:
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1143              		.loc 1 657 7 is_stmt 1 view .LVU372
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 37


 1144              		.loc 1 657 16 is_stmt 0 view .LVU373
 1145 00cc 2179     		ldrb	r1, [r4, #4]	@ zero_extendqisi2
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1146              		.loc 1 657 10 view .LVU374
 1147 00ce 0029     		cmp	r1, #0
 1148 00d0 F4D1     		bne	.L67
 658:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1149              		.loc 1 658 15 discriminator 1 view .LVU375
 1150 00d2 C25A     		ldrh	r2, [r0, r3]
 658:Middlewares/Third_Party/LwIP/src/core/mem.c ****         /* mem is not used and at least perfect fit is possible:
 1151              		.loc 1 658 22 discriminator 1 view .LVU376
 1152 00d4 A2EB0C02 		sub	r2, r2, ip
 1153 00d8 083A     		subs	r2, r2, #8
 657:Middlewares/Third_Party/LwIP/src/core/mem.c ****           (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 1154              		.loc 1 657 24 discriminator 1 view .LVU377
 1155 00da B242     		cmp	r2, r6
 1156 00dc EED3     		bcc	.L67
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1157              		.loc 1 662 9 is_stmt 1 view .LVU378
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1158              		.loc 1 662 80 is_stmt 0 view .LVU379
 1159 00de 06F11401 		add	r1, r6, #20
 662:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* (in addition to the above, we test if another struct mem (SIZEOF_STRUCT_MEM) containin
 1160              		.loc 1 662 12 view .LVU380
 1161 00e2 8A42     		cmp	r2, r1
 1162 00e4 A6D3     		bcc	.L68
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1163              		.loc 1 673 11 is_stmt 1 view .LVU381
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1164              		.loc 1 673 42 is_stmt 0 view .LVU382
 1165 00e6 EA18     		adds	r2, r5, r3
 1166 00e8 92B2     		uxth	r2, r2
 673:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* create mem2 struct */
 1167              		.loc 1 673 16 view .LVU383
 1168 00ea 0832     		adds	r2, r2, #8
 1169 00ec 92B2     		uxth	r2, r2
 1170              	.LVL87:
 675:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1171              		.loc 1 675 11 is_stmt 1 view .LVU384
 675:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->used = 0;
 1172              		.loc 1 675 16 is_stmt 0 view .LVU385
 1173 00ee 8118     		adds	r1, r0, r2
 1174              	.LVL88:
 676:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1175              		.loc 1 676 11 is_stmt 1 view .LVU386
 676:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->next = mem->next;
 1176              		.loc 1 676 22 is_stmt 0 view .LVU387
 1177 00f0 0025     		movs	r5, #0
 1178 00f2 0D71     		strb	r5, [r1, #4]
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1179              		.loc 1 677 11 is_stmt 1 view .LVU388
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1180              		.loc 1 677 27 is_stmt 0 view .LVU389
 1181 00f4 2588     		ldrh	r5, [r4]
 677:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem2->prev = ptr;
 1182              		.loc 1 677 22 view .LVU390
 1183 00f6 8552     		strh	r5, [r0, r2]	@ movhi
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 38


 678:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1184              		.loc 1 678 11 is_stmt 1 view .LVU391
 678:Middlewares/Third_Party/LwIP/src/core/mem.c ****           /* and insert it between mem and mem->next */
 1185              		.loc 1 678 22 is_stmt 0 view .LVU392
 1186 00f8 4B80     		strh	r3, [r1, #2]	@ movhi
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1187              		.loc 1 680 11 is_stmt 1 view .LVU393
 680:Middlewares/Third_Party/LwIP/src/core/mem.c ****           mem->used = 1;
 1188              		.loc 1 680 21 is_stmt 0 view .LVU394
 1189 00fa 2280     		strh	r2, [r4]	@ movhi
 681:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1190              		.loc 1 681 11 is_stmt 1 view .LVU395
 681:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1191              		.loc 1 681 21 is_stmt 0 view .LVU396
 1192 00fc 0123     		movs	r3, #1
 1193              	.LVL89:
 681:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 1194              		.loc 1 681 21 view .LVU397
 1195 00fe 2371     		strb	r3, [r4, #4]
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 1196              		.loc 1 683 11 is_stmt 1 view .LVU398
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 1197              		.loc 1 683 19 is_stmt 0 view .LVU399
 1198 0100 835A     		ldrh	r3, [r0, r2]
 683:Middlewares/Third_Party/LwIP/src/core/mem.c ****             ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 1199              		.loc 1 683 14 view .LVU400
 1200 0102 B3F5C86F 		cmp	r3, #1600
 1201 0106 97D0     		beq	.L69
 684:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1202              		.loc 1 684 13 is_stmt 1 view .LVU401
 684:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1203              		.loc 1 684 36 is_stmt 0 view .LVU402
 1204 0108 0344     		add	r3, r3, r0
 684:Middlewares/Third_Party/LwIP/src/core/mem.c ****           }
 1205              		.loc 1 684 60 view .LVU403
 1206 010a 5A80     		strh	r2, [r3, #2]	@ movhi
 1207 010c 94E7     		b	.L69
 1208              	.LVL90:
 1209              	.L89:
 731:Middlewares/Third_Party/LwIP/src/core/mem.c ****       }
 732:Middlewares/Third_Party/LwIP/src/core/mem.c ****     }
 733:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
 734:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* if we got interrupted by a mem_free, try again */
 735:Middlewares/Third_Party/LwIP/src/core/mem.c ****   } while (local_mem_free_count != 0);
 736:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
 737:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n
 1210              		.loc 1 737 116 is_stmt 1 view .LVU404
 738:Middlewares/Third_Party/LwIP/src/core/mem.c ****   MEM_STATS_INC(err);
 1211              		.loc 1 738 21 view .LVU405
 739:Middlewares/Third_Party/LwIP/src/core/mem.c ****   LWIP_MEM_ALLOC_UNPROTECT();
 1212              		.loc 1 739 29 view .LVU406
 740:Middlewares/Third_Party/LwIP/src/core/mem.c ****   sys_mutex_unlock(&mem_mutex);
 1213              		.loc 1 740 3 view .LVU407
 1214 010e 0448     		ldr	r0, .L90
 1215 0110 FFF7FEFF 		bl	sys_mutex_unlock
 1216              	.LVL91:
 741:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return NULL;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 39


 1217              		.loc 1 741 3 view .LVU408
 1218              		.loc 1 741 10 is_stmt 0 view .LVU409
 1219 0114 0020     		movs	r0, #0
 1220              	.L63:
 742:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1221              		.loc 1 742 1 view .LVU410
 1222 0116 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1223              	.LVL92:
 1224              	.L78:
 1225              	.LCFI6:
 1226              		.cfi_def_cfa_offset 0
 1227              		.cfi_restore 3
 1228              		.cfi_restore 4
 1229              		.cfi_restore 5
 1230              		.cfi_restore 6
 1231              		.cfi_restore 7
 1232              		.cfi_restore 14
 613:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1233              		.loc 1 613 12 view .LVU411
 1234 0118 0020     		movs	r0, #0
 1235              	.LVL93:
 1236              		.loc 1 742 1 view .LVU412
 1237 011a 7047     		bx	lr
 1238              	.LVL94:
 1239              	.L85:
 1240              	.LCFI7:
 1241              		.cfi_def_cfa_offset 24
 1242              		.cfi_offset 3, -24
 1243              		.cfi_offset 4, -20
 1244              		.cfi_offset 5, -16
 1245              		.cfi_offset 6, -12
 1246              		.cfi_offset 7, -8
 1247              		.cfi_offset 14, -4
 626:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 1248              		.loc 1 626 12 view .LVU413
 1249 011c 0020     		movs	r0, #0
 1250 011e FAE7     		b	.L63
 1251              	.L91:
 1252              		.align	2
 1253              	.L90:
 1254 0120 00000000 		.word	.LANCHOR3
 1255 0124 00000000 		.word	.LANCHOR2
 1256 0128 00000000 		.word	.LANCHOR0
 1257 012c 00000000 		.word	.LANCHOR1
 1258 0130 00000000 		.word	.LC0
 1259 0134 00000000 		.word	.LC12
 1260 0138 44000000 		.word	.LC2
 1261 013c 1C000000 		.word	.LC13
 1262 0140 4C000000 		.word	.LC14
 1263 0144 7C000000 		.word	.LC15
 1264              		.cfi_endproc
 1265              	.LFE169:
 1267              		.section	.text.mem_calloc,"ax",%progbits
 1268              		.align	1
 1269              		.global	mem_calloc
 1270              		.syntax unified
 1271              		.thumb
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 40


 1272              		.thumb_func
 1273              		.fpu fpv5-sp-d16
 1275              	mem_calloc:
 1276              	.LVL95:
 1277              	.LFB170:
 743:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 744:Middlewares/Third_Party/LwIP/src/core/mem.c **** #endif /* MEM_USE_POOLS */
 745:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 746:Middlewares/Third_Party/LwIP/src/core/mem.c **** #if MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS)
 747:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 748:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
 749:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 750:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return mem_clib_calloc(count, size);
 751:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 752:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 753:Middlewares/Third_Party/LwIP/src/core/mem.c **** #else /* MEM_LIBC_MALLOC && (!LWIP_STATS || !MEM_STATS) */
 754:Middlewares/Third_Party/LwIP/src/core/mem.c **** /**
 755:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * Contiguously allocates enough space for count objects that are size bytes
 756:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * of memory each and returns a pointer to the allocated memory.
 757:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 758:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * The allocated memory is filled with bytes of value zero.
 759:Middlewares/Third_Party/LwIP/src/core/mem.c ****  *
 760:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param count number of objects to allocate
 761:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @param size size of the objects to allocate
 762:Middlewares/Third_Party/LwIP/src/core/mem.c ****  * @return pointer to allocated memory / NULL pointer if there is an error
 763:Middlewares/Third_Party/LwIP/src/core/mem.c ****  */
 764:Middlewares/Third_Party/LwIP/src/core/mem.c **** void *
 765:Middlewares/Third_Party/LwIP/src/core/mem.c **** mem_calloc(mem_size_t count, mem_size_t size)
 766:Middlewares/Third_Party/LwIP/src/core/mem.c **** {
 1278              		.loc 1 766 1 is_stmt 1 view -0
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 0
 1281              		@ frame_needed = 0, uses_anonymous_args = 0
 1282              		.loc 1 766 1 is_stmt 0 view .LVU415
 1283 0000 70B5     		push	{r4, r5, r6, lr}
 1284              	.LCFI8:
 1285              		.cfi_def_cfa_offset 16
 1286              		.cfi_offset 4, -16
 1287              		.cfi_offset 5, -12
 1288              		.cfi_offset 6, -8
 1289              		.cfi_offset 14, -4
 1290 0002 0446     		mov	r4, r0
 1291 0004 0D46     		mov	r5, r1
 767:Middlewares/Third_Party/LwIP/src/core/mem.c ****   void *p;
 1292              		.loc 1 767 3 is_stmt 1 view .LVU416
 768:Middlewares/Third_Party/LwIP/src/core/mem.c **** 
 769:Middlewares/Third_Party/LwIP/src/core/mem.c ****   /* allocate 'count' objects of size 'size' */
 770:Middlewares/Third_Party/LwIP/src/core/mem.c ****   p = mem_malloc(count * size);
 1293              		.loc 1 770 3 view .LVU417
 1294              		.loc 1 770 7 is_stmt 0 view .LVU418
 1295 0006 10FB01F0 		smulbb	r0, r0, r1
 1296              	.LVL96:
 1297              		.loc 1 770 7 view .LVU419
 1298 000a 80B2     		uxth	r0, r0
 1299 000c FFF7FEFF 		bl	mem_malloc
 1300              	.LVL97:
 771:Middlewares/Third_Party/LwIP/src/core/mem.c ****   if (p) {
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 41


 1301              		.loc 1 771 3 is_stmt 1 view .LVU420
 1302              		.loc 1 771 6 is_stmt 0 view .LVU421
 1303 0010 0646     		mov	r6, r0
 1304 0012 20B1     		cbz	r0, .L92
 772:Middlewares/Third_Party/LwIP/src/core/mem.c ****     /* zero the memory */
 773:Middlewares/Third_Party/LwIP/src/core/mem.c ****     memset(p, 0, (size_t)count * (size_t)size);
 1305              		.loc 1 773 5 is_stmt 1 view .LVU422
 1306 0014 05FB04F2 		mul	r2, r5, r4
 1307 0018 0021     		movs	r1, #0
 1308 001a FFF7FEFF 		bl	memset
 1309              	.LVL98:
 774:Middlewares/Third_Party/LwIP/src/core/mem.c ****   }
 775:Middlewares/Third_Party/LwIP/src/core/mem.c ****   return p;
 1310              		.loc 1 775 3 view .LVU423
 1311              	.L92:
 776:Middlewares/Third_Party/LwIP/src/core/mem.c **** }
 1312              		.loc 1 776 1 is_stmt 0 view .LVU424
 1313 001e 3046     		mov	r0, r6
 1314 0020 70BD     		pop	{r4, r5, r6, pc}
 1315              		.loc 1 776 1 view .LVU425
 1316              		.cfi_endproc
 1317              	.LFE170:
 1319              		.comm	ram_heap,1619,4
 1320              		.section	.bss.lfree,"aw",%nobits
 1321              		.align	2
 1322              		.set	.LANCHOR2,. + 0
 1325              	lfree:
 1326 0000 00000000 		.space	4
 1327              		.section	.bss.mem_mutex,"aw",%nobits
 1328              		.align	2
 1329              		.set	.LANCHOR3,. + 0
 1332              	mem_mutex:
 1333 0000 00000000 		.space	4
 1334              		.section	.bss.ram,"aw",%nobits
 1335              		.align	2
 1336              		.set	.LANCHOR0,. + 0
 1339              	ram:
 1340 0000 00000000 		.space	4
 1341              		.section	.bss.ram_end,"aw",%nobits
 1342              		.align	2
 1343              		.set	.LANCHOR1,. + 0
 1346              	ram_end:
 1347 0000 00000000 		.space	4
 1348              		.text
 1349              	.Letext0:
 1350              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1351              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1352              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1353              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1354              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi
 1355              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1356              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1357              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1358              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 1359              		.file 11 "Middlewares/Third_Party/LwIP/system/arch/cc.h"
 1360              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 1361              		.file 13 "Middlewares/Third_Party/LwIP/src/include/lwip/arch.h"
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 42


 1362              		.file 14 "Middlewares/Third_Party/LwIP/src/include/lwip/mem.h"
 1363              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 1364              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1365              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1366              		.file 18 "Middlewares/Third_Party/LwIP/system/arch/sys_arch.h"
 1367              		.file 19 "Middlewares/Third_Party/LwIP/src/include/lwip/err.h"
 1368              		.file 20 "Middlewares/Third_Party/LwIP/src/include/lwip/memp.h"
 1369              		.file 21 "Middlewares/Third_Party/LwIP/src/include/lwip/priv/memp_priv.h"
 1370              		.file 22 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 1371              		.file 23 "Middlewares/Third_Party/LwIP/src/include/lwip/sys.h"
 1372              		.file 24 "<built-in>"
ARM GAS  C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 mem.c
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:18     .rodata.plug_holes.str1.4:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:37     .text.plug_holes:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:44     .text.plug_holes:00000000 plug_holes
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:247    .text.plug_holes:000000bc $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:260    .rodata.mem_init.str1.4:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:264    .text.mem_init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:271    .text.mem_init:00000000 mem_init
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:356    .text.mem_init:00000048 $d
                            *COM*:00000653 ram_heap
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:368    .rodata.mem_free.str1.4:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:378    .text.mem_free:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:385    .text.mem_free:00000000 mem_free
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:546    .text.mem_free:00000098 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:559    .rodata.mem_trim.str1.4:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:566    .text.mem_trim:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:573    .text.mem_trim:00000000 mem_trim
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:894    .text.mem_trim:0000011c $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:906    .rodata.mem_malloc.str1.4:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:919    .text.mem_malloc:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:926    .text.mem_malloc:00000000 mem_malloc
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1254   .text.mem_malloc:00000120 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1268   .text.mem_calloc:00000000 $t
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1275   .text.mem_calloc:00000000 mem_calloc
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1321   .bss.lfree:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1325   .bss.lfree:00000000 lfree
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1328   .bss.mem_mutex:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1332   .bss.mem_mutex:00000000 mem_mutex
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1335   .bss.ram:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1339   .bss.ram:00000000 ram
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1342   .bss.ram_end:00000000 $d
C:\Users\Nina\AppData\Local\Temp\ccBqYzTh.s:1346   .bss.ram_end:00000000 ram_end

UNDEFINED SYMBOLS
printf
sys_mutex_new
sys_arch_protect
sys_arch_unprotect
sys_mutex_lock
sys_mutex_unlock
memset
