
2009 
international
workshop
innovative
architecture
future
generation
high
performance
processors
systems
date
march
16
17
2009
video
conference
center
2f
maui
research
technology
center
kihei
maui
hawaii
program
committee
prof
atsushi
kubota
hiroshima
city
japan
prof
hironori
nakajo
tuat
japan
prof
peter
kogge
notre
dame
prof
kiyofumi
tanaka
jaist
japan
prof
hans
zima
jpl
nikil
dutt
uci
jose
ayala
ucm
spain
organizing
committee
organizer
prof
kazuki
joe
finance
chairs
profs
nicolau
joe
publication
chair
prof
veidenbaum
description
invited
workshop
aims
bring
together
researchers
designers
academia
industry
discuss
directions
development
high
performance
parallel
distributed
multimedia
processors
systems
workshop
invitees
computer
architects
compiler
operating
system
application
experts
main
goal
workshop
discuss
future
trends
development
architecture
software
systems
explore
assumptions
made
architects
software
systems
software
writers
architecture
increased
complexity
areas
calls
increased
interaction
researchers
disciplines
accurately
assess
potential
directions
future
trends
architecture
systems
main
themes
workshop
software
technology
driven
constrained
new
architectures
compiler
architecture
interaction
co
design
application
requirements
characteristics
numerical
non
numerical
applications
database
data
mining
web
java
based
high
performance
embedded
applications
interest
cases
longer
term
view
assessment
future
interest
year's
special
focus
multi
core
systems
ways
explore
single
program
parallelism
systems
aspects
design
compilation
application
design
interest
single
chip
multi
core
processors
multi
processor
systems
built
chips
2009
special
topics
topics
interest
include
limited
following
aspects
processor
design
multi
threaded
processors
large
scale
multiprocessors
memory
technology
memory
hierarchy
organization
applications
performance
power
management
embedded
system
design
workshop
will
consist
sessions
combining
individual
presentations
discussion
presentations
will
limited
20
min
provide
sufficient
time
discussion
ideal
presentation
will
concentrate
trends
future
directions
addition
recently
obtained
results
speculation
encouraged
submission
publication
invitees
wishing
make
presentation
submit
extended
abstract
3
pages
2
28
09
submissions
electronic
pdf
format
abstracts
will
reviewed
printed
site
proceedigns
final
proceedings
consisting
full
papers
will
published
ieee
computer
society
press
meeting
papers
will
undergo
additional
review
process
will
selected
publication
post
proceedings
papers
will
due
july
1st
2009
publication
instructions
will
distributed
cs
press
later
date
participants
hans
zima
peter
kogge
nikil
dutt
jose
ayala
hironori
nakajo
atsushi
kubota
jun
yao
yasuhiko
nakashima
kazuhiro
yoshimura
kiyofumi
tanaka
nobuyuki
yamasaki
kazuhiro
yoshimura
noboru
tanabe
kazuki
joe
program
session
1
chair
prof
nikil
dutt
10
00
13
00
mar
16
adaptive
fault
tolerance
space
borne
computing
hans
zima
energy
aware
operating
system
software
development
environment
embedded
systems
kiyofumi
tanaka
hiroki
zushi
instruction
decomposition
method
reconfigurable
decoders
kazuhiro
yoshimura
takashi
nakada
yasuhiko
nakashima
discussions
1
lunch
session
2
chair
prof
hans
zima
15
00
18
00
mar
16
exploring
possible
past
futures
single
part
type
multi
core
pim
chip
peter
kogge
real
time
voltage
frequency
scaling
responsive
multithreaded
processor
nobuyuki
yamasaki
hardware
software
thermal
aware
policies
embedded
processors
jose
ayala
discussions
2
session
3
chair
prof
jose
ayala
10
00
13
00
mar
17
stage
level
recovery
scheme
scalable
pipeline
modules
high
dependability
jun
yao
parallelization
fft
cell
broadband
engine
atsushi
kubota
kyotaro
haraoka
toshiaki
kitamura
overview
hometownsimulator
based
educational
fpga
systems
hironori
nakajo
shinobu
miwa
discussions
3
pc
meetings
pc
meetings
will
held
mar
15
conference
place
expected
attendees
will
hans
zima
peter
kogge
nikil
dutt
jose
ayala
hironori
nakajo
nobuyuki
yamasaki
kiyofumi
tanaka
atsushi
kubota
kazuki
joe
iwia
steering
committee
prof
kazuki
joe
prof
alex
nicolau
prof
alex
veidenbaum
travel
local
arrangements
registration
fee
us
300
00
accomodation
please
contact
prof
kazuki
joe
hotel
near
airport
shuttle
service
althought
taxi
can
get
send
questions
mail
iwia
alex
veidenbaum
