// Seed: 1941926535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
);
  supply0 id_3;
  assign id_3 = id_1;
  assign id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5
);
  assign id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
