{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714643367630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714643367632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 02:49:27 2024 " "Processing started: Thu May  2 02:49:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714643367632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643367632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643367632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714643367986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg_decoder_anode.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_7seg_decoder_anode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg_decoder_anode " "Found entity 1: hex_7seg_decoder_anode" {  } { { "hex_7seg_decoder_anode.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/hex_7seg_decoder_anode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mpu " "Found entity 1: mpu" {  } { { "mpu.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_tb " "Found entity 1: fsm_tb" {  } { { "fsm_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/fsm_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/fsm.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath_tb.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dff4_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff4_ce_tb " "Found entity 1: dff4_ce_tb" {  } { { "dff4_ce_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/dff4_ce_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff4_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file dff4_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff4_ce " "Found entity 1: dff4_ce" {  } { { "dff4_ce.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/dff4_ce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_4to1_tb " "Found entity 1: mux4_4to1_tb" {  } { { "mux4_4to1_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_4to1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_4to1 " "Found entity 1: mux4_4to1" {  } { { "mux4_4to1.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2to1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_2to1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_2to1_tb " "Found entity 1: mux4_2to1_tb" {  } { { "mux4_2to1_tb.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_2to1_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_2to1 " "Found entity 1: mux4_2to1" {  } { { "mux4_2to1.v" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mux4_2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714643376353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643376353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714643376366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpu mpu:mpu " "Elaborating entity \"mpu\" for hierarchy \"mpu:mpu\"" {  } { { "top.sv" "mpu" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mpu:mpu\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"mpu:mpu\|datapath:datapath\"" {  } { { "mpu.sv" "datapath" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mpu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2to1 mpu:mpu\|datapath:datapath\|mux4_2to1:mux0 " "Elaborating entity \"mux4_2to1\" for hierarchy \"mpu:mpu\|datapath:datapath\|mux4_2to1:mux0\"" {  } { { "datapath.sv" "mux0" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff4_ce mpu:mpu\|datapath:datapath\|dff4_ce:dff0 " "Elaborating entity \"dff4_ce\" for hierarchy \"mpu:mpu\|datapath:datapath\|dff4_ce:dff0\"" {  } { { "datapath.sv" "dff0" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_4to1 mpu:mpu\|datapath:datapath\|mux4_4to1:mux3 " "Elaborating entity \"mux4_4to1\" for hierarchy \"mpu:mpu\|datapath:datapath\|mux4_4to1:mux3\"" {  } { { "datapath.sv" "mux3" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mpu:mpu\|datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"mpu:mpu\|datapath:datapath\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm mpu:mpu\|fsm:fsm " "Elaborating entity \"fsm\" for hierarchy \"mpu:mpu\|fsm:fsm\"" {  } { { "mpu.sv" "fsm" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/mpu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg_decoder_anode hex_7seg_decoder_anode:seg0 " "Elaborating entity \"hex_7seg_decoder_anode\" for hierarchy \"hex_7seg_decoder_anode:seg0\"" {  } { { "top.sv" "seg0" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643376371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[0\]\[7\] VCC " "Pin \"seg_o\[0\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[1\]\[7\] VCC " "Pin \"seg_o\[1\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[1][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[2\]\[7\] VCC " "Pin \"seg_o\[2\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[2][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[3\]\[7\] VCC " "Pin \"seg_o\[3\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[3][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[4\]\[7\] VCC " "Pin \"seg_o\[4\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[4][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_o\[5\]\[7\] VCC " "Pin \"seg_o\[5\]\[7\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab4/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714643376706 "|top|seg_o[5][7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714643376706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714643376751 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714643377050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714643377190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714643377190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714643377221 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714643377221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714643377221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714643377221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714643377244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 02:49:37 2024 " "Processing ended: Thu May  2 02:49:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714643377244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714643377244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714643377244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714643377244 ""}
