<profile>

<section name = "Vivado HLS Report for 'top'" level="0">
<item name = "Date">Mon Oct 23 16:52:08 2017
</item>
<item name = "Version">2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)</item>
<item name = "Project">accelerator</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k325tffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.00</item>
<item name = "Clock uncertainty (ns)">0.62</item>
<item name = "Estimated clock period (ns)">4.95</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4776, 42728, 4777, 42729, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_bin_conv_fu_637">bin_conv, 88, 37453, 88, 37453, none</column>
<column name="grp_fp_conv_fu_667">fp_conv, 1117, 35713, 1117, 35713, none</column>
<column name="grp_bin_dense_fu_691">bin_dense, 16, 79, 16, 79, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_DMEM_I">1, 512, 2, 1, 1, 1 ~ 512, yes</column>
<column name="- LOOP_WT_I">4682, 4682, 2, 1, 1, 4682, yes</column>
<column name="- LOOP_KH_I">64, 64, 2, 1, 1, 64, yes</column>
<column name="- LOOP_IMG_BATCH">92, 37457, 92 ~ 37457, -, -, 1, no</column>
<column name="- LOOP_DMEM_O">4, 4, 5, 1, 1, 1, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 798</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">64, 3, 19824, 52890</column>
<column name="Memory">50, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 639</column>
<column name="Register">-, -, 489, 17</column>
<specialColumn name="Available">890, 840, 407600, 203800</specialColumn>
<specialColumn name="Utilization (%)">12, ~0, 4, 26</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_bin_conv_fu_637">bin_conv, 64, 2, 7131, 32065</column>
<column name="grp_bin_dense_fu_691">bin_dense, 0, 1, 907, 2088</column>
<column name="grp_fp_conv_fu_667">fp_conv, 0, 0, 11786, 18737</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="top_mac_muladd_15bgk_U93">top_mac_muladd_15bgk, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dmem_V_0_0_U">top_dmem_V_0_0, 4, 0, 0, 1024, 64, 1, 65536</column>
<column name="dmem_V_0_1_U">top_dmem_V_0_0, 4, 0, 0, 1024, 64, 1, 65536</column>
<column name="dmem_V_1_0_U">top_dmem_V_0_0, 4, 0, 0, 1024, 64, 1, 65536</column>
<column name="dmem_V_1_1_U">top_dmem_V_0_0, 4, 0, 0, 1024, 64, 1, 65536</column>
<column name="kh_mem_V_U">top_kh_mem_V, 2, 0, 0, 64, 64, 1, 4096</column>
<column name="wt_mem_V_0_U">top_wt_mem_V_0, 16, 0, 0, 2341, 64, 1, 149824</column>
<column name="wt_mem_V_1_U">top_wt_mem_V_0, 16, 0, 0, 2341, 64, 1, 149824</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_726_p2">+, 0, 0, 16, 16, 16</column>
<column name="i_V_1_fu_1017_p2">+, 0, 0, 7, 7, 1</column>
<column name="i_V_2_fu_833_p2">+, 0, 0, 16, 16, 1</column>
<column name="i_V_3_fu_1037_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_V_4_fu_1280_p2">+, 0, 0, 16, 16, 1</column>
<column name="i_V_fu_981_p2">+, 0, 0, 13, 13, 1</column>
<column name="img_idx_V_1_fu_1319_p2">+, 0, 0, 16, 16, 1</column>
<column name="img_idx_V_fu_932_p2">+, 0, 0, 16, 16, 1</column>
<column name="img_off_V_1_fu_1304_p2">+, 0, 0, 10, 10, 1</column>
<column name="img_off_V_fu_917_p2">+, 0, 0, 10, 10, 1</column>
<column name="r_V_3_fu_902_p2">+, 0, 0, 17, 17, 17</column>
<column name="tmp_17_fu_1068_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_22_fu_1251_p2">+, 0, 0, 16, 1, 16</column>
<column name="tmp_23_fu_1263_p2">+, 0, 0, 16, 1, 16</column>
<column name="ap_condition_254">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp2_fu_1197_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp3_fu_1422_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp5_fu_1375_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_1215_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp8_fu_1380_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp_fu_1417_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_828_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="exitcond_fu_1275_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="this_assign_1_fu_1062_p2">icmp, 0, 0, 4, 10, 1</column>
<column name="tmp_20_fu_1032_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="tmp_24_fu_927_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="tmp_25_fu_1079_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="tmp_31_fu_1314_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="tmp_3_fu_812_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_42_i_fu_1142_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_43_i_fu_1151_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_44_i_fu_1166_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="tmp_55_not_fu_1112_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_5_fu_822_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_6_fu_975_p2">icmp, 0, 0, 5, 13, 13</column>
<column name="tmp_9_fu_1011_p2">icmp, 0, 0, 3, 7, 8</column>
<column name="brmerge1_fu_1136_p2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_1117_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_1229_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp6_demorgan_fu_1203_p2">or, 0, 0, 1, 1, 1</column>
<column name="nc_V_fu_1243_p3">select, 0, 0, 16, 1, 16</column>
<column name="newSel1_fu_1235_p3">select, 0, 0, 16, 1, 16</column>
<column name="newSel3_fu_1427_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel4_fu_1435_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel5_fu_1443_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel6_fu_1384_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel7_fu_1392_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel8_fu_1400_p3">select, 0, 0, 64, 1, 64</column>
<column name="newSel_fu_1221_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_0583_2_46_fu_1325_p3">select, 0, 0, 16, 1, 16</column>
<column name="p_3_fu_1333_p3">select, 0, 0, 10, 1, 1</column>
<column name="p_s_42_fu_946_p3">select, 0, 0, 10, 1, 1</column>
<column name="p_s_fu_938_p3">select, 0, 0, 16, 1, 16</column>
<column name="words_per_out_V_fu_1097_p3">select, 0, 0, 5, 1, 5</column>
<column name="r_V_2_fu_889_p2">shl, 0, 0, 38, 16, 16</column>
<column name="words_per_image_V_fu_806_p2">shl, 0, 0, 6, 1, 5</column>
<column name="brmerge_not_fu_1130_p2">xor, 0, 0, 2, 1, 2</column>
<column name="d_o_idx_V_fu_784_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp1_fu_1191_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp4_fu_1370_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp6_fu_1209_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp9_fu_1411_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 14, 1, 14</column>
<column name="ap_enable_reg_pp3_iter4">1, 2, 1, 2</column>
<column name="dmem_V_0_0_address0">20, 9, 10, 90</column>
<column name="dmem_V_0_0_ce0">1, 5, 1, 5</column>
<column name="dmem_V_0_0_d0">64, 5, 64, 320</column>
<column name="dmem_V_0_0_we0">1, 5, 1, 5</column>
<column name="dmem_V_0_1_address0">20, 9, 10, 90</column>
<column name="dmem_V_0_1_ce0">1, 5, 1, 5</column>
<column name="dmem_V_0_1_d0">64, 5, 64, 320</column>
<column name="dmem_V_0_1_we0">1, 5, 1, 5</column>
<column name="dmem_V_1_0_address0">20, 9, 10, 90</column>
<column name="dmem_V_1_0_ce0">1, 5, 1, 5</column>
<column name="dmem_V_1_0_d0">64, 5, 64, 320</column>
<column name="dmem_V_1_0_we0">1, 5, 1, 5</column>
<column name="dmem_V_1_1_address0">20, 9, 10, 90</column>
<column name="dmem_V_1_1_ce0">1, 5, 1, 5</column>
<column name="dmem_V_1_1_d0">64, 5, 64, 320</column>
<column name="dmem_V_1_1_we0">1, 5, 1, 5</column>
<column name="dmem_i_V_address0">11, 4, 11, 44</column>
<column name="dmem_o_V_address0">7, 3, 7, 21</column>
<column name="dmem_o_V_d0">64, 3, 64, 192</column>
<column name="kh_index_V">16, 4, 16, 64</column>
<column name="kh_mem_V_address0">6, 5, 6, 30</column>
<column name="kh_mem_V_ce0">1, 4, 1, 4</column>
<column name="o_index_V">16, 3, 16, 48</column>
<column name="p_0579_2_phi_fu_617_p4">10, 2, 10, 20</column>
<column name="p_0579_2_reg_613">10, 2, 10, 20</column>
<column name="p_0583_2_reg_602">16, 2, 16, 32</column>
<column name="p_1_reg_536">16, 2, 16, 32</column>
<column name="p_2_reg_547">10, 2, 10, 20</column>
<column name="p_4_reg_558">16, 2, 16, 32</column>
<column name="p_5_reg_569">13, 2, 13, 26</column>
<column name="p_6_reg_580">7, 2, 7, 14</column>
<column name="p_7_reg_591">10, 2, 10, 20</column>
<column name="p_8_phi_fu_629_p4">16, 2, 16, 32</column>
<column name="p_8_reg_625">16, 2, 16, 32</column>
<column name="p_9_reg_525">1, 2, 1, 2</column>
<column name="wt_mem_V_0_address0">12, 5, 12, 60</column>
<column name="wt_mem_V_0_ce0">1, 5, 1, 5</column>
<column name="wt_mem_V_1_address0">12, 5, 12, 60</column>
<column name="wt_mem_V_1_ce0">1, 5, 1, 5</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp3_iter4">1, 0, 1, 0</column>
<column name="ap_reg_grp_bin_conv_fu_637_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_bin_dense_fu_691_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_fp_conv_fu_667_ap_start">1, 0, 1, 0</column>
<column name="brmerge1_reg_1699">1, 0, 1, 0</column>
<column name="d_o_idx_V_reg_1527">1, 0, 1, 0</column>
<column name="exitcond_reg_1713">1, 0, 1, 0</column>
<column name="i_V_3_reg_1667">10, 0, 10, 0</column>
<column name="i_V_4_reg_1717">16, 0, 16, 0</column>
<column name="kh_index_V">16, 0, 16, 0</column>
<column name="layer_type_V_reg_1519">2, 0, 2, 0</column>
<column name="nc_V_reg_1703">16, 0, 16, 0</column>
<column name="newSel5_reg_1794">64, 0, 64, 0</column>
<column name="newSel8_reg_1789">64, 0, 64, 0</column>
<column name="o_index_V">16, 0, 16, 0</column>
<column name="off_V_reg_1677">2, 0, 2, 0</column>
<column name="p_0579_2_reg_613">10, 0, 10, 0</column>
<column name="p_0583_2_reg_602">16, 0, 16, 0</column>
<column name="p_1_reg_536">16, 0, 16, 0</column>
<column name="p_2_reg_547">10, 0, 10, 0</column>
<column name="p_3_reg_1739">10, 0, 10, 0</column>
<column name="p_4_reg_558">16, 0, 16, 0</column>
<column name="p_5_reg_569">13, 0, 13, 0</column>
<column name="p_6_reg_580">7, 0, 7, 0</column>
<column name="p_7_reg_591">10, 0, 10, 0</column>
<column name="p_8_reg_625">16, 0, 16, 0</column>
<column name="p_9_reg_525">1, 0, 1, 0</column>
<column name="r_V_10_reg_1569">10, 0, 10, 0</column>
<column name="r_V_3_reg_1597">17, 0, 17, 0</column>
<column name="r_V_6_reg_1574">15, 0, 15, 0</column>
<column name="r_V_9_reg_1744">20, 0, 20, 0</column>
<column name="r_V_reg_1630">12, 0, 12, 0</column>
<column name="reg_737">16, 0, 16, 0</column>
<column name="rhs_V_1_cast_reg_1689">5, 0, 20, 15</column>
<column name="this_assign_1_reg_1684">1, 0, 1, 0</column>
<column name="tmp_16_reg_1653">7, 0, 64, 57</column>
<column name="tmp_32_cast_reg_1694">5, 0, 11, 6</column>
<column name="tmp_35_reg_1607">1, 0, 1, 0</column>
<column name="tmp_36_reg_1640">1, 0, 1, 0</column>
<column name="tmp_37_reg_1593">1, 0, 1, 0</column>
<column name="tmp_38_reg_1584">1, 0, 1, 0</column>
<column name="tmp_3_reg_1547">1, 0, 1, 0</column>
<column name="tmp_43_reg_1727">1, 0, 1, 0</column>
<column name="tmp_4_cast_reg_1551">5, 0, 11, 6</column>
<column name="tmp_5_reg_1556">1, 0, 1, 0</column>
<column name="tmp_9_reg_1644">1, 0, 1, 0</column>
<column name="tmp_cast1_reg_1536">2, 0, 16, 14</column>
<column name="words_per_image_V_reg_1541">5, 0, 5, 0</column>
<column name="p_8_reg_625">0, 16, 16, 0</column>
<column name="tmp_43_reg_1727">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top, return value</column>
<column name="wt_i_V_address0">out, 13, ap_memory, wt_i_V, array</column>
<column name="wt_i_V_ce0">out, 1, ap_memory, wt_i_V, array</column>
<column name="wt_i_V_q0">in, 64, ap_memory, wt_i_V, array</column>
<column name="kh_i_V_address0">out, 6, ap_memory, kh_i_V, array</column>
<column name="kh_i_V_ce0">out, 1, ap_memory, kh_i_V, array</column>
<column name="kh_i_V_q0">in, 64, ap_memory, kh_i_V, array</column>
<column name="dmem_i_V_address0">out, 11, ap_memory, dmem_i_V, array</column>
<column name="dmem_i_V_ce0">out, 1, ap_memory, dmem_i_V, array</column>
<column name="dmem_i_V_q0">in, 64, ap_memory, dmem_i_V, array</column>
<column name="dmem_o_V_address0">out, 7, ap_memory, dmem_o_V, array</column>
<column name="dmem_o_V_ce0">out, 1, ap_memory, dmem_o_V, array</column>
<column name="dmem_o_V_we0">out, 1, ap_memory, dmem_o_V, array</column>
<column name="dmem_o_V_d0">out, 64, ap_memory, dmem_o_V, array</column>
<column name="n_inputs_V">in, 16, ap_none, n_inputs_V, scalar</column>
<column name="n_outputs_V">in, 16, ap_none, n_outputs_V, scalar</column>
<column name="input_words_V">in, 16, ap_none, input_words_V, scalar</column>
<column name="output_words_V">in, 16, ap_none, output_words_V, scalar</column>
<column name="layer_mode_V">in, 3, ap_none, layer_mode_V, scalar</column>
<column name="dmem_mode_V">in, 1, ap_none, dmem_mode_V, scalar</column>
<column name="width_mode_V">in, 2, ap_none, width_mode_V, scalar</column>
<column name="norm_mode_V">in, 2, ap_none, norm_mode_V, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.10</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'dmem_i_V_load_1', Accel.cpp:748">load, 2.05, 2.05, -, -, -, -, -, -, &apos;dmem_i_V&apos;, -, -, -, -</column>
<column name="Accel.cpp:748">store, 2.05, 4.10, &apos;dmem_i_V_load_1&apos;, Accel.cpp:748, -, -, -, -, -, &apos;dmem_V_1_1&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
