{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734041713391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734041713392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 16:15:13 2024 " "Processing started: Thu Dec 12 16:15:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734041713392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734041713392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EMISOR -c EMISOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off EMISOR -c EMISOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734041713392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734041713619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734041713619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EMISOR-Behavioral " "Found design unit 1: EMISOR-Behavioral" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734041719271 ""} { "Info" "ISGN_ENTITY_NAME" "1 EMISOR " "Found entity 1: EMISOR" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734041719271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734041719271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EMISOR " "Elaborating entity \"EMISOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734041719291 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734041719512 "|EMISOR|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734041719512 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734041719518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734041719589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734041719589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_tx " "No output dependent on input pin \"start_tx\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|start_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[7\] " "No output dependent on input pin \"tx_data\[7\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[6\] " "No output dependent on input pin \"tx_data\[6\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[5\] " "No output dependent on input pin \"tx_data\[5\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[4\] " "No output dependent on input pin \"tx_data\[4\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[3\] " "No output dependent on input pin \"tx_data\[3\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[2\] " "No output dependent on input pin \"tx_data\[2\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[1\] " "No output dependent on input pin \"tx_data\[1\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[0\] " "No output dependent on input pin \"tx_data\[0\]\"" {  } { { "EMISOR.vhd" "" { Text "C:/Users/dtrej/Documents/Semestre 25-1/CIRCUITOS/TAREA2/EMISOR/EMISOR.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734041719609 "|EMISOR|tx_data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734041719609 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734041719609 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734041719609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734041719609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734041719630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 16:15:19 2024 " "Processing ended: Thu Dec 12 16:15:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734041719630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734041719630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734041719630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734041719630 ""}
