Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov  8 12:08:00 2017
| Host         : pc-b043a-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_1_1_timing_summary_routed.rpt -rpx lab4_1_1_timing_summary_routed.rpx
| Design       : lab4_1_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.528        0.000                      0                   33        0.217        0.000                      0                   33        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.528        0.000                      0                   33        0.534        0.000                      0                   33       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.557        0.000                      0                   33        0.534        0.000                      0                   33       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.528        0.000                      0                   33        0.217        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.528        0.000                      0                   33        0.217        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.528ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 3.032ns (48.998%)  route 3.156ns (51.002%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.355 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.355    counter_reg[28]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                193.528    

Slack (MET) :             193.549ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.011ns (48.824%)  route 3.156ns (51.176%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.334    counter_reg[28]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                193.549    

Slack (MET) :             193.623ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.937ns (48.203%)  route 3.156ns (51.797%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.260 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.260    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                193.623    

Slack (MET) :             193.639ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.921ns (48.066%)  route 3.156ns (51.934%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.244 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.244    counter_reg[28]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                193.639    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.918ns (48.041%)  route 3.156ns (51.959%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.241 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.241    counter_reg[24]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.663ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.897ns (47.860%)  route 3.156ns (52.140%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.220 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.220    counter_reg[24]_i_1_n_4
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                193.663    

Slack (MET) :             193.737ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.823ns (47.215%)  route 3.156ns (52.785%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.146 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.146    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                193.737    

Slack (MET) :             193.753ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.807ns (47.073%)  route 3.156ns (52.927%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.130 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.130    counter_reg[24]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                193.753    

Slack (MET) :             193.757ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.804ns (47.047%)  route 3.156ns (52.953%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.127    counter_reg[20]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                193.757    

Slack (MET) :             193.778ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.783ns (46.859%)  route 3.156ns (53.141%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.106 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.106    counter_reg[20]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                193.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.252ns (39.423%)  route 0.387ns (60.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[0]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.252ns (39.375%)  route 0.388ns (60.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.388    -0.038    counter_reg[10]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.007 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.007    counter[8]_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.073 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    counter_reg[8]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.389    -0.039    counter_reg[22]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[20]_i_3/O
                         net (fo=1, routed)           0.000     0.006    counter[20]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[20]_i_1_n_5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[26]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[24]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[24]_i_3_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.389    -0.037    counter_reg[6]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[4]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[4]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.297%)  route 0.389ns (60.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[30]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[28]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[28]_i_3_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.390    -0.037    counter_reg[14]
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[12]_i_3_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[12]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.390    -0.037    counter_reg[18]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[16]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[16]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.249ns (37.509%)  route 0.415ns (62.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.415    -0.012    counter_reg[19]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.033 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.033    counter[16]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    counter_reg[16]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.285ns (42.397%)  route 0.387ns (57.603%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.105 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.105    counter_reg[0]_i_1_n_4
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   Cach/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Cach/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.557ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 3.032ns (48.998%)  route 3.156ns (51.002%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.355 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.355    counter_reg[28]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                193.557    

Slack (MET) :             193.578ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.011ns (48.824%)  route 3.156ns (51.176%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.334    counter_reg[28]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                193.578    

Slack (MET) :             193.652ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.937ns (48.203%)  route 3.156ns (51.797%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.260 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.260    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                193.652    

Slack (MET) :             193.668ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.921ns (48.066%)  route 3.156ns (51.934%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.244 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.244    counter_reg[28]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                193.668    

Slack (MET) :             193.671ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.918ns (48.041%)  route 3.156ns (51.959%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.241 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.241    counter_reg[24]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                193.671    

Slack (MET) :             193.692ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.897ns (47.860%)  route 3.156ns (52.140%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.220 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.220    counter_reg[24]_i_1_n_4
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                193.692    

Slack (MET) :             193.766ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.823ns (47.215%)  route 3.156ns (52.785%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.146 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.146    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                193.766    

Slack (MET) :             193.782ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.807ns (47.073%)  route 3.156ns (52.927%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.130 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.130    counter_reg[24]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.289   198.850    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.911    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.912    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                193.782    

Slack (MET) :             193.786ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.804ns (47.047%)  route 3.156ns (52.953%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.127    counter_reg[20]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.289   198.851    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.913    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.913    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                193.786    

Slack (MET) :             193.807ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.783ns (46.859%)  route 3.156ns (53.141%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.106 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.106    counter_reg[20]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.289   198.851    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.913    counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.913    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                193.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.252ns (39.423%)  route 0.387ns (60.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[0]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.252ns (39.375%)  route 0.388ns (60.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.388    -0.038    counter_reg[10]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.007 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.007    counter[8]_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.073 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    counter_reg[8]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.389    -0.039    counter_reg[22]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[20]_i_3/O
                         net (fo=1, routed)           0.000     0.006    counter[20]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[20]_i_1_n_5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.464    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[26]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[24]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[24]_i_3_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.389    -0.037    counter_reg[6]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[4]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[4]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.297%)  route 0.389ns (60.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[30]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[28]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[28]_i_3_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.465    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.390    -0.037    counter_reg[14]
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[12]_i_3_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[12]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.390    -0.037    counter_reg[18]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[16]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[16]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.249ns (37.509%)  route 0.415ns (62.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.415    -0.012    counter_reg[19]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.033 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.033    counter[16]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    counter_reg[16]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.463    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.285ns (42.397%)  route 0.387ns (57.603%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.105 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.105    counter_reg[0]_i_1_n_4
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.462    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.567    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   Cach/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y111     counter_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Cach/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   Cach/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  Cach/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.528ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 3.032ns (48.998%)  route 3.156ns (51.002%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.355 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.355    counter_reg[28]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                193.528    

Slack (MET) :             193.549ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.011ns (48.824%)  route 3.156ns (51.176%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.334    counter_reg[28]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                193.549    

Slack (MET) :             193.623ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.937ns (48.203%)  route 3.156ns (51.797%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.260 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.260    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                193.623    

Slack (MET) :             193.639ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.921ns (48.066%)  route 3.156ns (51.934%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.244 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.244    counter_reg[28]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                193.639    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.918ns (48.041%)  route 3.156ns (51.959%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.241 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.241    counter_reg[24]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.663ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.897ns (47.860%)  route 3.156ns (52.140%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.220 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.220    counter_reg[24]_i_1_n_4
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                193.663    

Slack (MET) :             193.737ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.823ns (47.215%)  route 3.156ns (52.785%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.146 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.146    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                193.737    

Slack (MET) :             193.753ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.807ns (47.073%)  route 3.156ns (52.927%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.130 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.130    counter_reg[24]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                193.753    

Slack (MET) :             193.757ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.804ns (47.047%)  route 3.156ns (52.953%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.127    counter_reg[20]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                193.757    

Slack (MET) :             193.778ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.783ns (46.859%)  route 3.156ns (53.141%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.106 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.106    counter_reg[20]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                193.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.252ns (39.423%)  route 0.387ns (60.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[0]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.252ns (39.375%)  route 0.388ns (60.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.388    -0.038    counter_reg[10]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.007 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.007    counter[8]_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.073 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    counter_reg[8]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.389    -0.039    counter_reg[22]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[20]_i_3/O
                         net (fo=1, routed)           0.000     0.006    counter[20]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[20]_i_1_n_5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[26]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[24]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[24]_i_3_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.389    -0.037    counter_reg[6]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[4]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[4]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.297%)  route 0.389ns (60.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[30]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[28]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[28]_i_3_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.390    -0.037    counter_reg[14]
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[12]_i_3_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[12]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.390    -0.037    counter_reg[18]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[16]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[16]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.249ns (37.509%)  route 0.415ns (62.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.415    -0.012    counter_reg[19]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.033 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.033    counter[16]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    counter_reg[16]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.285ns (42.397%)  route 0.387ns (57.603%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.105 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.105    counter_reg[0]_i_1_n_4
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.250    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.528ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 3.032ns (48.998%)  route 3.156ns (51.002%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.355 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.355    counter_reg[28]_i_1_n_6
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[29]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                193.528    

Slack (MET) :             193.549ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 3.011ns (48.824%)  route 3.156ns (51.176%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.334 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.334    counter_reg[28]_i_1_n_4
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[31]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                193.549    

Slack (MET) :             193.623ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 2.937ns (48.203%)  route 3.156ns (51.797%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.260 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.260    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                193.623    

Slack (MET) :             193.639ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.921ns (48.066%)  route 3.156ns (51.934%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.021 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.021    counter_reg[24]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.244 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.244    counter_reg[28]_i_1_n_7
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[28]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y114         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                193.639    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 2.918ns (48.041%)  route 3.156ns (51.959%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.241 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.241    counter_reg[24]_i_1_n_6
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.241    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.663ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.053ns  (logic 2.897ns (47.860%)  route 3.156ns (52.140%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.220 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.220    counter_reg[24]_i_1_n_4
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                193.663    

Slack (MET) :             193.737ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 2.823ns (47.215%)  route 3.156ns (52.785%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.146 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.146    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                193.737    

Slack (MET) :             193.753ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.807ns (47.073%)  route 3.156ns (52.927%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.907 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.907    counter_reg[20]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.130 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.130    counter_reg[24]_i_1_n_7
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.584   198.563    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X0Y113         FDCE (Setup_fdce_C_D)        0.062   198.883    counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.883    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                193.753    

Slack (MET) :             193.757ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.804ns (47.047%)  route 3.156ns (52.953%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.127 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.127    counter_reg[20]_i_1_n_6
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[21]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                193.757    

Slack (MET) :             193.778ns  (required time - arrival time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.783ns (46.859%)  route 3.156ns (53.141%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 198.564 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.707    -0.833    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456    -0.377 r  counter_reg[8]/Q
                         net (fo=2, routed)           1.273     0.896    counter_reg[8]
    SLICE_X1Y110         LUT2 (Prop_lut2_I0_O)        0.124     1.020 r  salida_i_26/O
                         net (fo=1, routed)           0.000     1.020    salida_i_26_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.552 r  salida_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.552    salida_reg_i_12_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.666 r  salida_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    salida_reg_i_3_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.780 f  salida_reg_i_2/CO[3]
                         net (fo=34, routed)          1.883     3.663    salida_reg_i_2_n_0
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.124     3.787 r  counter[0]_i_5/O
                         net (fo=1, routed)           0.000     3.787    counter[0]_i_5_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.337 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.337    counter_reg[0]_i_1_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.451 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.451    counter_reg[4]_i_1_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.565 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.565    counter_reg[8]_i_1_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.679 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.679    counter_reg[12]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.793 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.793    counter_reg[16]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.106 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.106    counter_reg[20]_i_1_n_4
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          1.585   198.564    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.576   199.140    
                         clock uncertainty           -0.318   198.822    
    SLICE_X0Y112         FDCE (Setup_fdce_C_D)        0.062   198.884    counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.884    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                193.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.252ns (39.423%)  route 0.387ns (60.577%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[0]_i_1_n_5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.252ns (39.375%)  route 0.388ns (60.625%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.388    -0.038    counter_reg[10]
    SLICE_X0Y109         LUT2 (Prop_lut2_I0_O)        0.045     0.007 r  counter[8]_i_3/O
                         net (fo=1, routed)           0.000     0.007    counter[8]_i_3_n_0
    SLICE_X0Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.073 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    counter_reg[8]_i_1_n_5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y109         FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y109         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.569    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  counter_reg[22]/Q
                         net (fo=3, routed)           0.389    -0.039    counter_reg[22]
    SLICE_X0Y112         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[20]_i_3/O
                         net (fo=1, routed)           0.000     0.006    counter[20]_i_3_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.072 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.072    counter_reg[20]_i_1_n_5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -0.806    clk5
    SLICE_X0Y112         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.318    -0.251    
    SLICE_X0Y112         FDCE (Hold_fdce_C_D)         0.105    -0.146    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[26]
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[24]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[24]_i_3_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[24]_i_1_n_5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y113         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y113         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.301%)  route 0.389ns (60.699%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[6]/Q
                         net (fo=3, routed)           0.389    -0.037    counter_reg[6]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[4]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[4]_i_3_n_0
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[4]_i_1_n_5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y108         FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.252ns (39.297%)  route 0.389ns (60.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.570    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  counter_reg[30]/Q
                         net (fo=3, routed)           0.389    -0.040    counter_reg[30]
    SLICE_X0Y114         LUT2 (Prop_lut2_I0_O)        0.045     0.005 r  counter[28]_i_3/O
                         net (fo=1, routed)           0.000     0.005    counter[28]_i_3_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.071 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.071    counter_reg[28]_i_1_n_5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -0.807    clk5
    SLICE_X0Y114         FDCE                                         r  counter_reg[30]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.318    -0.252    
    SLICE_X0Y114         FDCE (Hold_fdce_C_D)         0.105    -0.147    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.390    -0.037    counter_reg[14]
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[12]_i_3_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[12]_i_1_n_5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y110         FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y110         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.252ns (39.259%)  route 0.390ns (60.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.390    -0.037    counter_reg[18]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.008 r  counter[16]_i_3/O
                         net (fo=1, routed)           0.000     0.008    counter[16]_i_3_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.074 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.074    counter_reg[16]_i_1_n_5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.249ns (37.509%)  route 0.415ns (62.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.568    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  counter_reg[19]/Q
                         net (fo=3, routed)           0.415    -0.012    counter_reg[19]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.045     0.033 r  counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.033    counter[16]_i_2_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.096 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.096    counter_reg[16]_i_1_n_4
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -0.804    clk5
    SLICE_X0Y111         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.318    -0.250    
    SLICE_X0Y111         FDCE (Hold_fdce_C_D)         0.105    -0.145    counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.285ns (42.397%)  route 0.387ns (57.603%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.567    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.387    -0.039    counter_reg[2]
    SLICE_X0Y107         LUT2 (Prop_lut2_I0_O)        0.045     0.006 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.006    counter[0]_i_4_n_0
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.105 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.105    counter_reg[0]_i_1_n_4
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Cach/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Cach/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Cach/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Cach/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Cach/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Cach/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -0.803    clk5
    SLICE_X0Y107         FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.105    -0.144    counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.250    





