

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Jun 26 10:03:07 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.049|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087179|  2087179|  2087179|  2087179|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    793|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     486|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      2|     486|   1058|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sobel_hls_mux_32_hbi_U54  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U55  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U56  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U57  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U58  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U59  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |sobel_hls_mac_mulpcA_U60  |sobel_hls_mac_mulpcA  | i0 + i1 * i2 |
    |sobel_hls_mac_mulqcK_U61  |sobel_hls_mac_mulqcK  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_50_1_2_fu_1070_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_50_1_fu_1045_p2                |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_1_fu_1102_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_fu_1089_p2                |     *    |      0|  0|  41|           2|           8|
    |ImagLoc_x_fu_682_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_368_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_660_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_1_fu_1190_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1172_p2                |     +    |      0|  0|   8|          12|          12|
    |p_assign_6_1_fu_488_p2             |     +    |      0|  0|  12|           3|          12|
    |p_assign_6_2_fu_514_p2             |     +    |      0|  0|  12|           3|          12|
    |sum_V_1_1_fu_1061_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_1165_p2                    |     +    |      0|  0|   8|          12|          12|
    |tmp4_fu_1124_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp5_fu_1114_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp6_fu_1130_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp7_fu_1186_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp8_fu_1136_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_30_fu_554_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp_37_fu_612_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_43_fu_1079_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_7_fu_424_p2                    |     +    |      0|  0|  12|           2|          12|
    |p_assign_1_fu_726_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_754_p2               |     -    |      0|  0|  17|          12|          13|
    |p_assign_7_fu_464_p2               |     -    |      0|  0|  12|           1|          12|
    |r_V_s_fu_999_p2                    |     -    |      0|  0|  15|           1|           9|
    |tmp_28_fu_540_p2                   |     -    |      0|  0|  12|           3|           2|
    |tmp_66_fu_580_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1006                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op140_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op161_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_450_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_807_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_712_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1217_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_784_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_654_p2            |   icmp   |      0|  0|  13|          11|           8|
    |exitcond461_i_fu_362_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp2_fu_676_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_396_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |not_i_i_fu_1211_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_10_fu_444_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_13_fu_478_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_19_fu_706_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_21_fu_748_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_402_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |tmp_328_1_fu_408_p2                |   icmp   |      0|  0|  13|          11|           1|
    |tmp_3_fu_414_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_s_fu_374_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_802_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_778_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1231_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_856_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_874_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_892_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_6_fu_1237_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_760_p3               |  select  |      0|  0|  13|           1|          13|
    |p_mux_i_i_cast_fu_1223_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_470_p3              |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_732_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_23_fu_946_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_964_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_982_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_546_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_31_fu_560_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_35_fu_598_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_39_fu_636_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_41_fu_590_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_42_fu_628_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_790_p3                        |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_3_t_fu_822_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev3_fu_700_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_438_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_t_fu_568_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_t_fu_606_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_2_t_fu_644_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_19_not_fu_772_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_284_0_not_fu_380_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_33_fu_574_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_68_fu_618_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_i_i_fu_1205_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 793|         360|         490|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_323              |   9|          2|   11|         22|
    |t_V_reg_312                |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   43|        105|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |brmerge_reg_1442                    |   1|   0|    1|          0|
    |brmerge_reg_1442_pp0_iter1_reg      |   1|   0|    1|          0|
    |col_assign_3_t_reg_1459             |   2|   0|    2|          0|
    |exitcond460_i_reg_1419              |   1|   0|    1|          0|
    |i_V_reg_1370                        |  11|   0|   11|          0|
    |icmp_reg_1384                       |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1453         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1466         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1472         |  11|   0|   11|          0|
    |or_cond_i_i_reg_1428                |   1|   0|    1|          0|
    |or_cond_i_i_reg_1428_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_1449                  |   1|   0|    1|          0|
    |p_Val2_6_reg_1531                   |   8|   0|    8|          0|
    |r_V_50_1_2_reg_1506                 |  12|   0|   12|          0|
    |right_border_buf_0_14_fu_178        |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_182        |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_186        |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_190        |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_194        |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_174         |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1404          |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1409          |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1414          |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_154       |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_158       |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_162       |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_166       |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_170       |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1478     |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1485     |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1491     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_150          |   8|   0|    8|          0|
    |sum_V_0_1_reg_1496                  |  11|   0|   11|          0|
    |sum_V_1_1_reg_1501                  |  12|   0|   12|          0|
    |t_V_2_reg_323                       |  11|   0|   11|          0|
    |t_V_reg_312                         |  11|   0|   11|          0|
    |tmp4_reg_1516                       |  11|   0|   11|          0|
    |tmp6_reg_1521                       |   8|   0|    8|          0|
    |tmp8_reg_1526                       |   8|   0|    8|          0|
    |tmp_284_0_not_reg_1379              |   1|   0|    1|          0|
    |tmp_2_reg_1389                      |   1|   0|    1|          0|
    |tmp_328_1_reg_1393                  |   1|   0|    1|          0|
    |tmp_369_0_1_cast_reg_1336           |  10|   0|   10|          0|
    |tmp_369_0_2_cast_reg_1341           |  10|   0|   10|          0|
    |tmp_369_1_2_cast_reg_1351           |   4|   0|   12|          8|
    |tmp_369_1_cast_reg_1346             |  11|   0|   11|          0|
    |tmp_369_2_1_cast_reg_1361           |   3|   0|   11|          8|
    |tmp_369_2_cast_reg_1356             |  10|   0|   10|          0|
    |tmp_3_reg_1397                      |   1|   0|    1|          0|
    |tmp_73_reg_1437                     |   2|   0|    2|          0|
    |tmp_79_reg_1511                     |   8|   0|    8|          0|
    |tmp_s_reg_1375                      |   1|   0|    1|          0|
    |x_reg_1432                          |  14|   0|   14|          0|
    |exitcond460_i_reg_1419              |  64|  32|    1|          0|
    |or_cond_i_reg_1449                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 486|  64|  376|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond460_i)
	6  / (!exitcond460_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_369_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'sext' 'tmp_369_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_369_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'tmp_369_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_369_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'sext' 'tmp_369_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_369_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'zext' 'tmp_369_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_369_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'sext' 'tmp_369_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_369_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'tmp_369_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%exitcond461_i = icmp eq i11 %t_V, -966" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V, -968" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%tmp_284_0_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'xor' 'tmp_284_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_55 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'partselect' 'tmp_55' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp_55, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.88ns)   --->   "%tmp_2 = icmp eq i11 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'tmp_2' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.88ns)   --->   "%tmp_328_1 = icmp eq i11 %t_V, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'icmp' 'tmp_328_1' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.88ns)   --->   "%tmp_3 = icmp ugt i11 %t_V, -968" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'tmp_3' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'trunc' 'tmp_56' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%tmp_7 = add i12 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'tmp_7' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_7, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'bitselect' 'tmp_57' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%rev = xor i1 %tmp_57, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.99ns)   --->   "%tmp_10 = icmp slt i12 %tmp_7, 1080" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'icmp' 'tmp_10' <Predicate = (!exitcond461_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%or_cond_i496_i = and i1 %tmp_10, %rev" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_7, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'bitselect' 'tmp_58' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.63ns)   --->   "%p_assign_7 = sub i12 1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'sub' 'p_assign_7' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%p_p2_i497_i = select i1 %tmp_58, i12 %p_assign_7, i12 %tmp_7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.99ns)   --->   "%tmp_13 = icmp slt i12 %p_p2_i497_i, 1080" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'icmp' 'tmp_13' <Predicate = (!exitcond461_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i12 %p_p2_i497_i to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'trunc' 'tmp_59' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.63ns)   --->   "%p_assign_6_1 = add i12 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'add' 'p_assign_6_1' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_1, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'bitselect' 'tmp_60' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_1, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'bitselect' 'tmp_61' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'trunc' 'tmp_62' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.63ns)   --->   "%p_assign_6_2 = add i12 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'add' 'p_assign_6_2' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_2, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'bitselect' 'tmp_63' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_2, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'bitselect' 'tmp_64' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_65 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'trunc' 'tmp_65' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.56ns)   --->   "%tmp_28 = sub i2 -2, %tmp_59" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'sub' 'tmp_28' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_29 = select i1 %tmp_13, i2 %tmp_59, i2 %tmp_28" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'select' 'tmp_29' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.56ns)   --->   "%tmp_30 = add i2 -1, %tmp_56" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'add' 'tmp_30' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_31 = select i1 %or_cond_i496_i, i2 %tmp_30, i2 %tmp_29" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'tmp_31' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_t = xor i2 %tmp_31, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'row_assign_10_0_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_33 = xor i2 %tmp_56, -2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'xor' 'tmp_33' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.56ns)   --->   "%tmp_66 = sub i2 -2, %tmp_62" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'sub' 'tmp_66' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_67 = trunc i12 %p_assign_6_1 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'trunc' 'tmp_67' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_41 = select i1 %tmp_61, i2 %tmp_66, i2 %tmp_67" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'tmp_41' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_35 = select i1 %tmp_60, i2 %tmp_41, i2 %tmp_33" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'tmp_35' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_1_t = xor i2 %tmp_35, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'xor' 'row_assign_10_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%tmp_37 = add i2 1, %tmp_56" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'tmp_37' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_68 = xor i2 %tmp_65, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'xor' 'tmp_68' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_69 = trunc i12 %p_assign_6_2 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'trunc' 'tmp_69' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_42 = select i1 %tmp_64, i2 %tmp_68, i2 %tmp_69" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'tmp_42' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_39 = select i1 %tmp_63, i2 %tmp_42, i2 %tmp_37" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'select' 'tmp_39' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_2_t = xor i2 %tmp_39, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'row_assign_10_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!exitcond461_i)> <Delay = 1.76>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.88ns)   --->   "%exitcond460_i = icmp eq i11 %t_V_2, -126" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'partselect' 'tmp_70' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.77ns)   --->   "%icmp2 = icmp ne i10 %tmp_70, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp2' <Predicate = (!exitcond460_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'sext' 'ImagLoc_x_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'bitselect' 'tmp_71' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev3 = xor i1 %tmp_71, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'xor' 'rev3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.99ns)   --->   "%tmp_19 = icmp slt i12 %ImagLoc_x, 1920" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'icmp' 'tmp_19' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_19, %rev3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'bitselect' 'tmp_72' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.63ns)   --->   "%p_assign_1 = sub i12 1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_72, i12 %p_assign_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast1 = sext i12 %p_p2_i_i to i14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'sext' 'p_p2_i_i_cast1' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.99ns)   --->   "%tmp_21 = icmp slt i12 %p_p2_i_i, 1920" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'icmp' 'tmp_21' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.67ns)   --->   "%p_assign_2 = sub i13 3838, %p_p2_i_i_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast, i13 %p_assign_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i13 %p_assign_3 to i14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'zext' 'sel_tmp_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_19_not = xor i1 %tmp_19, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'xor' 'tmp_19_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_71, %tmp_19_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_21, %sel_tmp7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i14 %p_p2_i_i_cast1, i14 %sel_tmp_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'trunc' 'tmp_73' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_19, %tmp_284_0_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_328_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 127 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i14 %x to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'sext' 'col_assign_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'zext' 'tmp_23' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_23" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 136 [1/1] (0.97ns)   --->   "%col_assign_3_t = xor i2 %tmp_73, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'xor' 'col_assign_3_t' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_23" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_23" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 141 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 142 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'right_border_buf_0_20' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'load' 'right_border_buf_0_21' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'load' 'right_border_buf_0_22' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'load' 'right_border_buf_0_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'load' 'right_border_buf_0_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'specregionbegin' 'tmp_11' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 153 [1/1] (1.77ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'mux' 'tmp_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 156 [1/1] (1.77ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'mux' 'tmp_25' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 159 [1/1] (1.77ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'mux' 'tmp_26' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_26" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (3.63ns)   --->   "%tmp_83 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'read' 'tmp_83' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_328_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_328_1)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'load' 'right_border_buf_0_25' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'load' 'right_border_buf_0_26' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 172 [1/1] (3.63ns)   --->   "%tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'read' 'tmp_75' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %tmp_75, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (1.77ns)   --->   "%tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'mux' 'tmp_32' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_3, i8 %tmp_32, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'select' 'src_kernel_win_0_va_23' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'mux' 'tmp_36' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_3, i8 %tmp_36, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'select' 'src_kernel_win_0_va_24' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.77ns)   --->   "%tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'mux' 'tmp_40' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_25 = select i1 %tmp_3, i8 %tmp_40, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'select' 'src_kernel_win_0_va_25' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'load' 'src_kernel_win_0_va_29' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'load' 'src_kernel_win_0_va_30' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_0_cast = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'zext' 'r_V_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.91ns)   --->   "%r_V_s = sub i9 0, %r_V_0_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'sub' 'r_V_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_370_0_cast = sext i9 %r_V_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'sext' 'tmp_370_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'r_V_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.36ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_50_0_1 = mul i10 %tmp_369_0_1_cast, %r_V_0_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'mul' 'r_V_50_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_1)   --->   "%tmp_370_0_1_cast = sext i10 %r_V_50_0_1 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'sext' 'tmp_370_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_1 = add i11 %tmp_370_0_cast, %tmp_370_0_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'add' 'sum_V_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'load' 'src_kernel_win_0_va_33' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.0>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%r_V_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'zext' 'r_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.36ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_50_0_2 = mul i10 %tmp_369_0_2_cast, %r_V_0_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'mul' 'r_V_50_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp_370_0_2_cast_cas = sext i10 %r_V_50_0_2 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'tmp_370_0_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i11 %tmp_370_0_2_cast_cas, %sum_V_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'add' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = sext i11 %sum_V_0_2 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'sext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'zext' 'r_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (4.17ns)   --->   "%r_V_50_1 = mul i11 %tmp_369_1_cast, %r_V_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'mul' 'r_V_50_1' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_370_1_cast_cast = sext i11 %r_V_50_1 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'sext' 'tmp_370_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i11 %r_V_50_1 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'trunc' 'tmp_76' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i11 %sum_V_0_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'trunc' 'tmp_77' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (1.63ns)   --->   "%sum_V_1_1 = add i12 %tmp_370_1_cast_cast, %sum_V_0_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'add' 'sum_V_1_1' <Predicate = (or_cond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%r_V_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'zext' 'r_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (4.17ns)   --->   "%r_V_50_1_2 = mul i12 %tmp_369_1_2_cast, %r_V_1_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'mul' 'r_V_50_1_2' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i12 %r_V_50_1_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'trunc' 'tmp_78' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_43 = add i8 %tmp_77, %tmp_76" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'add' 'tmp_43' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'zext' 'r_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (4.17ns)   --->   "%r_V_50_2 = mul i10 %tmp_369_2_cast, %r_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'mul' 'r_V_50_2' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i10 %r_V_50_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'trunc' 'tmp_79' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%r_V_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'zext' 'r_V_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (4.17ns)   --->   "%r_V_50_2_1 = mul i11 %tmp_369_2_1_cast, %r_V_2_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'mul' 'r_V_50_2_1' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i11 %r_V_50_2_1 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'trunc' 'tmp_80' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_370_2_2_cast_cas = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'zext' 'tmp_370_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.73ns)   --->   "%tmp5 = add i10 %tmp_370_2_2_cast_cas, %r_V_50_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'sext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (1.63ns)   --->   "%tmp4 = add i11 %r_V_50_2_1, %tmp5_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp_43, %tmp_78" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'add' 'tmp6' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (1.91ns)   --->   "%tmp8 = add i8 %src_kernel_win_0_va_23, %tmp_80" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'add' 'tmp8' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'load' 'src_kernel_win_0_va_31' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'load' 'src_kernel_win_0_va_32' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i12 %r_V_50_1_2, %sum_V_1_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'sext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %tmp3, %tmp4_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'bitselect' 'p_Result_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_79, %tmp8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'add' 'tmp7' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp6, %tmp7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_44 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'partselect' 'tmp_44' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (1.30ns)   --->   "%not_i_i = icmp ne i4 %tmp_44, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'icmp' 'not_i_i' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_1_i_i = or i1 %p_Result_s, %overflow" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'or' 'tmp_1_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %tmp_1_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'select' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 250 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_6)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'specregionend' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
StgValue_22            (specinterface    ) [ 0000000000]
StgValue_23            (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
tmp_369_0_1_cast       (sext             ) [ 0011111111]
tmp_369_0_2_cast       (sext             ) [ 0011111111]
tmp_369_1_cast         (sext             ) [ 0011111111]
tmp_369_1_2_cast       (zext             ) [ 0011111111]
tmp_369_2_cast         (sext             ) [ 0011111111]
tmp_369_2_1_cast       (zext             ) [ 0011111111]
StgValue_41            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond461_i          (icmp             ) [ 0011111111]
StgValue_45            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_47            (br               ) [ 0000000000]
StgValue_48            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_284_0_not          (xor              ) [ 0001111110]
tmp_55                 (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_2                  (icmp             ) [ 0001111110]
tmp_328_1              (icmp             ) [ 0001111110]
tmp_3                  (icmp             ) [ 0001111110]
tmp_56                 (trunc            ) [ 0000000000]
tmp_7                  (add              ) [ 0000000000]
tmp_57                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_10                 (icmp             ) [ 0000000000]
or_cond_i496_i         (and              ) [ 0000000000]
tmp_58                 (bitselect        ) [ 0000000000]
p_assign_7             (sub              ) [ 0000000000]
p_p2_i497_i            (select           ) [ 0000000000]
tmp_13                 (icmp             ) [ 0000000000]
tmp_59                 (trunc            ) [ 0000000000]
p_assign_6_1           (add              ) [ 0000000000]
tmp_60                 (bitselect        ) [ 0000000000]
tmp_61                 (bitselect        ) [ 0000000000]
tmp_62                 (trunc            ) [ 0000000000]
p_assign_6_2           (add              ) [ 0000000000]
tmp_63                 (bitselect        ) [ 0000000000]
tmp_64                 (bitselect        ) [ 0000000000]
tmp_65                 (trunc            ) [ 0000000000]
tmp_28                 (sub              ) [ 0000000000]
tmp_29                 (select           ) [ 0000000000]
tmp_30                 (add              ) [ 0000000000]
tmp_31                 (select           ) [ 0000000000]
row_assign_10_0_t      (xor              ) [ 0001111110]
tmp_33                 (xor              ) [ 0000000000]
tmp_66                 (sub              ) [ 0000000000]
tmp_67                 (trunc            ) [ 0000000000]
tmp_41                 (select           ) [ 0000000000]
tmp_35                 (select           ) [ 0000000000]
row_assign_10_1_t      (xor              ) [ 0001111110]
tmp_37                 (add              ) [ 0000000000]
tmp_68                 (xor              ) [ 0000000000]
tmp_69                 (trunc            ) [ 0000000000]
tmp_42                 (select           ) [ 0000000000]
tmp_39                 (select           ) [ 0000000000]
row_assign_10_2_t      (xor              ) [ 0001111110]
StgValue_93            (br               ) [ 0011111111]
StgValue_94            (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
t_V_2_cast             (zext             ) [ 0000000000]
exitcond460_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_70                 (partselect       ) [ 0000000000]
icmp2                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
ImagLoc_x_cast         (sext             ) [ 0000000000]
tmp_71                 (bitselect        ) [ 0000000000]
rev3                   (xor              ) [ 0000000000]
tmp_19                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_72                 (bitselect        ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast1         (sext             ) [ 0000000000]
p_p2_i_i_cast          (sext             ) [ 0000000000]
tmp_21                 (icmp             ) [ 0000000000]
p_assign_2             (sub              ) [ 0000000000]
p_assign_3             (select           ) [ 0000000000]
sel_tmp_cast           (zext             ) [ 0000000000]
tmp_19_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_73                 (trunc            ) [ 0001100000]
brmerge                (or               ) [ 0001110000]
StgValue_122           (br               ) [ 0000000000]
StgValue_123           (br               ) [ 0000000000]
StgValue_124           (br               ) [ 0000000000]
StgValue_125           (br               ) [ 0000000000]
StgValue_126           (br               ) [ 0000000000]
StgValue_127           (br               ) [ 0000000000]
StgValue_128           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_130           (br               ) [ 0000000000]
StgValue_131           (br               ) [ 0000000000]
col_assign_cast        (sext             ) [ 0000000000]
tmp_23                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
col_assign_3_t         (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_19  (load             ) [ 0000000000]
StgValue_142           (speclooptripcount) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
StgValue_148           (specloopname     ) [ 0000000000]
tmp_11                 (specregionbegin  ) [ 0001001000]
StgValue_150           (specpipeline     ) [ 0000000000]
StgValue_151           (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_24                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_25                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_26                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_83                 (read             ) [ 0000000000]
StgValue_162           (store            ) [ 0000000000]
StgValue_163           (br               ) [ 0000000000]
StgValue_164           (store            ) [ 0000000000]
StgValue_165           (br               ) [ 0000000000]
StgValue_166           (store            ) [ 0000000000]
StgValue_167           (br               ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
StgValue_170           (store            ) [ 0000000000]
StgValue_171           (store            ) [ 0000000000]
tmp_75                 (read             ) [ 0000000000]
StgValue_173           (store            ) [ 0000000000]
StgValue_174           (store            ) [ 0000000000]
StgValue_175           (store            ) [ 0000000000]
StgValue_176           (store            ) [ 0000000000]
StgValue_177           (store            ) [ 0000000000]
StgValue_178           (store            ) [ 0000000000]
StgValue_179           (store            ) [ 0000000000]
StgValue_180           (br               ) [ 0000000000]
tmp_32                 (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001000]
tmp_36                 (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001000]
tmp_40                 (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
r_V_0_cast             (zext             ) [ 0000000000]
r_V_s                  (sub              ) [ 0000000000]
tmp_370_0_cast         (sext             ) [ 0000000000]
r_V_0_1_cast           (zext             ) [ 0000000000]
r_V_50_0_1             (mul              ) [ 0000000000]
tmp_370_0_1_cast       (sext             ) [ 0000000000]
sum_V_0_1              (add              ) [ 0001001000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
StgValue_197           (store            ) [ 0000000000]
StgValue_198           (store            ) [ 0000000000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
r_V_0_2_cast           (zext             ) [ 0000000000]
r_V_50_0_2             (mul              ) [ 0000000000]
tmp_370_0_2_cast_cas   (sext             ) [ 0000000000]
sum_V_0_2              (add              ) [ 0000000000]
sum_V_0_2_cast         (sext             ) [ 0000000000]
r_V_1_cast             (zext             ) [ 0000000000]
r_V_50_1               (mul              ) [ 0000000000]
tmp_370_1_cast_cast    (sext             ) [ 0000000000]
tmp_76                 (trunc            ) [ 0000000000]
tmp_77                 (trunc            ) [ 0000000000]
sum_V_1_1              (add              ) [ 0001000100]
r_V_1_2_cast           (zext             ) [ 0000000000]
r_V_50_1_2             (mul              ) [ 0001000100]
tmp_78                 (trunc            ) [ 0000000000]
tmp_43                 (add              ) [ 0000000000]
r_V_2_cast             (zext             ) [ 0000000000]
r_V_50_2               (mul              ) [ 0000000000]
tmp_79                 (trunc            ) [ 0001000100]
r_V_2_1_cast           (zext             ) [ 0000000000]
r_V_50_2_1             (mul              ) [ 0000000000]
tmp_80                 (trunc            ) [ 0000000000]
tmp_370_2_2_cast_cas   (zext             ) [ 0000000000]
tmp5                   (add              ) [ 0000000000]
tmp5_cast              (sext             ) [ 0000000000]
tmp4                   (add              ) [ 0001000100]
tmp6                   (add              ) [ 0001000100]
tmp8                   (add              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_232           (store            ) [ 0000000000]
StgValue_233           (store            ) [ 0000000000]
StgValue_234           (store            ) [ 0000000000]
StgValue_235           (store            ) [ 0000000000]
StgValue_236           (br               ) [ 0011111111]
tmp3                   (add              ) [ 0000000000]
tmp4_cast              (sext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0000000000]
tmp7                   (add              ) [ 0000000000]
p_Val2_1               (add              ) [ 0000000000]
tmp_44                 (partselect       ) [ 0000000000]
tmp_i_i                (xor              ) [ 0000000000]
not_i_i                (icmp             ) [ 0000000000]
overflow               (and              ) [ 0000000000]
p_mux_i_i_cast         (select           ) [ 0000000000]
tmp_1_i_i              (or               ) [ 0000000000]
p_Val2_6               (select           ) [ 0001000010]
StgValue_250           (write            ) [ 0000000000]
StgValue_251           (br               ) [ 0000000000]
empty_88               (specregionend    ) [ 0000000000]
StgValue_253           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="src_kernel_win_0_va_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_18_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_19_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_20_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_21_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_22_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_14_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_15_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_16_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_17_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_18_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_5_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_kernel_val_2_V_1_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_kernel_val_2_V_0_s_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_1_V_2_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_1_V_0_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_0_V_2_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="2" slack="0"/>
<pin id="237" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_kernel_val_0_V_1_s_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_83/5 tmp_75/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_250_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="0" index="2" bw="8" slack="1"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_250/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_buf_0_val_3_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="1"/>
<pin id="305" dir="0" index="4" bw="11" slack="0"/>
<pin id="306" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
<pin id="308" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_166/5 StgValue_173/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_buf_0_val_4_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="1"/>
<pin id="300" dir="0" index="4" bw="11" slack="0"/>
<pin id="301" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
<pin id="303" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_164/5 StgValue_171/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="k_buf_0_val_5_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="1"/>
<pin id="295" dir="0" index="4" bw="11" slack="0"/>
<pin id="296" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="0"/>
<pin id="298" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_162/5 StgValue_170/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="t_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="t_V_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="11" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="t_V_2_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="t_V_2_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="11" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_369_0_1_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_0_1_cast/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_369_0_2_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_0_2_cast/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_369_1_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_1_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_369_1_2_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_369_1_2_cast/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_369_2_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_2_cast/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_369_2_1_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_369_2_1_cast/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="t_V_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="exitcond461_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="0" index="1" bw="11" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="11" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_s_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_284_0_not_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_284_0_not/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_55_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="11" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_328_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_328_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="11" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_56_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_7_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="11" slack="0"/>
<pin id="427" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_57_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="12" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="rev_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_10_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="0" index="1" bw="12" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_cond_i496_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_58_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="0"/>
<pin id="459" dir="0" index="2" bw="5" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_assign_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_p2_i497_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="0" index="2" bw="12" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_13_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="0"/>
<pin id="480" dir="0" index="1" bw="12" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_59_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_assign_6_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_60_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="12" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_61_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_62_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_assign_6_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_63_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_64_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="12" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="0"/>
<pin id="532" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_65_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_28_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_29_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="2" slack="0"/>
<pin id="549" dir="0" index="2" bw="2" slack="0"/>
<pin id="550" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_30_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_31_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="0" index="2" bw="2" slack="0"/>
<pin id="564" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="row_assign_10_0_t_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_t/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_33_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_66_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_67_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="12" slack="0"/>
<pin id="588" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_41_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="0" index="2" bw="2" slack="0"/>
<pin id="594" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_35_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="0" index="2" bw="2" slack="0"/>
<pin id="602" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="row_assign_10_1_t_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="0" index="1" bw="2" slack="0"/>
<pin id="609" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_37_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="2" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_68_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="0"/>
<pin id="620" dir="0" index="1" bw="2" slack="0"/>
<pin id="621" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_69_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_42_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="0" index="2" bw="2" slack="0"/>
<pin id="632" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_39_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="2" slack="0"/>
<pin id="640" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="row_assign_10_2_t_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="t_V_2_cast_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="11" slack="0"/>
<pin id="652" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond460_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="j_V_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_70_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="0" index="1" bw="11" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="0" index="3" bw="5" slack="0"/>
<pin id="671" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="10" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="ImagLoc_x_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="11" slack="0"/>
<pin id="685" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="ImagLoc_x_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="0"/>
<pin id="690" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_71_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="0" index="2" bw="5" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="rev3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_19_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="or_cond_i_i_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_72_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="12" slack="0"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_assign_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="11" slack="0"/>
<pin id="729" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_p2_i_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="12" slack="0"/>
<pin id="735" dir="0" index="2" bw="12" slack="0"/>
<pin id="736" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_p2_i_i_cast1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="0"/>
<pin id="742" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast1/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_p2_i_i_cast_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_21_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_assign_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="13" slack="0"/>
<pin id="756" dir="0" index="1" bw="12" slack="0"/>
<pin id="757" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="p_assign_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="13" slack="0"/>
<pin id="763" dir="0" index="2" bw="13" slack="0"/>
<pin id="764" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sel_tmp_cast_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="13" slack="0"/>
<pin id="770" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_19_not_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19_not/3 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sel_tmp7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sel_tmp8_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="x_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="14" slack="0"/>
<pin id="793" dir="0" index="2" bw="14" slack="0"/>
<pin id="794" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_73_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="14" slack="0"/>
<pin id="800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="brmerge_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="1" slack="1"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="or_cond_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="col_assign_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_23_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="14" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="822" class="1004" name="col_assign_3_t_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="1"/>
<pin id="824" dir="0" index="1" bw="2" slack="0"/>
<pin id="825" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_t/4 "/>
</bind>
</comp>

<comp id="827" class="1004" name="right_border_buf_0_19_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="4"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="right_border_buf_0_20_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="4"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="right_border_buf_0_21_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="4"/>
<pin id="835" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="right_border_buf_0_22_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="4"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="right_border_buf_0_23_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="4"/>
<pin id="841" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="right_border_buf_0_24_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="4"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_24_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="0" index="2" bw="8" slack="0"/>
<pin id="849" dir="0" index="3" bw="1" slack="0"/>
<pin id="850" dir="0" index="4" bw="2" slack="1"/>
<pin id="851" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="col_buf_0_val_0_0_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="2"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_25_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="0" index="2" bw="8" slack="0"/>
<pin id="867" dir="0" index="3" bw="1" slack="0"/>
<pin id="868" dir="0" index="4" bw="2" slack="1"/>
<pin id="869" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="col_buf_0_val_1_0_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="2"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="8" slack="0"/>
<pin id="878" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_26_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="0"/>
<pin id="883" dir="0" index="1" bw="8" slack="0"/>
<pin id="884" dir="0" index="2" bw="8" slack="0"/>
<pin id="885" dir="0" index="3" bw="1" slack="0"/>
<pin id="886" dir="0" index="4" bw="2" slack="1"/>
<pin id="887" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="col_buf_0_val_2_0_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="2"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="0" index="2" bw="8" slack="0"/>
<pin id="896" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="right_border_buf_0_25_load_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="4"/>
<pin id="901" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="902" class="1004" name="right_border_buf_0_26_load_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="4"/>
<pin id="904" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="StgValue_174_store_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="0"/>
<pin id="907" dir="0" index="1" bw="8" slack="4"/>
<pin id="908" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="StgValue_175_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="4"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="StgValue_176_store_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="4"/>
<pin id="918" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="StgValue_177_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="8" slack="4"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="StgValue_178_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="4"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="StgValue_179_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="8" slack="4"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_32_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="8" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="0" index="2" bw="8" slack="0"/>
<pin id="939" dir="0" index="3" bw="8" slack="0"/>
<pin id="940" dir="0" index="4" bw="2" slack="3"/>
<pin id="941" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="src_kernel_win_0_va_23_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="3"/>
<pin id="948" dir="0" index="1" bw="8" slack="0"/>
<pin id="949" dir="0" index="2" bw="8" slack="0"/>
<pin id="950" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_36_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="0"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="0" index="3" bw="8" slack="0"/>
<pin id="958" dir="0" index="4" bw="2" slack="3"/>
<pin id="959" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="964" class="1004" name="src_kernel_win_0_va_24_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="3"/>
<pin id="966" dir="0" index="1" bw="8" slack="0"/>
<pin id="967" dir="0" index="2" bw="8" slack="0"/>
<pin id="968" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_40_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="0"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="0" index="2" bw="8" slack="0"/>
<pin id="975" dir="0" index="3" bw="8" slack="0"/>
<pin id="976" dir="0" index="4" bw="2" slack="3"/>
<pin id="977" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="src_kernel_win_0_va_25_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="3"/>
<pin id="984" dir="0" index="1" bw="8" slack="0"/>
<pin id="985" dir="0" index="2" bw="8" slack="0"/>
<pin id="986" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="src_kernel_win_0_va_29_load_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="4"/>
<pin id="991" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="992" class="1004" name="src_kernel_win_0_va_30_load_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="4"/>
<pin id="994" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="r_V_0_cast_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="r_V_s_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="8" slack="0"/>
<pin id="1002" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_s/5 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_370_0_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="9" slack="0"/>
<pin id="1007" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_370_0_cast/5 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="r_V_0_1_cast_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="src_kernel_win_0_va_33_load_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="4"/>
<pin id="1015" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="StgValue_197_store_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="4"/>
<pin id="1019" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/5 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="StgValue_198_store_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="0"/>
<pin id="1023" dir="0" index="1" bw="8" slack="4"/>
<pin id="1024" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="src_kernel_win_0_va_26_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="5"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="src_kernel_win_0_va_27_load_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="5"/>
<pin id="1031" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="src_kernel_win_0_va_28_load_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="5"/>
<pin id="1034" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="r_V_0_2_cast_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="1"/>
<pin id="1037" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sum_V_0_2_cast_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="11" slack="0"/>
<pin id="1040" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="r_V_1_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="r_V_50_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="5"/>
<pin id="1047" dir="0" index="1" bw="8" slack="0"/>
<pin id="1048" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_1/6 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_370_1_cast_cast_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="11" slack="0"/>
<pin id="1052" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_370_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_76_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="11" slack="0"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_77_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="11" slack="0"/>
<pin id="1060" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sum_V_1_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="0" index="1" bw="11" slack="0"/>
<pin id="1064" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1_1/6 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_1_2_cast_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="8" slack="1"/>
<pin id="1069" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="r_V_50_1_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="4" slack="5"/>
<pin id="1072" dir="0" index="1" bw="8" slack="0"/>
<pin id="1073" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_1_2/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_78_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="12" slack="0"/>
<pin id="1077" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_43_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="r_V_2_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="r_V_50_2_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="2" slack="5"/>
<pin id="1091" dir="0" index="1" bw="8" slack="0"/>
<pin id="1092" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_2/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_79_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="10" slack="0"/>
<pin id="1096" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="r_V_2_1_cast_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="8" slack="0"/>
<pin id="1100" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_1_cast/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="r_V_50_2_1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="3" slack="5"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_2_1/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="tmp_80_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="11" slack="0"/>
<pin id="1109" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_370_2_2_cast_cas_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="8" slack="1"/>
<pin id="1113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_370_2_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp5_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="0"/>
<pin id="1116" dir="0" index="1" bw="10" slack="0"/>
<pin id="1117" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp5_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="0"/>
<pin id="1122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp4_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="11" slack="0"/>
<pin id="1126" dir="0" index="1" bw="10" slack="0"/>
<pin id="1127" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp6_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="0"/>
<pin id="1132" dir="0" index="1" bw="8" slack="0"/>
<pin id="1133" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="tmp8_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="1"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="src_kernel_win_0_va_31_load_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="5"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="src_kernel_win_0_va_32_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="5"/>
<pin id="1146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="StgValue_232_store_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="0"/>
<pin id="1149" dir="0" index="1" bw="8" slack="5"/>
<pin id="1150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/6 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="StgValue_233_store_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="0" index="1" bw="8" slack="5"/>
<pin id="1155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="StgValue_234_store_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="5"/>
<pin id="1159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="StgValue_235_store_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="1"/>
<pin id="1163" dir="0" index="1" bw="8" slack="5"/>
<pin id="1164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="tmp3_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="12" slack="1"/>
<pin id="1167" dir="0" index="1" bw="12" slack="1"/>
<pin id="1168" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp4_cast_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="11" slack="1"/>
<pin id="1171" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="p_Val2_s_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="0"/>
<pin id="1174" dir="0" index="1" bw="11" slack="0"/>
<pin id="1175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="p_Result_s_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="12" slack="0"/>
<pin id="1181" dir="0" index="2" bw="5" slack="0"/>
<pin id="1182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp7_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="1"/>
<pin id="1188" dir="0" index="1" bw="8" slack="1"/>
<pin id="1189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="p_Val2_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="0" index="1" bw="8" slack="0"/>
<pin id="1193" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_44_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="0" index="1" bw="12" slack="0"/>
<pin id="1198" dir="0" index="2" bw="5" slack="0"/>
<pin id="1199" dir="0" index="3" bw="5" slack="0"/>
<pin id="1200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_i_i_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="not_i_i_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="4" slack="0"/>
<pin id="1213" dir="0" index="1" bw="4" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/7 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="overflow_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="p_mux_i_i_cast_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="0"/>
<pin id="1226" dir="0" index="2" bw="8" slack="0"/>
<pin id="1227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_1_i_i_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="0"/>
<pin id="1233" dir="0" index="1" bw="1" slack="0"/>
<pin id="1234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1_i_i/7 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="p_Val2_6_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="0"/>
<pin id="1239" dir="0" index="1" bw="8" slack="0"/>
<pin id="1240" dir="0" index="2" bw="8" slack="0"/>
<pin id="1241" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="1245" class="1007" name="grp_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="4"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="9" slack="0"/>
<pin id="1249" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_50_0_1/5 tmp_370_0_1_cast/5 sum_V_0_1/5 "/>
</bind>
</comp>

<comp id="1252" class="1007" name="grp_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="2" slack="5"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1256" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_50_0_2/6 tmp_370_0_2_cast_cas/6 sum_V_0_2/6 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="src_kernel_win_0_va_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="8" slack="5"/>
<pin id="1262" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1267" class="1005" name="src_kernel_win_0_va_18_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="5"/>
<pin id="1269" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="src_kernel_win_0_va_19_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="5"/>
<pin id="1275" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1279" class="1005" name="src_kernel_win_0_va_20_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="8" slack="5"/>
<pin id="1281" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="src_kernel_win_0_va_21_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="4"/>
<pin id="1287" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="src_kernel_win_0_va_22_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="4"/>
<pin id="1294" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="right_border_buf_0_s_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="8" slack="4"/>
<pin id="1300" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1305" class="1005" name="right_border_buf_0_14_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="4"/>
<pin id="1307" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="right_border_buf_0_15_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="4"/>
<pin id="1313" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="right_border_buf_0_16_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="4"/>
<pin id="1319" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="right_border_buf_0_17_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="4"/>
<pin id="1326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="right_border_buf_0_18_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="8" slack="4"/>
<pin id="1332" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_369_0_1_cast_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="4"/>
<pin id="1338" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp_369_0_1_cast "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_369_0_2_cast_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="5"/>
<pin id="1343" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_0_2_cast "/>
</bind>
</comp>

<comp id="1346" class="1005" name="tmp_369_1_cast_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="11" slack="5"/>
<pin id="1348" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_1_cast "/>
</bind>
</comp>

<comp id="1351" class="1005" name="tmp_369_1_2_cast_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="12" slack="5"/>
<pin id="1353" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_1_2_cast "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_369_2_cast_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="5"/>
<pin id="1358" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_2_cast "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_369_2_1_cast_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="5"/>
<pin id="1363" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_2_1_cast "/>
</bind>
</comp>

<comp id="1366" class="1005" name="exitcond461_i_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1370" class="1005" name="i_V_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="11" slack="0"/>
<pin id="1372" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_s_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="1"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1379" class="1005" name="tmp_284_0_not_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_284_0_not "/>
</bind>
</comp>

<comp id="1384" class="1005" name="icmp_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1389" class="1005" name="tmp_2_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_328_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_328_1 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_3_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="3"/>
<pin id="1399" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="row_assign_10_0_t_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="2" slack="3"/>
<pin id="1406" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_t "/>
</bind>
</comp>

<comp id="1409" class="1005" name="row_assign_10_1_t_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="2" slack="3"/>
<pin id="1411" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1414" class="1005" name="row_assign_10_2_t_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="2" slack="3"/>
<pin id="1416" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1419" class="1005" name="exitcond460_i_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="1"/>
<pin id="1421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1423" class="1005" name="j_V_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="11" slack="0"/>
<pin id="1425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1428" class="1005" name="or_cond_i_i_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="1" slack="2"/>
<pin id="1430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1432" class="1005" name="x_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="14" slack="1"/>
<pin id="1434" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_73_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="2" slack="1"/>
<pin id="1439" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="brmerge_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="1" slack="1"/>
<pin id="1444" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1449" class="1005" name="or_cond_i_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="2"/>
<pin id="1451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1453" class="1005" name="k_buf_0_val_3_addr_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="11" slack="1"/>
<pin id="1455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1459" class="1005" name="col_assign_3_t_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="2" slack="1"/>
<pin id="1461" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_3_t "/>
</bind>
</comp>

<comp id="1466" class="1005" name="k_buf_0_val_4_addr_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="11" slack="1"/>
<pin id="1468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1472" class="1005" name="k_buf_0_val_5_addr_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="11" slack="1"/>
<pin id="1474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="src_kernel_win_0_va_23_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="src_kernel_win_0_va_24_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="src_kernel_win_0_va_25_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="sum_V_0_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="11" slack="1"/>
<pin id="1498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="sum_V_1_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="12" slack="1"/>
<pin id="1503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="r_V_50_1_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="12" slack="1"/>
<pin id="1508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50_1_2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_79_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp4_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="11" slack="1"/>
<pin id="1518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp6_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp8_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="1"/>
<pin id="1528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_Val2_6_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="1"/>
<pin id="1533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="56" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="134" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="148" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="246" pin="2"/><net_sink comp="289" pin=4"/></net>

<net id="304"><net_src comp="246" pin="2"/><net_sink comp="277" pin=4"/></net>

<net id="309"><net_src comp="246" pin="2"/><net_sink comp="265" pin=4"/></net>

<net id="310"><net_src comp="277" pin="3"/><net_sink comp="289" pin=4"/></net>

<net id="311"><net_src comp="265" pin="3"/><net_sink comp="277" pin=4"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="240" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="234" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="228" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="222" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="216" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="210" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="316" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="316" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="316" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="76" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="316" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="316" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="16" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="316" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="316" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="316" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="316" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="358" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="96" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="424" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="438" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="94" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="424" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="96" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="100" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="358" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="456" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="424" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="98" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="470" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="102" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="358" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="94" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="488" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="96" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="316" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="104" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="358" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="94" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="94" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="514" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="96" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="316" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="106" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="484" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="478" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="484" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="108" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="420" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="450" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="546" pin="3"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="108" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="420" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="106" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="106" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="510" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="488" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="502" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="580" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="494" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="590" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="574" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="108" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="110" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="420" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="536" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="108" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="627"><net_src comp="514" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="528" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="618" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="641"><net_src comp="520" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="628" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="612" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="327" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="327" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="112" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="327" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="76" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="86" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="327" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="16" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="88" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="680"><net_src comp="666" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="90" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="650" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="682" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="84" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="682" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="114" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="700" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="94" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="682" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="96" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="100" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="650" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="718" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="682" pin="2"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="732" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="732" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="114" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="116" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="744" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="765"><net_src comp="712" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="688" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="754" pin="2"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="760" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="706" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="84" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="692" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="748" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="740" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="768" pin="1"/><net_sink comp="790" pin=2"/></net>

<net id="801"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="706" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="676" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="826"><net_src comp="108" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="852"><net_src comp="130" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="830" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="854"><net_src comp="833" pin="1"/><net_sink comp="845" pin=2"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="845" pin=3"/></net>

<net id="861"><net_src comp="265" pin="3"/><net_sink comp="856" pin=1"/></net>

<net id="862"><net_src comp="845" pin="5"/><net_sink comp="856" pin=2"/></net>

<net id="870"><net_src comp="130" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="871"><net_src comp="839" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="842" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="873"><net_src comp="132" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="879"><net_src comp="277" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="863" pin="5"/><net_sink comp="874" pin=2"/></net>

<net id="888"><net_src comp="130" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="827" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="836" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="891"><net_src comp="132" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="897"><net_src comp="289" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="898"><net_src comp="881" pin="5"/><net_sink comp="892" pin=2"/></net>

<net id="909"><net_src comp="892" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="902" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="919"><net_src comp="874" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="827" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="929"><net_src comp="899" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="856" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="942"><net_src comp="130" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="943"><net_src comp="856" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="874" pin="3"/><net_sink comp="935" pin=2"/></net>

<net id="945"><net_src comp="892" pin="3"/><net_sink comp="935" pin=3"/></net>

<net id="951"><net_src comp="935" pin="5"/><net_sink comp="946" pin=1"/></net>

<net id="952"><net_src comp="856" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="960"><net_src comp="130" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="856" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="874" pin="3"/><net_sink comp="953" pin=2"/></net>

<net id="963"><net_src comp="892" pin="3"/><net_sink comp="953" pin=3"/></net>

<net id="969"><net_src comp="953" pin="5"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="874" pin="3"/><net_sink comp="964" pin=2"/></net>

<net id="978"><net_src comp="130" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="856" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="874" pin="3"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="892" pin="3"/><net_sink comp="971" pin=3"/></net>

<net id="987"><net_src comp="971" pin="5"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="892" pin="3"/><net_sink comp="982" pin=2"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1003"><net_src comp="136" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="995" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="989" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1020"><net_src comp="1013" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="982" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1044"><net_src comp="1032" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1065"><net_src comp="1050" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1038" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1074"><net_src comp="1067" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="1070" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1083"><net_src comp="1058" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1054" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="1029" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="1085" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1097"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="1026" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1106"><net_src comp="1098" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1110"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1089" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1102" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1134"><net_src comp="1079" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1075" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1140"><net_src comp="1107" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1160"><net_src comp="1141" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1176"><net_src comp="1165" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="94" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="96" pin="0"/><net_sink comp="1178" pin=2"/></net>

<net id="1194"><net_src comp="1186" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1201"><net_src comp="138" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="1172" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1203"><net_src comp="140" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1204"><net_src comp="96" pin="0"/><net_sink comp="1195" pin=3"/></net>

<net id="1209"><net_src comp="1178" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="84" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1195" pin="4"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="142" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="1211" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="1205" pin="2"/><net_sink comp="1217" pin=1"/></net>

<net id="1228"><net_src comp="1205" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1229"><net_src comp="144" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1230"><net_src comp="146" pin="0"/><net_sink comp="1223" pin=2"/></net>

<net id="1235"><net_src comp="1178" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1217" pin="2"/><net_sink comp="1231" pin=1"/></net>

<net id="1242"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1243"><net_src comp="1223" pin="3"/><net_sink comp="1237" pin=1"/></net>

<net id="1244"><net_src comp="1190" pin="2"/><net_sink comp="1237" pin=2"/></net>

<net id="1250"><net_src comp="1009" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1251"><net_src comp="1005" pin="1"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1035" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="1252" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1259"><net_src comp="1252" pin="3"/><net_sink comp="1058" pin=0"/></net>

<net id="1263"><net_src comp="150" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1270"><net_src comp="154" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1276"><net_src comp="158" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1278"><net_src comp="1273" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1282"><net_src comp="162" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1288"><net_src comp="166" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1295"><net_src comp="170" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1301"><net_src comp="174" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1304"><net_src comp="1298" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1308"><net_src comp="178" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1314"><net_src comp="182" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1320"><net_src comp="186" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1327"><net_src comp="190" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1333"><net_src comp="194" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1339"><net_src comp="334" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1344"><net_src comp="338" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1349"><net_src comp="342" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1354"><net_src comp="346" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1359"><net_src comp="350" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1364"><net_src comp="354" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1369"><net_src comp="362" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1373"><net_src comp="368" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1378"><net_src comp="374" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="380" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1387"><net_src comp="396" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1392"><net_src comp="402" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="408" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="414" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1402"><net_src comp="1397" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1403"><net_src comp="1397" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1407"><net_src comp="568" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="935" pin=4"/></net>

<net id="1412"><net_src comp="606" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="953" pin=4"/></net>

<net id="1417"><net_src comp="644" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="971" pin=4"/></net>

<net id="1422"><net_src comp="654" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1426"><net_src comp="660" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="1431"><net_src comp="712" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="790" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1440"><net_src comp="798" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="1445"><net_src comp="802" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1447"><net_src comp="1442" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1448"><net_src comp="1442" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1452"><net_src comp="807" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1456"><net_src comp="259" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1462"><net_src comp="822" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="845" pin=4"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="863" pin=4"/></net>

<net id="1465"><net_src comp="1459" pin="1"/><net_sink comp="881" pin=4"/></net>

<net id="1469"><net_src comp="271" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1475"><net_src comp="283" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1481"><net_src comp="946" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1488"><net_src comp="964" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1494"><net_src comp="982" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1499"><net_src comp="1245" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1504"><net_src comp="1061" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1509"><net_src comp="1070" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1514"><net_src comp="1094" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1519"><net_src comp="1124" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1524"><net_src comp="1130" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1529"><net_src comp="1136" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1534"><net_src comp="1237" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="252" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {5 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond461_i : 1
		i_V : 1
		StgValue_47 : 2
		tmp_s : 1
		tmp_284_0_not : 2
		tmp_55 : 1
		icmp : 2
		tmp_2 : 1
		tmp_328_1 : 1
		tmp_3 : 1
		tmp_56 : 1
		tmp_7 : 2
		tmp_57 : 3
		rev : 4
		tmp_10 : 3
		or_cond_i496_i : 4
		tmp_58 : 3
		p_assign_7 : 2
		p_p2_i497_i : 4
		tmp_13 : 5
		tmp_59 : 5
		p_assign_6_1 : 2
		tmp_60 : 3
		tmp_61 : 3
		tmp_62 : 1
		p_assign_6_2 : 2
		tmp_63 : 3
		tmp_64 : 3
		tmp_65 : 1
		tmp_28 : 6
		tmp_29 : 7
		tmp_30 : 2
		tmp_31 : 8
		row_assign_10_0_t : 9
		tmp_33 : 2
		tmp_66 : 2
		tmp_67 : 3
		tmp_41 : 4
		tmp_35 : 5
		row_assign_10_1_t : 6
		tmp_37 : 2
		tmp_68 : 2
		tmp_69 : 3
		tmp_42 : 4
		tmp_39 : 5
		row_assign_10_2_t : 6
	State 3
		t_V_2_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_70 : 1
		icmp2 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_71 : 3
		rev3 : 4
		tmp_19 : 3
		or_cond_i_i : 4
		tmp_72 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast1 : 5
		p_p2_i_i_cast : 5
		tmp_21 : 5
		p_assign_2 : 6
		p_assign_3 : 7
		sel_tmp_cast : 8
		tmp_19_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 9
		tmp_73 : 10
		brmerge : 4
		StgValue_122 : 4
		or_cond_i : 3
		StgValue_130 : 3
	State 4
		tmp_23 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		tmp_24 : 1
		col_buf_0_val_0_0 : 2
		tmp_25 : 1
		col_buf_0_val_1_0 : 2
		tmp_26 : 1
		col_buf_0_val_2_0 : 2
		StgValue_170 : 1
		StgValue_171 : 1
		StgValue_174 : 3
		StgValue_175 : 1
		StgValue_176 : 3
		StgValue_177 : 1
		StgValue_178 : 1
		StgValue_179 : 3
		tmp_32 : 3
		src_kernel_win_0_va_23 : 4
		tmp_36 : 3
		src_kernel_win_0_va_24 : 4
		tmp_40 : 3
		src_kernel_win_0_va_25 : 4
		r_V_0_cast : 1
		r_V_s : 2
		tmp_370_0_cast : 3
		r_V_0_1_cast : 1
		r_V_50_0_1 : 2
		tmp_370_0_1_cast : 3
		sum_V_0_1 : 4
		StgValue_197 : 1
		StgValue_198 : 5
	State 6
		r_V_50_0_2 : 1
		tmp_370_0_2_cast_cas : 2
		sum_V_0_2 : 3
		sum_V_0_2_cast : 4
		r_V_1_cast : 1
		r_V_50_1 : 2
		tmp_370_1_cast_cast : 3
		tmp_76 : 3
		tmp_77 : 4
		sum_V_1_1 : 5
		r_V_50_1_2 : 1
		tmp_78 : 2
		tmp_43 : 5
		r_V_2_cast : 1
		r_V_50_2 : 2
		tmp_79 : 3
		r_V_2_1_cast : 1
		r_V_50_2_1 : 2
		tmp_80 : 3
		tmp5 : 3
		tmp5_cast : 4
		tmp4 : 5
		tmp6 : 6
		tmp8 : 4
		StgValue_232 : 1
		StgValue_234 : 1
	State 7
		p_Val2_s : 1
		p_Result_s : 2
		p_Val2_1 : 1
		tmp_44 : 2
		tmp_i_i : 3
		not_i_i : 3
		overflow : 4
		p_mux_i_i_cast : 3
		tmp_1_i_i : 4
		p_Val2_6 : 4
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_368            |    0    |    0    |    13   |
|          |           tmp_7_fu_424           |    0    |    0    |    13   |
|          |        p_assign_6_1_fu_488       |    0    |    0    |    13   |
|          |        p_assign_6_2_fu_514       |    0    |    0    |    13   |
|          |           tmp_30_fu_554          |    0    |    0    |    10   |
|          |           tmp_37_fu_612          |    0    |    0    |    10   |
|          |            j_V_fu_660            |    0    |    0    |    13   |
|          |         ImagLoc_x_fu_682         |    0    |    0    |    13   |
|    add   |         sum_V_1_1_fu_1061        |    0    |    0    |    13   |
|          |          tmp_43_fu_1079          |    0    |    0    |    8    |
|          |           tmp5_fu_1114           |    0    |    0    |    14   |
|          |           tmp4_fu_1124           |    0    |    0    |    13   |
|          |           tmp6_fu_1130           |    0    |    0    |    8    |
|          |           tmp8_fu_1136           |    0    |    0    |    15   |
|          |           tmp3_fu_1165           |    0    |    0    |    8    |
|          |         p_Val2_s_fu_1172         |    0    |    0    |    8    |
|          |           tmp7_fu_1186           |    0    |    0    |    8    |
|          |         p_Val2_1_fu_1190         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond461_i_fu_362       |    0    |    0    |    13   |
|          |           tmp_s_fu_374           |    0    |    0    |    13   |
|          |            icmp_fu_396           |    0    |    0    |    13   |
|          |           tmp_2_fu_402           |    0    |    0    |    13   |
|          |         tmp_328_1_fu_408         |    0    |    0    |    13   |
|          |           tmp_3_fu_414           |    0    |    0    |    13   |
|   icmp   |           tmp_10_fu_444          |    0    |    0    |    13   |
|          |           tmp_13_fu_478          |    0    |    0    |    13   |
|          |       exitcond460_i_fu_654       |    0    |    0    |    13   |
|          |           icmp2_fu_676           |    0    |    0    |    13   |
|          |           tmp_19_fu_706          |    0    |    0    |    13   |
|          |           tmp_21_fu_748          |    0    |    0    |    13   |
|          |          not_i_i_fu_1211         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |         r_V_50_1_fu_1045         |    0    |    0    |    41   |
|    mul   |        r_V_50_1_2_fu_1070        |    0    |    0    |    41   |
|          |         r_V_50_2_fu_1089         |    0    |    0    |    41   |
|          |        r_V_50_2_1_fu_1102        |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i497_i_fu_470        |    0    |    0    |    12   |
|          |           tmp_29_fu_546          |    0    |    0    |    2    |
|          |           tmp_31_fu_560          |    0    |    0    |    2    |
|          |           tmp_41_fu_590          |    0    |    0    |    2    |
|          |           tmp_35_fu_598          |    0    |    0    |    2    |
|          |           tmp_42_fu_628          |    0    |    0    |    2    |
|          |           tmp_39_fu_636          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_732         |    0    |    0    |    12   |
|  select  |         p_assign_3_fu_760        |    0    |    0    |    13   |
|          |             x_fu_790             |    0    |    0    |    14   |
|          |     col_buf_0_val_0_0_fu_856     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_874     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_892     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_946  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_964  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_982  |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1223      |    0    |    0    |    8    |
|          |         p_Val2_6_fu_1237         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_24_fu_845          |    0    |    0    |    15   |
|          |           tmp_25_fu_863          |    0    |    0    |    15   |
|    mux   |           tmp_26_fu_881          |    0    |    0    |    15   |
|          |           tmp_32_fu_935          |    0    |    0    |    15   |
|          |           tmp_36_fu_953          |    0    |    0    |    15   |
|          |           tmp_40_fu_971          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_464        |    0    |    0    |    13   |
|          |           tmp_28_fu_540          |    0    |    0    |    10   |
|    sub   |           tmp_66_fu_580          |    0    |    0    |    10   |
|          |         p_assign_1_fu_726        |    0    |    0    |    13   |
|          |         p_assign_2_fu_754        |    0    |    0    |    17   |
|          |           r_V_s_fu_999           |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_284_0_not_fu_380       |    0    |    0    |    2    |
|          |            rev_fu_438            |    0    |    0    |    2    |
|          |     row_assign_10_0_t_fu_568     |    0    |    0    |    2    |
|          |           tmp_33_fu_574          |    0    |    0    |    2    |
|          |     row_assign_10_1_t_fu_606     |    0    |    0    |    2    |
|    xor   |           tmp_68_fu_618          |    0    |    0    |    2    |
|          |     row_assign_10_2_t_fu_644     |    0    |    0    |    2    |
|          |            rev3_fu_700           |    0    |    0    |    2    |
|          |         tmp_19_not_fu_772        |    0    |    0    |    2    |
|          |       col_assign_3_t_fu_822      |    0    |    0    |    2    |
|          |          tmp_i_i_fu_1205         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i496_i_fu_450      |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_712        |    0    |    0    |    2    |
|    and   |          sel_tmp8_fu_784         |    0    |    0    |    2    |
|          |         or_cond_i_fu_807         |    0    |    0    |    2    |
|          |         overflow_fu_1217         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_778         |    0    |    0    |    2    |
|    or    |          brmerge_fu_802          |    0    |    0    |    2    |
|          |         tmp_1_i_i_fu_1231        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1245           |    1    |    0    |    0    |
|          |            grp_fu_1252           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_210 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_216 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_222 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_228 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_234 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_240 |    0    |    0    |    0    |
|          |          grp_read_fu_246         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_250_write_fu_252    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_369_0_1_cast_fu_334     |    0    |    0    |    0    |
|          |      tmp_369_0_2_cast_fu_338     |    0    |    0    |    0    |
|          |       tmp_369_1_cast_fu_342      |    0    |    0    |    0    |
|          |       tmp_369_2_cast_fu_350      |    0    |    0    |    0    |
|          |       ImagLoc_x_cast_fu_688      |    0    |    0    |    0    |
|          |       p_p2_i_i_cast1_fu_740      |    0    |    0    |    0    |
|   sext   |       p_p2_i_i_cast_fu_744       |    0    |    0    |    0    |
|          |      col_assign_cast_fu_812      |    0    |    0    |    0    |
|          |      tmp_370_0_cast_fu_1005      |    0    |    0    |    0    |
|          |      sum_V_0_2_cast_fu_1038      |    0    |    0    |    0    |
|          |    tmp_370_1_cast_cast_fu_1050   |    0    |    0    |    0    |
|          |         tmp5_cast_fu_1120        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_1169        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_369_1_2_cast_fu_346     |    0    |    0    |    0    |
|          |      tmp_369_2_1_cast_fu_354     |    0    |    0    |    0    |
|          |          t_V_cast_fu_358         |    0    |    0    |    0    |
|          |         t_V_2_cast_fu_650        |    0    |    0    |    0    |
|          |        sel_tmp_cast_fu_768       |    0    |    0    |    0    |
|          |           tmp_23_fu_815          |    0    |    0    |    0    |
|   zext   |         r_V_0_cast_fu_995        |    0    |    0    |    0    |
|          |       r_V_0_1_cast_fu_1009       |    0    |    0    |    0    |
|          |       r_V_0_2_cast_fu_1035       |    0    |    0    |    0    |
|          |        r_V_1_cast_fu_1041        |    0    |    0    |    0    |
|          |       r_V_1_2_cast_fu_1067       |    0    |    0    |    0    |
|          |        r_V_2_cast_fu_1085        |    0    |    0    |    0    |
|          |       r_V_2_1_cast_fu_1098       |    0    |    0    |    0    |
|          |   tmp_370_2_2_cast_cas_fu_1111   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_55_fu_386          |    0    |    0    |    0    |
|partselect|           tmp_70_fu_666          |    0    |    0    |    0    |
|          |          tmp_44_fu_1195          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_56_fu_420          |    0    |    0    |    0    |
|          |           tmp_59_fu_484          |    0    |    0    |    0    |
|          |           tmp_62_fu_510          |    0    |    0    |    0    |
|          |           tmp_65_fu_536          |    0    |    0    |    0    |
|          |           tmp_67_fu_586          |    0    |    0    |    0    |
|   trunc  |           tmp_69_fu_624          |    0    |    0    |    0    |
|          |           tmp_73_fu_798          |    0    |    0    |    0    |
|          |          tmp_76_fu_1054          |    0    |    0    |    0    |
|          |          tmp_77_fu_1058          |    0    |    0    |    0    |
|          |          tmp_78_fu_1075          |    0    |    0    |    0    |
|          |          tmp_79_fu_1094          |    0    |    0    |    0    |
|          |          tmp_80_fu_1107          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_57_fu_430          |    0    |    0    |    0    |
|          |           tmp_58_fu_456          |    0    |    0    |    0    |
|          |           tmp_60_fu_494          |    0    |    0    |    0    |
|          |           tmp_61_fu_502          |    0    |    0    |    0    |
| bitselect|           tmp_63_fu_520          |    0    |    0    |    0    |
|          |           tmp_64_fu_528          |    0    |    0    |    0    |
|          |           tmp_71_fu_692          |    0    |    0    |    0    |
|          |           tmp_72_fu_718          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1178        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   863   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1442       |    1   |
|    col_assign_3_t_reg_1459    |    2   |
|     exitcond460_i_reg_1419    |    1   |
|     exitcond461_i_reg_1366    |    1   |
|          i_V_reg_1370         |   11   |
|         icmp_reg_1384         |    1   |
|          j_V_reg_1423         |   11   |
|  k_buf_0_val_3_addr_reg_1453  |   11   |
|  k_buf_0_val_4_addr_reg_1466  |   11   |
|  k_buf_0_val_5_addr_reg_1472  |   11   |
|      or_cond_i_i_reg_1428     |    1   |
|       or_cond_i_reg_1449      |    1   |
|       p_Val2_6_reg_1531       |    8   |
|      r_V_50_1_2_reg_1506      |   12   |
| right_border_buf_0_14_reg_1305|    8   |
| right_border_buf_0_15_reg_1311|    8   |
| right_border_buf_0_16_reg_1317|    8   |
| right_border_buf_0_17_reg_1324|    8   |
| right_border_buf_0_18_reg_1330|    8   |
| right_border_buf_0_s_reg_1298 |    8   |
|   row_assign_10_0_t_reg_1404  |    2   |
|   row_assign_10_1_t_reg_1409  |    2   |
|   row_assign_10_2_t_reg_1414  |    2   |
|src_kernel_win_0_va_18_reg_1267|    8   |
|src_kernel_win_0_va_19_reg_1273|    8   |
|src_kernel_win_0_va_20_reg_1279|    8   |
|src_kernel_win_0_va_21_reg_1285|    8   |
|src_kernel_win_0_va_22_reg_1292|    8   |
|src_kernel_win_0_va_23_reg_1478|    8   |
|src_kernel_win_0_va_24_reg_1485|    8   |
|src_kernel_win_0_va_25_reg_1491|    8   |
|  src_kernel_win_0_va_reg_1260 |    8   |
|       sum_V_0_1_reg_1496      |   11   |
|       sum_V_1_1_reg_1501      |   12   |
|         t_V_2_reg_323         |   11   |
|          t_V_reg_312          |   11   |
|         tmp4_reg_1516         |   11   |
|         tmp6_reg_1521         |    8   |
|         tmp8_reg_1526         |    8   |
|     tmp_284_0_not_reg_1379    |    1   |
|         tmp_2_reg_1389        |    1   |
|       tmp_328_1_reg_1393      |    1   |
|   tmp_369_0_1_cast_reg_1336   |   10   |
|   tmp_369_0_2_cast_reg_1341   |   10   |
|   tmp_369_1_2_cast_reg_1351   |   12   |
|    tmp_369_1_cast_reg_1346    |   11   |
|   tmp_369_2_1_cast_reg_1361   |   11   |
|    tmp_369_2_cast_reg_1356    |   10   |
|         tmp_3_reg_1397        |    1   |
|        tmp_73_reg_1437        |    2   |
|        tmp_79_reg_1511        |    8   |
|         tmp_s_reg_1375        |    1   |
|           x_reg_1432          |   14   |
+-------------------------------+--------+
|             Total             |   374  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_265 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_277 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_289 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1252    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   863  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   374  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   10   |   374  |   917  |
+-----------+--------+--------+--------+--------+--------+
