// Seed: 904516035
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = -1'h0 - id_3;
  assign module_1._id_2 = 0;
  assign id_2 = id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd64
) (
    input wor id_0,
    output logic id_1,
    output supply1 _id_2,
    output wand id_3,
    input wor id_4
);
  logic id_6;
  ;
  for (id_7 = id_0 && id_6; ~id_6; id_1 = id_7) begin : LABEL_0
    assign id_7 = ~id_0;
  end
  initial id_7 <= id_0;
  assign id_1 = "" * -1;
  logic [(  1 'b0 ==  id_2  ) : 1] id_8;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_8
  );
endmodule
