#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Dec 25 00:14:55 2016
# Process ID: 10436
# Current directory: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4316 C:\Users\ZYZ\Desktop\CCCCC\Gluttonous Snake\Gluttonous Snake\Gluttonous Snake.xpr
# Log file: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/Gluttonous Snake.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 656.949 ; gain = 61.910
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: Top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:03 ; elapsed = 00:46:24 . Memory (MB): peak = 726.770 ; gain = 516.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Top.v:23]
INFO: [Synth 8-638] synthesizing module 'Clock_divide' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Clock_divide.v:23]
INFO: [Synth 8-256] done synthesizing module 'Clock_divide' (1#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Clock_divide.v:23]
INFO: [Synth 8-638] synthesizing module 'Button_Scaning' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Button_Scan.v:21]
INFO: [Synth 8-256] done synthesizing module 'Button_Scaning' (2#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Button_Scan.v:21]
INFO: [Synth 8-638] synthesizing module 'Game_Control' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Game_Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Game_Control' (3#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Game_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:23]
WARNING: [Synth 8-567] referenced signal 'y_pos' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
WARNING: [Synth 8-567] referenced signal 'apple_y' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
WARNING: [Synth 8-567] referenced signal 'apple_x' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
WARNING: [Synth 8-567] referenced signal 'node_cube_y' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
WARNING: [Synth 8-567] referenced signal 'score' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
WARNING: [Synth 8-567] referenced signal 'node_cube_x' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:130]
INFO: [Synth 8-256] done synthesizing module 'Display' (4#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Display.v:23]
WARNING: [Synth 8-689] width (80) of port connection 'Line_VRAM' does not match port width (40) of module 'Display' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Top.v:95]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:24]
	Parameter PAL bound to: 640 - type: integer 
	Parameter LAF bound to: 480 - type: integer 
	Parameter PLD bound to: 800 - type: integer 
	Parameter LFD bound to: 521 - type: integer 
	Parameter HPW bound to: 96 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VPW bound to: 2 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VBP bound to: 29 - type: integer 
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000000 is unreachable [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:187]
WARNING: [Synth 8-567] referenced signal 'VRAM' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:186]
WARNING: [Synth 8-567] referenced signal 'y_pos' should be on the sensitivity list [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:186]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:235]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/vga_controller.v:24]
WARNING: [Synth 8-689] width (80) of port connection 'VRAM' does not match port width (40) of module 'vga_controller' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Top.v:103]
INFO: [Synth 8-638] synthesizing module 'Snake_Control' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Snake_Control.v:22]
	Parameter UP bound to: 0 - type: integer 
	Parameter DOWN bound to: 1 - type: integer 
	Parameter LEFT bound to: 2 - type: integer 
	Parameter RIGHT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Snake_Control.v:58]
INFO: [Synth 8-256] done synthesizing module 'Snake_Control' (6#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Snake_Control.v:22]
INFO: [Synth 8-638] synthesizing module 'Eating_Apple' [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/EatingApple.v:22]
INFO: [Synth 8-256] done synthesizing module 'Eating_Apple' (7#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/EatingApple.v:22]
INFO: [Synth 8-256] done synthesizing module 'Top' (8#1) [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/codes/Top.v:23]
WARNING: [Synth 8-3331] design vga_controller has unconnected port rst_n
WARNING: [Synth 8-3331] design vga_controller has unconnected port VRAM[39]
WARNING: [Synth 8-3331] design vga_controller has unconnected port VRAM[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:04 ; elapsed = 00:46:27 . Memory (MB): peak = 760.863 ; gain = 550.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:04 ; elapsed = 00:46:27 . Memory (MB): peak = 760.863 ; gain = 550.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/Gluttonous Snake.srcs/constrs_2/new/Glu_Snake.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Gluttonous Snake/Gluttonous Snake/Gluttonous Snake.srcs/constrs_2/new/Glu_Snake.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:32 ; elapsed = 00:46:57 . Memory (MB): peak = 1050.199 ; gain = 839.965
22 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1050.199 ; gain = 345.684
report_methodology -name ultrafast_methodology_1 -checks {XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-52 CLKC-51 CLKC-50 CLKC-49 CLKC-48 CLKC-47 CLKC-46 CLKC-45 CLKC-44 CLKC-34 CLKC-43 CLKC-33 CLKC-42 CLKC-40 CLKC-32 CLKC-30 CLKC-28 CLKC-26 CLKC-24 CLKC-22 CLKC-41 CLKC-39 CLKC-31 CLKC-29 CLKC-27 CLKC-25 CLKC-23 CLKC-21 CLKC-17 CLKC-13 CLKC-16 CLKC-12 CLKC-15 CLKC-11 CLKC-14 CLKC-10 CLKC-8 CLKC-7 CLKC-6 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-20 CLKC-19 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 RRRS-1 RROR-1 ROAS-1 RMOR-1 RMIR-1 RFTL-1 RFRC-1 RFRA-1 RFFI-1 RFFH-1 RFCF-1 RCCL-1 RCBG-1 RAMP-1 RAMF-1 RAMD-1 RAKN-1}
INFO: [DRC 23-133] Running Methodology with 2 threads
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 25 02:01:38 2016...
