Analysis & Elaboration report for topmoduleTripleDes
Tue May 07 19:08:42 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Tue May 07 19:08:42 2019           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; topmoduleTripleDes                          ;
; Top-level Entity Name              ; topmoduleTripleDes                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; topmoduleTripleDes ; topmoduleTripleDes ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue May 07 19:08:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ECE176FinalProject-V-T-N -c topmoduleTripleDes --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/topmoduletripledes.v
    Info (12023): Found entity 1: tripledes File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s8.v
    Info (12023): Found entity 1: s8 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s7.v
    Info (12023): Found entity 1: s7 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s6.v
    Info (12023): Found entity 1: s6 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s5.v
    Info (12023): Found entity 1: s5 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s4.v
    Info (12023): Found entity 1: s4 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s3.v
    Info (12023): Found entity 1: s3 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s2.v
    Info (12023): Found entity 1: s2 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s1.v
    Info (12023): Found entity 1: s1 File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/s_function.v
    Info (12023): Found entity 1: s_function File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/s_function.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/p_function.v
    Info (12023): Found entity 1: p_function File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/keymixer.v
    Info (12023): Found entity 1: keyMixer File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expon_is_expkc.v
    Info (12023): Found entity 1: expon File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expon_is_expkc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/expansion.v
    Info (12023): Found entity 1: expansion File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/equals.v
    Info (12023): Found entity 1: equals File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/equals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/enot.v
    Info (12023): Found entity 1: enot File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/enot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/encrypt.v
    Info (12023): Found entity 1: encrypt File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/desrounds.v
    Info (12023): Found entity 1: desRounds File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/desRounds.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/des.v
    Info (12023): Found entity 1: des File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/v_trien_ngo-pc/documents/github/ece176finalproj/decrypt.v
    Info (12023): Found entity 1: decrypt File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/decrypt.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmoduletripledes.bdf
    Info (12023): Found entity 1: topmoduleTripleDes
Info (12127): Elaborating entity "topmoduleTripleDes" for the top level hierarchy
Info (12128): Elaborating entity "tripledes" for hierarchy "tripledes:inst"
Warning (10034): Output port "password" at topmoduleTripleDes.v(1) has no driver File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v Line: 1
Info (12128): Elaborating entity "des" for hierarchy "tripledes:inst|des:creatingdes[1].em" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/topmoduleTripleDes.v Line: 10
Info (12128): Elaborating entity "encrypt" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/des.v Line: 3
Info (12128): Elaborating entity "p_function" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|p_function:kper" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 15
Warning (10230): Verilog HDL assignment warning at p_function.v(67): truncated value with size 64 to match size of target (56) File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 67
Info (12128): Elaborating entity "p_function" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|p_function:init" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 16
Info (12128): Elaborating entity "desRounds" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|desRounds:unot0" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 17
Info (12128): Elaborating entity "expansion" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|expansion:encryptloop[1].ex" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at expansion.v(5): object "bit8four" assigned a value but never read File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 5
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit8one should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit8two should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit8three should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit8four should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit10one should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit10two should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit10three should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10855): Verilog HDL warning at expansion.v(12): initial value for variable bit10four should be constant File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 12
Warning (10030): Net "bit10one" at expansion.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 7
Warning (10030): Net "bit10two" at expansion.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 8
Warning (10030): Net "bit10three" at expansion.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 9
Warning (10030): Net "bit10four" at expansion.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/expansion.v Line: 10
Info (12128): Elaborating entity "keyMixer" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|keyMixer:encryptloop[1].km" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/encrypt.v Line: 22
Info (12128): Elaborating entity "p_function" for hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|keyMixer:encryptloop[1].km|p_function:pf" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v Line: 16
Error (10232): Verilog HDL error at p_function.v(68): index 58 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 68
Error (10232): Verilog HDL error at p_function.v(69): index 60 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 69
Error (10232): Verilog HDL error at p_function.v(70): index 62 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 70
Error (10232): Verilog HDL error at p_function.v(71): index 64 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 71
Error (10232): Verilog HDL error at p_function.v(72): index 57 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 72
Error (10232): Verilog HDL error at p_function.v(73): index 59 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 73
Error (10232): Verilog HDL error at p_function.v(74): index 61 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 74
Error (10232): Verilog HDL error at p_function.v(75): index 63 cannot fall outside the declared range [56:1] for vector "in" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 75
Warning (10230): Verilog HDL assignment warning at p_function.v(67): truncated value with size 64 to match size of target (48) File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/p_function.v Line: 67
Error (12152): Can't elaborate user hierarchy "tripledes:inst|des:creatingdes[1].em|encrypt:en|keyMixer:encryptloop[1].km|p_function:pf" File: C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/keyMixer.v Line: 16
Info (144001): Generated suppressed messages file C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/output_files/topmoduleTripleDes.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 9 errors, 17 warnings
    Error: Peak virtual memory: 4735 megabytes
    Error: Processing ended: Tue May 07 19:08:42 2019
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:36


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/V_Trien_Ngo-PC/Documents/GitHub/ECE176FinalProj/synthesize/output_files/topmoduleTripleDes.map.smsg.


