{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 1829.87,
	"cts__clock__skew__setup__pre_repair": 210.762,
	"cts__clock__skew__hold__pre_repair": 210.746,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.19817,
	"cts__timing__drv__max_slew__pre_repair": 42,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00737485,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 10000,
	"cts__design__core__area__pre_repair": 9166.5,
	"cts__design__instance__count__pre_repair": 19953,
	"cts__design__instance__area__pre_repair": 2395,
	"cts__design__instance__count__stdcell__pre_repair": 19953,
	"cts__design__instance__area__stdcell__pre_repair": 2395,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.261277,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.261277,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 1829.87,
	"cts__clock__skew__setup__post_repair": 210.762,
	"cts__clock__skew__hold__post_repair": 210.746,
	"cts__timing__drv__max_slew_limit__post_repair": -0.19817,
	"cts__timing__drv__max_slew__post_repair": 42,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00737485,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 10000,
	"cts__design__core__area__post_repair": 9166.5,
	"cts__design__instance__count__post_repair": 19953,
	"cts__design__instance__area__post_repair": 2395,
	"cts__design__instance__count__stdcell__post_repair": 19953,
	"cts__design__instance__area__stdcell__post_repair": 2395,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.261277,
	"cts__design__instance__utilization__stdcell__post_repair": 0.261277,
	"cts__design__instance__displacement__total": 96.596,
	"cts__design__instance__displacement__mean": 0.004,
	"cts__design__instance__displacement__max": 1.118,
	"cts__route__wirelength__estimated": 85454.7,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 85454.7,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 1830.25,
	"cts__clock__skew__setup": 211.309,
	"cts__clock__skew__hold": 211.293,
	"cts__timing__drv__max_slew_limit": -0.189154,
	"cts__timing__drv__max_slew": 37,
	"cts__timing__drv__max_cap_limit": 0.0085915,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__design__io": 264,
	"cts__design__die__area": 10000,
	"cts__design__core__area": 9166.5,
	"cts__design__instance__count": 19953,
	"cts__design__instance__area": 2395,
	"cts__design__instance__count__stdcell": 19953,
	"cts__design__instance__area__stdcell": 2395,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.261277,
	"cts__design__instance__utilization__stdcell": 0.261277
}