

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Wed Nov 25 17:34:16 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_huffman_encoding
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.592 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 1.295 us | 1.295 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     69|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|      67|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      67|    162|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_fu_127_p2                |     +    |      0|  0|  15|           9|           1|
    |j_V_fu_158_p2              |     +    |      0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_121_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln883_fu_147_p2       |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  69|          64|          18|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_0_i_reg_101            |   9|          2|    9|         18|
    |in_data_V_blk_n          |   9|          2|    1|          2|
    |n_out_blk_n              |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |t_V_fu_58                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   25|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |frequency_V_reg_190      |  32|   0|   32|          0|
    |i_0_i_reg_101            |   9|   0|    9|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_fu_58                |   9|   0|    9|          0|
    |value_V_reg_185          |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      filter     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      filter     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      filter     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      filter     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      filter     | return value |
|start_out                 | out |    1| ap_ctrl_hs |      filter     | return value |
|start_write               | out |    1| ap_ctrl_hs |      filter     | return value |
|in_data_V_dout            |  in |   41|   ap_fifo  |    in_data_V    |    pointer   |
|in_data_V_empty_n         |  in |    1|   ap_fifo  |    in_data_V    |    pointer   |
|in_data_V_read            | out |    1|   ap_fifo  |    in_data_V    |    pointer   |
|out_value_V_address0      | out |    8|  ap_memory |   out_value_V   |     array    |
|out_value_V_ce0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_we0           | out |    1|  ap_memory |   out_value_V   |     array    |
|out_value_V_d0            | out |    9|  ap_memory |   out_value_V   |     array    |
|out_frequency_V_address0  | out |    8|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_ce0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_we0       | out |    1|  ap_memory | out_frequency_V |     array    |
|out_frequency_V_d0        | out |   32|  ap_memory | out_frequency_V |     array    |
|n_out_din                 | out |    9|   ap_fifo  |      n_out      |    pointer   |
|n_out_full_n              |  in |    1|   ap_fifo  |      n_out      |    pointer   |
|n_out_write               | out |    1|   ap_fifo  |      n_out      |    pointer   |
+--------------------------+-----+-----+------------+-----------------+--------------+

