
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014d8 <.init>:
  4014d8:	stp	x29, x30, [sp, #-16]!
  4014dc:	mov	x29, sp
  4014e0:	bl	401950 <ferror@plt+0x60>
  4014e4:	ldp	x29, x30, [sp], #16
  4014e8:	ret

Disassembly of section .plt:

00000000004014f0 <memcpy@plt-0x20>:
  4014f0:	stp	x16, x30, [sp, #-16]!
  4014f4:	adrp	x16, 415000 <ferror@plt+0x13710>
  4014f8:	ldr	x17, [x16, #4088]
  4014fc:	add	x16, x16, #0xff8
  401500:	br	x17
  401504:	nop
  401508:	nop
  40150c:	nop

0000000000401510 <memcpy@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14710>
  401514:	ldr	x17, [x16]
  401518:	add	x16, x16, #0x0
  40151c:	br	x17

0000000000401520 <_exit@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14710>
  401524:	ldr	x17, [x16, #8]
  401528:	add	x16, x16, #0x8
  40152c:	br	x17

0000000000401530 <strtok@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14710>
  401534:	ldr	x17, [x16, #16]
  401538:	add	x16, x16, #0x10
  40153c:	br	x17

0000000000401540 <strtoul@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14710>
  401544:	ldr	x17, [x16, #24]
  401548:	add	x16, x16, #0x18
  40154c:	br	x17

0000000000401550 <strlen@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14710>
  401554:	ldr	x17, [x16, #32]
  401558:	add	x16, x16, #0x20
  40155c:	br	x17

0000000000401560 <fputs@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14710>
  401564:	ldr	x17, [x16, #40]
  401568:	add	x16, x16, #0x28
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14710>
  401574:	ldr	x17, [x16, #48]
  401578:	add	x16, x16, #0x30
  40157c:	br	x17

0000000000401580 <dup@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14710>
  401584:	ldr	x17, [x16, #56]
  401588:	add	x16, x16, #0x38
  40158c:	br	x17

0000000000401590 <strtoimax@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14710>
  401594:	ldr	x17, [x16, #64]
  401598:	add	x16, x16, #0x40
  40159c:	br	x17

00000000004015a0 <daemon@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015a4:	ldr	x17, [x16, #72]
  4015a8:	add	x16, x16, #0x48
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015b4:	ldr	x17, [x16, #80]
  4015b8:	add	x16, x16, #0x50
  4015bc:	br	x17

00000000004015c0 <pause@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015c4:	ldr	x17, [x16, #88]
  4015c8:	add	x16, x16, #0x58
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015d4:	ldr	x17, [x16, #96]
  4015d8:	add	x16, x16, #0x60
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015e4:	ldr	x17, [x16, #104]
  4015e8:	add	x16, x16, #0x68
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4015f4:	ldr	x17, [x16, #112]
  4015f8:	add	x16, x16, #0x70
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14710>
  401604:	ldr	x17, [x16, #120]
  401608:	add	x16, x16, #0x78
  40160c:	br	x17

0000000000401610 <tcgetattr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14710>
  401614:	ldr	x17, [x16, #128]
  401618:	add	x16, x16, #0x80
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14710>
  401624:	ldr	x17, [x16, #136]
  401628:	add	x16, x16, #0x88
  40162c:	br	x17

0000000000401630 <signal@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14710>
  401634:	ldr	x17, [x16, #144]
  401638:	add	x16, x16, #0x90
  40163c:	br	x17

0000000000401640 <malloc@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14710>
  401644:	ldr	x17, [x16, #152]
  401648:	add	x16, x16, #0x98
  40164c:	br	x17

0000000000401650 <open@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14710>
  401654:	ldr	x17, [x16, #160]
  401658:	add	x16, x16, #0xa0
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14710>
  401664:	ldr	x17, [x16, #168]
  401668:	add	x16, x16, #0xa8
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14710>
  401674:	ldr	x17, [x16, #176]
  401678:	add	x16, x16, #0xb0
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14710>
  401684:	ldr	x17, [x16, #184]
  401688:	add	x16, x16, #0xb8
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14710>
  401694:	ldr	x17, [x16, #192]
  401698:	add	x16, x16, #0xc0
  40169c:	br	x17

00000000004016a0 <sleep@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016a4:	ldr	x17, [x16, #200]
  4016a8:	add	x16, x16, #0xc8
  4016ac:	br	x17

00000000004016b0 <vwarnx@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016b4:	ldr	x17, [x16, #208]
  4016b8:	add	x16, x16, #0xd0
  4016bc:	br	x17

00000000004016c0 <strcasecmp@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016c4:	ldr	x17, [x16, #216]
  4016c8:	add	x16, x16, #0xd8
  4016cc:	br	x17

00000000004016d0 <strdup@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016d4:	ldr	x17, [x16, #224]
  4016d8:	add	x16, x16, #0xe0
  4016dc:	br	x17

00000000004016e0 <close@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016e4:	ldr	x17, [x16, #232]
  4016e8:	add	x16, x16, #0xe8
  4016ec:	br	x17

00000000004016f0 <__gmon_start__@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4016f4:	ldr	x17, [x16, #240]
  4016f8:	add	x16, x16, #0xf0
  4016fc:	br	x17

0000000000401700 <write@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14710>
  401704:	ldr	x17, [x16, #248]
  401708:	add	x16, x16, #0xf8
  40170c:	br	x17

0000000000401710 <strtoumax@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14710>
  401714:	ldr	x17, [x16, #256]
  401718:	add	x16, x16, #0x100
  40171c:	br	x17

0000000000401720 <abort@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14710>
  401724:	ldr	x17, [x16, #264]
  401728:	add	x16, x16, #0x108
  40172c:	br	x17

0000000000401730 <textdomain@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14710>
  401734:	ldr	x17, [x16, #272]
  401738:	add	x16, x16, #0x110
  40173c:	br	x17

0000000000401740 <getopt_long@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14710>
  401744:	ldr	x17, [x16, #280]
  401748:	add	x16, x16, #0x118
  40174c:	br	x17

0000000000401750 <strcmp@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14710>
  401754:	ldr	x17, [x16, #288]
  401758:	add	x16, x16, #0x120
  40175c:	br	x17

0000000000401760 <warn@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14710>
  401764:	ldr	x17, [x16, #296]
  401768:	add	x16, x16, #0x128
  40176c:	br	x17

0000000000401770 <__ctype_b_loc@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14710>
  401774:	ldr	x17, [x16, #304]
  401778:	add	x16, x16, #0x130
  40177c:	br	x17

0000000000401780 <strtol@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14710>
  401784:	ldr	x17, [x16, #312]
  401788:	add	x16, x16, #0x138
  40178c:	br	x17

0000000000401790 <cfsetspeed@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14710>
  401794:	ldr	x17, [x16, #320]
  401798:	add	x16, x16, #0x140
  40179c:	br	x17

00000000004017a0 <free@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017a4:	ldr	x17, [x16, #328]
  4017a8:	add	x16, x16, #0x148
  4017ac:	br	x17

00000000004017b0 <nanosleep@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017b4:	ldr	x17, [x16, #336]
  4017b8:	add	x16, x16, #0x150
  4017bc:	br	x17

00000000004017c0 <vasprintf@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017c4:	ldr	x17, [x16, #344]
  4017c8:	add	x16, x16, #0x158
  4017cc:	br	x17

00000000004017d0 <strndup@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017d4:	ldr	x17, [x16, #352]
  4017d8:	add	x16, x16, #0x160
  4017dc:	br	x17

00000000004017e0 <strspn@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017e4:	ldr	x17, [x16, #360]
  4017e8:	add	x16, x16, #0x168
  4017ec:	br	x17

00000000004017f0 <strchr@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4017f4:	ldr	x17, [x16, #368]
  4017f8:	add	x16, x16, #0x170
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14710>
  401804:	ldr	x17, [x16, #376]
  401808:	add	x16, x16, #0x178
  40180c:	br	x17

0000000000401810 <warnx@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14710>
  401814:	ldr	x17, [x16, #384]
  401818:	add	x16, x16, #0x180
  40181c:	br	x17

0000000000401820 <memchr@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14710>
  401824:	ldr	x17, [x16, #392]
  401828:	add	x16, x16, #0x188
  40182c:	br	x17

0000000000401830 <tcsetattr@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14710>
  401834:	ldr	x17, [x16, #400]
  401838:	add	x16, x16, #0x190
  40183c:	br	x17

0000000000401840 <isatty@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14710>
  401844:	ldr	x17, [x16, #408]
  401848:	add	x16, x16, #0x198
  40184c:	br	x17

0000000000401850 <cfmakeraw@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14710>
  401854:	ldr	x17, [x16, #416]
  401858:	add	x16, x16, #0x1a0
  40185c:	br	x17

0000000000401860 <dcgettext@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14710>
  401864:	ldr	x17, [x16, #424]
  401868:	add	x16, x16, #0x1a8
  40186c:	br	x17

0000000000401870 <errx@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14710>
  401874:	ldr	x17, [x16, #432]
  401878:	add	x16, x16, #0x1b0
  40187c:	br	x17

0000000000401880 <strcspn@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14710>
  401884:	ldr	x17, [x16, #440]
  401888:	add	x16, x16, #0x1b8
  40188c:	br	x17

0000000000401890 <printf@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14710>
  401894:	ldr	x17, [x16, #448]
  401898:	add	x16, x16, #0x1c0
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018a4:	ldr	x17, [x16, #456]
  4018a8:	add	x16, x16, #0x1c8
  4018ac:	br	x17

00000000004018b0 <fprintf@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018b4:	ldr	x17, [x16, #464]
  4018b8:	add	x16, x16, #0x1d0
  4018bc:	br	x17

00000000004018c0 <err@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018c4:	ldr	x17, [x16, #472]
  4018c8:	add	x16, x16, #0x1d8
  4018cc:	br	x17

00000000004018d0 <ioctl@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018d4:	ldr	x17, [x16, #480]
  4018d8:	add	x16, x16, #0x1e0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018e4:	ldr	x17, [x16, #488]
  4018e8:	add	x16, x16, #0x1e8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14710>
  4018f4:	ldr	x17, [x16, #496]
  4018f8:	add	x16, x16, #0x1f0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1a50
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x4200
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x4280
  401948:	bl	401680 <__libc_start_main@plt>
  40194c:	bl	401720 <abort@plt>
  401950:	adrp	x0, 415000 <ferror@plt+0x13710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	4016f0 <__gmon_start__@plt>
  401960:	ret
  401964:	adrp	x0, 416000 <ferror@plt+0x14710>
  401968:	add	x0, x0, #0x210
  40196c:	adrp	x1, 416000 <ferror@plt+0x14710>
  401970:	add	x1, x1, #0x210
  401974:	cmp	x0, x1
  401978:	b.eq	4019ac <ferror@plt+0xbc>  // b.none
  40197c:	stp	x29, x30, [sp, #-32]!
  401980:	mov	x29, sp
  401984:	adrp	x0, 404000 <ferror@plt+0x2710>
  401988:	ldr	x0, [x0, #688]
  40198c:	str	x0, [sp, #24]
  401990:	mov	x1, x0
  401994:	cbz	x1, 4019a4 <ferror@plt+0xb4>
  401998:	adrp	x0, 416000 <ferror@plt+0x14710>
  40199c:	add	x0, x0, #0x210
  4019a0:	blr	x1
  4019a4:	ldp	x29, x30, [sp], #32
  4019a8:	ret
  4019ac:	ret
  4019b0:	adrp	x0, 416000 <ferror@plt+0x14710>
  4019b4:	add	x0, x0, #0x210
  4019b8:	adrp	x1, 416000 <ferror@plt+0x14710>
  4019bc:	add	x1, x1, #0x210
  4019c0:	sub	x0, x0, x1
  4019c4:	lsr	x1, x0, #63
  4019c8:	add	x0, x1, x0, asr #3
  4019cc:	cmp	xzr, x0, asr #1
  4019d0:	b.eq	401a08 <ferror@plt+0x118>  // b.none
  4019d4:	stp	x29, x30, [sp, #-32]!
  4019d8:	mov	x29, sp
  4019dc:	asr	x1, x0, #1
  4019e0:	adrp	x0, 404000 <ferror@plt+0x2710>
  4019e4:	ldr	x0, [x0, #696]
  4019e8:	str	x0, [sp, #24]
  4019ec:	mov	x2, x0
  4019f0:	cbz	x2, 401a00 <ferror@plt+0x110>
  4019f4:	adrp	x0, 416000 <ferror@plt+0x14710>
  4019f8:	add	x0, x0, #0x210
  4019fc:	blr	x2
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	ret
  401a0c:	adrp	x0, 416000 <ferror@plt+0x14710>
  401a10:	ldrb	w0, [x0, #568]
  401a14:	cbnz	w0, 401a38 <ferror@plt+0x148>
  401a18:	stp	x29, x30, [sp, #-16]!
  401a1c:	mov	x29, sp
  401a20:	bl	401964 <ferror@plt+0x74>
  401a24:	adrp	x0, 416000 <ferror@plt+0x14710>
  401a28:	mov	w1, #0x1                   	// #1
  401a2c:	strb	w1, [x0, #568]
  401a30:	ldp	x29, x30, [sp], #16
  401a34:	ret
  401a38:	ret
  401a3c:	stp	x29, x30, [sp, #-16]!
  401a40:	mov	x29, sp
  401a44:	bl	4019b0 <ferror@plt+0xc0>
  401a48:	ldp	x29, x30, [sp], #16
  401a4c:	ret
  401a50:	sub	sp, sp, #0xc0
  401a54:	stp	x20, x19, [sp, #176]
  401a58:	adrp	x19, 402000 <ferror@plt+0x710>
  401a5c:	add	x19, x19, #0x54
  401a60:	stp	x26, x25, [sp, #128]
  401a64:	mov	x25, x1
  401a68:	mov	w26, w0
  401a6c:	mov	w0, #0x9                   	// #9
  401a70:	mov	x1, x19
  401a74:	stp	x29, x30, [sp, #96]
  401a78:	stp	x28, x27, [sp, #112]
  401a7c:	stp	x24, x23, [sp, #144]
  401a80:	stp	x22, x21, [sp, #160]
  401a84:	add	x29, sp, #0x60
  401a88:	str	xzr, [sp, #24]
  401a8c:	bl	401630 <signal@plt>
  401a90:	mov	w0, #0x2                   	// #2
  401a94:	mov	x1, x19
  401a98:	bl	401630 <signal@plt>
  401a9c:	adrp	x1, 404000 <ferror@plt+0x2710>
  401aa0:	add	x1, x1, #0xab7
  401aa4:	mov	w0, #0x6                   	// #6
  401aa8:	bl	4018e0 <setlocale@plt>
  401aac:	adrp	x19, 404000 <ferror@plt+0x2710>
  401ab0:	add	x19, x19, #0x791
  401ab4:	adrp	x1, 404000 <ferror@plt+0x2710>
  401ab8:	add	x1, x1, #0x79c
  401abc:	mov	x0, x19
  401ac0:	bl	401670 <bindtextdomain@plt>
  401ac4:	mov	x0, x19
  401ac8:	bl	401730 <textdomain@plt>
  401acc:	bl	402074 <ferror@plt+0x784>
  401ad0:	cbz	w26, 401c60 <ferror@plt+0x370>
  401ad4:	adrp	x2, 404000 <ferror@plt+0x2710>
  401ad8:	adrp	x3, 404000 <ferror@plt+0x2710>
  401adc:	add	x2, x2, #0x7b8
  401ae0:	add	x3, x3, #0x308
  401ae4:	mov	w0, w26
  401ae8:	mov	x1, x25
  401aec:	mov	x4, xzr
  401af0:	bl	401740 <getopt_long@plt>
  401af4:	tbnz	w0, #31, 401c80 <ferror@plt+0x390>
  401af8:	adrp	x19, 404000 <ferror@plt+0x2710>
  401afc:	adrp	x27, 404000 <ferror@plt+0x2710>
  401b00:	adrp	x28, 404000 <ferror@plt+0x2710>
  401b04:	mov	w8, #0x2d                  	// #45
  401b08:	add	x19, x19, #0x2c0
  401b0c:	add	x27, x27, #0x7b8
  401b10:	add	x28, x28, #0x308
  401b14:	adrp	x22, 416000 <ferror@plt+0x14710>
  401b18:	mov	w20, #0x1                   	// #1
  401b1c:	mov	w24, #0x2d                  	// #45
  401b20:	mov	w23, #0x2d                  	// #45
  401b24:	str	xzr, [sp, #8]
  401b28:	str	wzr, [sp, #4]
  401b2c:	str	w8, [sp, #16]
  401b30:	b	401b5c <ferror@plt+0x26c>
  401b34:	mov	w23, w0
  401b38:	mov	w21, w24
  401b3c:	mov	w0, w26
  401b40:	mov	x1, x25
  401b44:	mov	x2, x27
  401b48:	mov	x3, x28
  401b4c:	mov	x4, xzr
  401b50:	bl	401740 <getopt_long@plt>
  401b54:	mov	w24, w21
  401b58:	tbnz	w0, #31, 401c9c <ferror@plt+0x3ac>
  401b5c:	sub	w8, w0, #0x31
  401b60:	cmp	w8, #0x42
  401b64:	b.hi	401d58 <ferror@plt+0x468>  // b.pmore
  401b68:	adr	x9, 401b34 <ferror@plt+0x244>
  401b6c:	ldrb	w10, [x19, x8]
  401b70:	add	x9, x9, x10, lsl #2
  401b74:	mov	w21, w0
  401b78:	br	x9
  401b7c:	mov	w21, w24
  401b80:	str	w0, [sp, #16]
  401b84:	b	401b3c <ferror@plt+0x24c>
  401b88:	ldr	x0, [x22, #536]
  401b8c:	add	x1, sp, #0x1c
  401b90:	add	x2, sp, #0x18
  401b94:	bl	402090 <ferror@plt+0x7a0>
  401b98:	b	401b38 <ferror@plt+0x248>
  401b9c:	ldr	x8, [x22, #536]
  401ba0:	str	x8, [sp, #8]
  401ba4:	b	401b38 <ferror@plt+0x248>
  401ba8:	ldr	x21, [x22, #536]
  401bac:	adrp	x1, 404000 <ferror@plt+0x2710>
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	mov	x0, xzr
  401bb8:	add	x1, x1, #0x7cb
  401bbc:	bl	401860 <dcgettext@plt>
  401bc0:	mov	x1, x0
  401bc4:	mov	x0, x21
  401bc8:	bl	402f38 <ferror@plt+0x1648>
  401bcc:	str	w0, [sp, #4]
  401bd0:	b	401b38 <ferror@plt+0x248>
  401bd4:	adrp	x8, 416000 <ferror@plt+0x14710>
  401bd8:	mov	w9, #0x1                   	// #1
  401bdc:	strb	w9, [x8, #572]
  401be0:	b	401b38 <ferror@plt+0x248>
  401be4:	ldr	x20, [x22, #536]
  401be8:	adrp	x1, 404000 <ferror@plt+0x2710>
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	mov	x0, xzr
  401bf4:	add	x1, x1, #0x7e2
  401bf8:	bl	401860 <dcgettext@plt>
  401bfc:	mov	x1, x0
  401c00:	mov	x0, x20
  401c04:	bl	4030b0 <ferror@plt+0x17c0>
  401c08:	mov	w20, w0
  401c0c:	cmp	w0, #0xb
  401c10:	mov	w21, w24
  401c14:	b.lt	401b3c <ferror@plt+0x24c>  // b.tstop
  401c18:	ldr	x2, [x22, #536]
  401c1c:	adrp	x1, 404000 <ferror@plt+0x2710>
  401c20:	add	x1, x1, #0x7f9
  401c24:	mov	w0, #0x1                   	// #1
  401c28:	bl	401870 <errx@plt>
  401c2c:	adrp	x1, 404000 <ferror@plt+0x2710>
  401c30:	add	x1, x1, #0x80b
  401c34:	mov	w2, #0x5                   	// #5
  401c38:	mov	x0, xzr
  401c3c:	bl	401860 <dcgettext@plt>
  401c40:	adrp	x8, 416000 <ferror@plt+0x14710>
  401c44:	ldr	x1, [x8, #560]
  401c48:	adrp	x2, 404000 <ferror@plt+0x2710>
  401c4c:	add	x2, x2, #0x817
  401c50:	bl	401890 <printf@plt>
  401c54:	mov	w0, wzr
  401c58:	bl	401570 <exit@plt>
  401c5c:	bl	402190 <ferror@plt+0x8a0>
  401c60:	adrp	x1, 404000 <ferror@plt+0x2710>
  401c64:	add	x1, x1, #0x7ae
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401860 <dcgettext@plt>
  401c74:	mov	x1, x0
  401c78:	mov	w0, #0x1                   	// #1
  401c7c:	bl	401870 <errx@plt>
  401c80:	mov	w8, #0x2d                  	// #45
  401c84:	str	wzr, [sp, #4]
  401c88:	str	xzr, [sp, #8]
  401c8c:	mov	w23, #0x2d                  	// #45
  401c90:	mov	w21, #0x2d                  	// #45
  401c94:	str	w8, [sp, #16]
  401c98:	mov	w20, #0x1                   	// #1
  401c9c:	adrp	x22, 416000 <ferror@plt+0x14710>
  401ca0:	ldrsw	x8, [x22, #544]
  401ca4:	sub	w9, w26, w8
  401ca8:	cmp	w9, #0x2
  401cac:	b.ne	401d40 <ferror@plt+0x450>  // b.any
  401cb0:	ldr	x19, [x25, x8, lsl #3]
  401cb4:	adrp	x0, 404000 <ferror@plt+0x2710>
  401cb8:	add	x0, x0, #0x4e8
  401cbc:	mov	x1, x19
  401cc0:	bl	402464 <ferror@plt+0xb74>
  401cc4:	str	w0, [sp, #20]
  401cc8:	tbz	w0, #31, 401cf0 <ferror@plt+0x400>
  401ccc:	adrp	x1, 404000 <ferror@plt+0x2710>
  401cd0:	add	x1, x1, #0x865
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	mov	x0, xzr
  401cdc:	bl	401860 <dcgettext@plt>
  401ce0:	mov	x1, x0
  401ce4:	mov	x0, x19
  401ce8:	bl	402f38 <ferror@plt+0x1648>
  401cec:	str	w0, [sp, #20]
  401cf0:	ldr	w8, [sp, #20]
  401cf4:	mov	w24, w23
  401cf8:	cmp	w8, #0x10
  401cfc:	b.ne	401d90 <ferror@plt+0x4a0>  // b.any
  401d00:	ldr	w19, [sp, #4]
  401d04:	ldr	w23, [sp, #16]
  401d08:	mov	w8, #0xc200                	// #49664
  401d0c:	movk	w8, #0x1, lsl #16
  401d10:	cmp	w19, #0x0
  401d14:	mov	w9, #0x38                  	// #56
  401d18:	csel	w19, w8, w19, eq  // eq = none
  401d1c:	cmp	w23, #0x2d
  401d20:	mov	w10, #0x6e                  	// #110
  401d24:	csel	w23, w9, w23, eq  // eq = none
  401d28:	cmp	w24, #0x2d
  401d2c:	csel	w24, w10, w24, eq  // eq = none
  401d30:	cmp	w21, #0x2d
  401d34:	mov	w8, #0x31                  	// #49
  401d38:	csel	w21, w8, w21, eq  // eq = none
  401d3c:	b	401d98 <ferror@plt+0x4a8>
  401d40:	adrp	x1, 404000 <ferror@plt+0x2710>
  401d44:	add	x1, x1, #0x850
  401d48:	mov	w2, #0x5                   	// #5
  401d4c:	mov	x0, xzr
  401d50:	bl	401860 <dcgettext@plt>
  401d54:	bl	401810 <warnx@plt>
  401d58:	adrp	x8, 416000 <ferror@plt+0x14710>
  401d5c:	ldr	x19, [x8, #528]
  401d60:	adrp	x1, 404000 <ferror@plt+0x2710>
  401d64:	add	x1, x1, #0x829
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	mov	x0, xzr
  401d70:	bl	401860 <dcgettext@plt>
  401d74:	adrp	x8, 416000 <ferror@plt+0x14710>
  401d78:	ldr	x2, [x8, #560]
  401d7c:	mov	x1, x0
  401d80:	mov	x0, x19
  401d84:	bl	4018b0 <fprintf@plt>
  401d88:	mov	w0, #0x1                   	// #1
  401d8c:	bl	401570 <exit@plt>
  401d90:	ldr	w23, [sp, #16]
  401d94:	ldr	w19, [sp, #4]
  401d98:	ldrsw	x8, [x22, #544]
  401d9c:	mov	w1, #0x102                 	// #258
  401da0:	add	x8, x25, x8, lsl #3
  401da4:	ldr	x25, [x8, #8]
  401da8:	mov	x0, x25
  401dac:	bl	401650 <open@plt>
  401db0:	tbz	w0, #31, 401dd8 <ferror@plt+0x4e8>
  401db4:	adrp	x1, 404000 <ferror@plt+0x2710>
  401db8:	add	x1, x1, #0x886
  401dbc:	mov	w2, #0x5                   	// #5
  401dc0:	mov	x0, xzr
  401dc4:	bl	401860 <dcgettext@plt>
  401dc8:	mov	x1, x0
  401dcc:	mov	w0, #0x1                   	// #1
  401dd0:	mov	x2, x25
  401dd4:	bl	4018c0 <err@plt>
  401dd8:	mov	w26, w0
  401ddc:	bl	401840 <isatty@plt>
  401de0:	cbnz	w0, 401e08 <ferror@plt+0x518>
  401de4:	adrp	x1, 404000 <ferror@plt+0x2710>
  401de8:	add	x1, x1, #0x895
  401dec:	mov	w2, #0x5                   	// #5
  401df0:	mov	x0, xzr
  401df4:	bl	401860 <dcgettext@plt>
  401df8:	mov	x1, x0
  401dfc:	mov	w0, #0x1                   	// #1
  401e00:	mov	x2, x25
  401e04:	bl	401870 <errx@plt>
  401e08:	adrp	x0, 404000 <ferror@plt+0x2710>
  401e0c:	add	x0, x0, #0x8ad
  401e10:	mov	x1, x25
  401e14:	bl	4024b4 <ferror@plt+0xbc4>
  401e18:	add	x1, sp, #0x20
  401e1c:	mov	w0, w26
  401e20:	bl	401610 <tcgetattr@plt>
  401e24:	tbz	w0, #31, 401e34 <ferror@plt+0x544>
  401e28:	adrp	x1, 404000 <ferror@plt+0x2710>
  401e2c:	add	x1, x1, #0x8b7
  401e30:	b	401dbc <ferror@plt+0x4cc>
  401e34:	add	x0, sp, #0x20
  401e38:	bl	401850 <cfmakeraw@plt>
  401e3c:	cbz	w19, 401e4c <ferror@plt+0x55c>
  401e40:	add	x0, sp, #0x20
  401e44:	mov	w1, w19
  401e48:	bl	402554 <ferror@plt+0xc64>
  401e4c:	cmp	w21, #0x2d
  401e50:	b.eq	401e7c <ferror@plt+0x58c>  // b.none
  401e54:	cmp	w21, #0x32
  401e58:	b.eq	401e70 <ferror@plt+0x580>  // b.none
  401e5c:	cmp	w21, #0x31
  401e60:	b.ne	401ef4 <ferror@plt+0x604>  // b.any
  401e64:	ldr	w8, [sp, #40]
  401e68:	and	w8, w8, #0xffffffbf
  401e6c:	b	401e78 <ferror@plt+0x588>
  401e70:	ldr	w8, [sp, #40]
  401e74:	orr	w8, w8, #0x40
  401e78:	str	w8, [sp, #40]
  401e7c:	cmp	w23, #0x2d
  401e80:	b.eq	401eb0 <ferror@plt+0x5c0>  // b.none
  401e84:	cmp	w23, #0x38
  401e88:	b.eq	401ea4 <ferror@plt+0x5b4>  // b.none
  401e8c:	cmp	w23, #0x37
  401e90:	b.ne	401ef4 <ferror@plt+0x604>  // b.any
  401e94:	ldr	w8, [sp, #40]
  401e98:	and	w8, w8, #0xffffffcf
  401e9c:	orr	w8, w8, #0x20
  401ea0:	b	401eac <ferror@plt+0x5bc>
  401ea4:	ldr	w8, [sp, #40]
  401ea8:	orr	w8, w8, #0x30
  401eac:	str	w8, [sp, #40]
  401eb0:	cmp	w24, #0x6d
  401eb4:	b.gt	401ed8 <ferror@plt+0x5e8>
  401eb8:	cmp	w24, #0x2d
  401ebc:	b.eq	401f04 <ferror@plt+0x614>  // b.none
  401ec0:	cmp	w24, #0x65
  401ec4:	b.ne	401ef4 <ferror@plt+0x604>  // b.any
  401ec8:	ldr	w8, [sp, #40]
  401ecc:	and	w8, w8, #0xfffffcff
  401ed0:	orr	w8, w8, #0x100
  401ed4:	b	401f00 <ferror@plt+0x610>
  401ed8:	cmp	w24, #0x6f
  401edc:	b.eq	401ef8 <ferror@plt+0x608>  // b.none
  401ee0:	cmp	w24, #0x6e
  401ee4:	b.ne	401ef4 <ferror@plt+0x604>  // b.any
  401ee8:	ldr	w8, [sp, #40]
  401eec:	and	w8, w8, #0xfffffcff
  401ef0:	b	401f00 <ferror@plt+0x610>
  401ef4:	bl	401720 <abort@plt>
  401ef8:	ldr	w8, [sp, #40]
  401efc:	orr	w8, w8, #0x300
  401f00:	str	w8, [sp, #40]
  401f04:	ldp	w8, w10, [sp, #28]
  401f08:	ldr	w9, [sp, #40]
  401f0c:	ldr	w11, [sp, #24]
  401f10:	add	x2, sp, #0x20
  401f14:	orr	w8, w10, w8
  401f18:	orr	w9, w9, #0x80
  401f1c:	bic	w8, w8, w11
  401f20:	mov	w1, #0x2                   	// #2
  401f24:	mov	w0, w26
  401f28:	str	w9, [sp, #40]
  401f2c:	str	w8, [sp, #32]
  401f30:	bl	401830 <tcsetattr@plt>
  401f34:	tbz	w0, #31, 401f44 <ferror@plt+0x654>
  401f38:	adrp	x1, 404000 <ferror@plt+0x2710>
  401f3c:	add	x1, x1, #0x8dd
  401f40:	b	401dbc <ferror@plt+0x4cc>
  401f44:	ldr	w5, [sp, #40]
  401f48:	adrp	x0, 404000 <ferror@plt+0x2710>
  401f4c:	add	x0, x0, #0x903
  401f50:	mov	w1, w19
  401f54:	mov	w2, w23
  401f58:	mov	w3, w24
  401f5c:	mov	w4, w21
  401f60:	bl	4024b4 <ferror@plt+0xbc4>
  401f64:	ldr	x19, [sp, #8]
  401f68:	cbz	x19, 401fbc <ferror@plt+0x6cc>
  401f6c:	ldrb	w8, [x19]
  401f70:	cbz	w8, 401fbc <ferror@plt+0x6cc>
  401f74:	adrp	x0, 404000 <ferror@plt+0x2710>
  401f78:	add	x0, x0, #0x924
  401f7c:	mov	x1, x19
  401f80:	bl	4024b4 <ferror@plt+0xbc4>
  401f84:	mov	x0, x19
  401f88:	bl	401550 <strlen@plt>
  401f8c:	mov	x2, x0
  401f90:	mov	w0, w26
  401f94:	mov	x1, x19
  401f98:	bl	40259c <ferror@plt+0xcac>
  401f9c:	cbnz	w0, 402048 <ferror@plt+0x758>
  401fa0:	cbz	w20, 401fbc <ferror@plt+0x6cc>
  401fa4:	adrp	x0, 404000 <ferror@plt+0x2710>
  401fa8:	add	x0, x0, #0x95b
  401fac:	mov	w1, w20
  401fb0:	bl	4024b4 <ferror@plt+0xbc4>
  401fb4:	mov	w0, w20
  401fb8:	bl	4016a0 <sleep@plt>
  401fbc:	add	x2, sp, #0x14
  401fc0:	mov	w1, #0x5423                	// #21539
  401fc4:	mov	w0, w26
  401fc8:	bl	4018d0 <ioctl@plt>
  401fcc:	tbz	w0, #31, 401fdc <ferror@plt+0x6ec>
  401fd0:	adrp	x1, 404000 <ferror@plt+0x2710>
  401fd4:	add	x1, x1, #0x972
  401fd8:	b	402024 <ferror@plt+0x734>
  401fdc:	ldr	w1, [sp, #20]
  401fe0:	adrp	x0, 404000 <ferror@plt+0x2710>
  401fe4:	add	x0, x0, #0x98d
  401fe8:	bl	4024b4 <ferror@plt+0xbc4>
  401fec:	ldr	w8, [sp, #20]
  401ff0:	cmp	w8, #0x15
  401ff4:	b.ne	402000 <ferror@plt+0x710>  // b.any
  401ff8:	mov	w0, w26
  401ffc:	bl	402640 <ferror@plt+0xd50>
  402000:	adrp	x8, 416000 <ferror@plt+0x14710>
  402004:	ldrb	w8, [x8, #572]
  402008:	tbnz	w8, #0, 40203c <ferror@plt+0x74c>
  40200c:	mov	w0, wzr
  402010:	mov	w1, wzr
  402014:	bl	4015a0 <daemon@plt>
  402018:	tbz	w0, #31, 40203c <ferror@plt+0x74c>
  40201c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402020:	add	x1, x1, #0x9a7
  402024:	mov	w2, #0x5                   	// #5
  402028:	mov	x0, xzr
  40202c:	bl	401860 <dcgettext@plt>
  402030:	mov	x1, x0
  402034:	mov	w0, #0x1                   	// #1
  402038:	bl	4018c0 <err@plt>
  40203c:	bl	4015c0 <pause@plt>
  402040:	mov	w0, wzr
  402044:	bl	401570 <exit@plt>
  402048:	adrp	x1, 404000 <ferror@plt+0x2710>
  40204c:	add	x1, x1, #0x93a
  402050:	b	401dbc <ferror@plt+0x4cc>
  402054:	stp	x29, x30, [sp, #-16]!
  402058:	mov	w1, w0
  40205c:	adrp	x0, 404000 <ferror@plt+0x2710>
  402060:	add	x0, x0, #0x9b8
  402064:	mov	x29, sp
  402068:	bl	4024b4 <ferror@plt+0xbc4>
  40206c:	mov	w0, wzr
  402070:	bl	401570 <exit@plt>
  402074:	stp	x29, x30, [sp, #-16]!
  402078:	adrp	x0, 402000 <ferror@plt+0x710>
  40207c:	add	x0, x0, #0x698
  402080:	mov	x29, sp
  402084:	bl	404288 <ferror@plt+0x2998>
  402088:	ldp	x29, x30, [sp], #16
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-80]!
  402094:	stp	x20, x19, [sp, #64]
  402098:	mov	x20, x1
  40209c:	adrp	x1, 404000 <ferror@plt+0x2710>
  4020a0:	add	x1, x1, #0x9da
  4020a4:	str	x25, [sp, #16]
  4020a8:	stp	x24, x23, [sp, #32]
  4020ac:	stp	x22, x21, [sp, #48]
  4020b0:	mov	x29, sp
  4020b4:	mov	x19, x2
  4020b8:	mov	x21, x0
  4020bc:	bl	401530 <strtok@plt>
  4020c0:	cbz	x0, 402164 <ferror@plt+0x874>
  4020c4:	adrp	x22, 404000 <ferror@plt+0x2710>
  4020c8:	adrp	x23, 404000 <ferror@plt+0x2710>
  4020cc:	adrp	x24, 404000 <ferror@plt+0x2710>
  4020d0:	add	x22, x22, #0x628
  4020d4:	add	x23, x23, #0x9dc
  4020d8:	add	x24, x24, #0x9da
  4020dc:	b	402100 <ferror@plt+0x810>
  4020e0:	mov	x8, x20
  4020e4:	ldr	w9, [x8]
  4020e8:	mov	x1, x24
  4020ec:	orr	w9, w9, w0
  4020f0:	mov	x0, xzr
  4020f4:	str	w9, [x8]
  4020f8:	bl	401530 <strtok@plt>
  4020fc:	cbz	x0, 402164 <ferror@plt+0x874>
  402100:	mov	x8, x0
  402104:	ldrb	w9, [x8], #1
  402108:	cmp	w9, #0x2d
  40210c:	csel	x25, x8, x0, eq  // eq = none
  402110:	mov	x0, x22
  402114:	mov	x1, x25
  402118:	bl	402464 <ferror@plt+0xb74>
  40211c:	tbnz	w0, #31, 40212c <ferror@plt+0x83c>
  402120:	cmp	x25, x21
  402124:	b.ls	4020e0 <ferror@plt+0x7f0>  // b.plast
  402128:	b	402150 <ferror@plt+0x860>
  40212c:	mov	w2, #0x5                   	// #5
  402130:	mov	x0, xzr
  402134:	mov	x1, x23
  402138:	bl	401860 <dcgettext@plt>
  40213c:	mov	x1, x0
  402140:	mov	x0, x25
  402144:	bl	402f38 <ferror@plt+0x1648>
  402148:	cmp	x25, x21
  40214c:	b.ls	4020e0 <ferror@plt+0x7f0>  // b.plast
  402150:	ldurb	w8, [x25, #-1]
  402154:	cmp	w8, #0x2d
  402158:	mov	x8, x19
  40215c:	b.ne	4020e0 <ferror@plt+0x7f0>  // b.any
  402160:	b	4020e4 <ferror@plt+0x7f4>
  402164:	ldr	w1, [x20]
  402168:	ldr	w2, [x19]
  40216c:	adrp	x0, 404000 <ferror@plt+0x2710>
  402170:	add	x0, x0, #0x9ea
  402174:	bl	4024b4 <ferror@plt+0xbc4>
  402178:	ldp	x20, x19, [sp, #64]
  40217c:	ldp	x22, x21, [sp, #48]
  402180:	ldp	x24, x23, [sp, #32]
  402184:	ldr	x25, [sp, #16]
  402188:	ldp	x29, x30, [sp], #80
  40218c:	ret
  402190:	stp	x29, x30, [sp, #-32]!
  402194:	adrp	x8, 416000 <ferror@plt+0x14710>
  402198:	stp	x20, x19, [sp, #16]
  40219c:	ldr	x19, [x8, #552]
  4021a0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021a4:	add	x1, x1, #0xa63
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	mov	x0, xzr
  4021b0:	mov	x29, sp
  4021b4:	bl	401860 <dcgettext@plt>
  4021b8:	mov	x1, x19
  4021bc:	bl	401560 <fputs@plt>
  4021c0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021c4:	add	x1, x1, #0xa6c
  4021c8:	mov	w2, #0x5                   	// #5
  4021cc:	mov	x0, xzr
  4021d0:	bl	401860 <dcgettext@plt>
  4021d4:	adrp	x8, 416000 <ferror@plt+0x14710>
  4021d8:	ldr	x2, [x8, #560]
  4021dc:	mov	x1, x0
  4021e0:	mov	x0, x19
  4021e4:	bl	4018b0 <fprintf@plt>
  4021e8:	mov	w0, #0xa                   	// #10
  4021ec:	mov	x1, x19
  4021f0:	bl	4015e0 <fputc@plt>
  4021f4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4021f8:	add	x1, x1, #0xa8c
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	mov	x0, xzr
  402204:	bl	401860 <dcgettext@plt>
  402208:	mov	x1, x19
  40220c:	bl	401560 <fputs@plt>
  402210:	adrp	x1, 404000 <ferror@plt+0x2710>
  402214:	add	x1, x1, #0xab8
  402218:	mov	w2, #0x5                   	// #5
  40221c:	mov	x0, xzr
  402220:	bl	401860 <dcgettext@plt>
  402224:	mov	x1, x19
  402228:	bl	401560 <fputs@plt>
  40222c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402230:	add	x1, x1, #0xac3
  402234:	mov	w2, #0x5                   	// #5
  402238:	mov	x0, xzr
  40223c:	bl	401860 <dcgettext@plt>
  402240:	mov	x1, x19
  402244:	bl	401560 <fputs@plt>
  402248:	adrp	x1, 404000 <ferror@plt+0x2710>
  40224c:	add	x1, x1, #0xafe
  402250:	mov	w2, #0x5                   	// #5
  402254:	mov	x0, xzr
  402258:	bl	401860 <dcgettext@plt>
  40225c:	mov	x1, x19
  402260:	bl	401560 <fputs@plt>
  402264:	adrp	x1, 404000 <ferror@plt+0x2710>
  402268:	add	x1, x1, #0xb2e
  40226c:	mov	w2, #0x5                   	// #5
  402270:	mov	x0, xzr
  402274:	bl	401860 <dcgettext@plt>
  402278:	mov	x1, x19
  40227c:	bl	401560 <fputs@plt>
  402280:	adrp	x1, 404000 <ferror@plt+0x2710>
  402284:	add	x1, x1, #0xb68
  402288:	mov	w2, #0x5                   	// #5
  40228c:	mov	x0, xzr
  402290:	bl	401860 <dcgettext@plt>
  402294:	mov	x1, x19
  402298:	bl	401560 <fputs@plt>
  40229c:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022a0:	add	x1, x1, #0xba3
  4022a4:	mov	w2, #0x5                   	// #5
  4022a8:	mov	x0, xzr
  4022ac:	bl	401860 <dcgettext@plt>
  4022b0:	mov	x1, x19
  4022b4:	bl	401560 <fputs@plt>
  4022b8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022bc:	add	x1, x1, #0xbda
  4022c0:	mov	w2, #0x5                   	// #5
  4022c4:	mov	x0, xzr
  4022c8:	bl	401860 <dcgettext@plt>
  4022cc:	mov	x1, x19
  4022d0:	bl	401560 <fputs@plt>
  4022d4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022d8:	add	x1, x1, #0xc11
  4022dc:	mov	w2, #0x5                   	// #5
  4022e0:	mov	x0, xzr
  4022e4:	bl	401860 <dcgettext@plt>
  4022e8:	mov	x1, x19
  4022ec:	bl	401560 <fputs@plt>
  4022f0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4022f4:	add	x1, x1, #0xc3e
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	mov	x0, xzr
  402300:	bl	401860 <dcgettext@plt>
  402304:	mov	x1, x19
  402308:	bl	401560 <fputs@plt>
  40230c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402310:	add	x1, x1, #0xc6b
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	bl	401860 <dcgettext@plt>
  402320:	mov	x1, x19
  402324:	bl	401560 <fputs@plt>
  402328:	adrp	x1, 404000 <ferror@plt+0x2710>
  40232c:	add	x1, x1, #0xc97
  402330:	mov	w2, #0x5                   	// #5
  402334:	mov	x0, xzr
  402338:	bl	401860 <dcgettext@plt>
  40233c:	mov	x1, x19
  402340:	bl	401560 <fputs@plt>
  402344:	adrp	x1, 404000 <ferror@plt+0x2710>
  402348:	add	x1, x1, #0xcc6
  40234c:	mov	w2, #0x5                   	// #5
  402350:	mov	x0, xzr
  402354:	bl	401860 <dcgettext@plt>
  402358:	mov	x1, x19
  40235c:	bl	401560 <fputs@plt>
  402360:	adrp	x1, 404000 <ferror@plt+0x2710>
  402364:	add	x1, x1, #0xcf5
  402368:	mov	w2, #0x5                   	// #5
  40236c:	mov	x0, xzr
  402370:	bl	401860 <dcgettext@plt>
  402374:	mov	x1, x19
  402378:	bl	401560 <fputs@plt>
  40237c:	mov	w0, #0xa                   	// #10
  402380:	mov	x1, x19
  402384:	bl	4015e0 <fputc@plt>
  402388:	adrp	x1, 404000 <ferror@plt+0x2710>
  40238c:	add	x1, x1, #0xd40
  402390:	mov	w2, #0x5                   	// #5
  402394:	mov	x0, xzr
  402398:	bl	401860 <dcgettext@plt>
  40239c:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023a0:	mov	x20, x0
  4023a4:	add	x1, x1, #0xd61
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	401860 <dcgettext@plt>
  4023b4:	mov	x4, x0
  4023b8:	adrp	x0, 404000 <ferror@plt+0x2710>
  4023bc:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023c0:	adrp	x3, 404000 <ferror@plt+0x2710>
  4023c4:	add	x0, x0, #0xd23
  4023c8:	add	x1, x1, #0xd34
  4023cc:	add	x3, x3, #0xd52
  4023d0:	mov	x2, x20
  4023d4:	bl	401890 <printf@plt>
  4023d8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023dc:	add	x1, x1, #0xd71
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	401860 <dcgettext@plt>
  4023ec:	mov	x1, x19
  4023f0:	bl	401560 <fputs@plt>
  4023f4:	adrp	x1, 404000 <ferror@plt+0x2710>
  4023f8:	add	x1, x1, #0x4e8
  4023fc:	mov	x0, x19
  402400:	bl	402780 <ferror@plt+0xe90>
  402404:	mov	w0, #0xa                   	// #10
  402408:	mov	x1, x19
  40240c:	bl	4015e0 <fputc@plt>
  402410:	adrp	x1, 404000 <ferror@plt+0x2710>
  402414:	add	x1, x1, #0xd88
  402418:	mov	w2, #0x5                   	// #5
  40241c:	mov	x0, xzr
  402420:	bl	401860 <dcgettext@plt>
  402424:	mov	x1, x19
  402428:	bl	401560 <fputs@plt>
  40242c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402430:	add	x1, x1, #0x628
  402434:	mov	x0, x19
  402438:	bl	402780 <ferror@plt+0xe90>
  40243c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402440:	add	x1, x1, #0xd9f
  402444:	mov	w2, #0x5                   	// #5
  402448:	mov	x0, xzr
  40244c:	bl	401860 <dcgettext@plt>
  402450:	adrp	x1, 404000 <ferror@plt+0x2710>
  402454:	add	x1, x1, #0xdba
  402458:	bl	401890 <printf@plt>
  40245c:	mov	w0, wzr
  402460:	bl	401570 <exit@plt>
  402464:	stp	x29, x30, [sp, #-32]!
  402468:	stp	x20, x19, [sp, #16]
  40246c:	mov	x29, sp
  402470:	cbz	x0, 40249c <ferror@plt+0xbac>
  402474:	mov	x8, x0
  402478:	ldr	x0, [x0]
  40247c:	cbz	x0, 40249c <ferror@plt+0xbac>
  402480:	mov	x19, x1
  402484:	add	x20, x8, #0x10
  402488:	mov	x1, x19
  40248c:	bl	4016c0 <strcasecmp@plt>
  402490:	cbz	w0, 4024ac <ferror@plt+0xbbc>
  402494:	ldr	x0, [x20], #16
  402498:	cbnz	x0, 402488 <ferror@plt+0xb98>
  40249c:	mov	w0, #0xffffffff            	// #-1
  4024a0:	ldp	x20, x19, [sp, #16]
  4024a4:	ldp	x29, x30, [sp], #32
  4024a8:	ret
  4024ac:	ldur	w0, [x20, #-8]
  4024b0:	b	4024a0 <ferror@plt+0xbb0>
  4024b4:	sub	sp, sp, #0x120
  4024b8:	adrp	x8, 416000 <ferror@plt+0x14710>
  4024bc:	ldrb	w8, [x8, #572]
  4024c0:	stp	x29, x30, [sp, #256]
  4024c4:	add	x29, sp, #0x100
  4024c8:	stp	x28, x19, [sp, #272]
  4024cc:	cmp	w8, #0x1
  4024d0:	stp	x1, x2, [x29, #-120]
  4024d4:	stp	x3, x4, [x29, #-104]
  4024d8:	stp	x5, x6, [x29, #-88]
  4024dc:	stur	x7, [x29, #-72]
  4024e0:	stp	q0, q1, [sp]
  4024e4:	str	q2, [sp, #32]
  4024e8:	stp	q3, q4, [sp, #48]
  4024ec:	stp	q5, q6, [sp, #80]
  4024f0:	str	q7, [sp, #112]
  4024f4:	b.ne	402544 <ferror@plt+0xc54>  // b.any
  4024f8:	mov	x19, x0
  4024fc:	mov	x0, xzr
  402500:	bl	401800 <fflush@plt>
  402504:	sub	x9, x29, #0x78
  402508:	mov	x10, sp
  40250c:	mov	x11, #0xffffffffffffffc8    	// #-56
  402510:	add	x8, x29, #0x20
  402514:	movk	x11, #0xff80, lsl #32
  402518:	add	x9, x9, #0x38
  40251c:	add	x10, x10, #0x80
  402520:	stp	x8, x9, [x29, #-32]
  402524:	stp	x10, x11, [x29, #-16]
  402528:	ldp	q0, q1, [x29, #-32]
  40252c:	sub	x1, x29, #0x40
  402530:	mov	x0, x19
  402534:	stp	q0, q1, [x29, #-64]
  402538:	bl	4016b0 <vwarnx@plt>
  40253c:	mov	x0, xzr
  402540:	bl	401800 <fflush@plt>
  402544:	ldp	x28, x19, [sp, #272]
  402548:	ldp	x29, x30, [sp, #256]
  40254c:	add	sp, sp, #0x120
  402550:	ret
  402554:	stp	x29, x30, [sp, #-32]!
  402558:	stp	x20, x19, [sp, #16]
  40255c:	mov	x29, sp
  402560:	mov	w20, w1
  402564:	mov	x19, x0
  402568:	bl	401790 <cfsetspeed@plt>
  40256c:	cbz	w0, 402590 <ferror@plt+0xca0>
  402570:	adrp	x0, 404000 <ferror@plt+0x2710>
  402574:	add	x0, x0, #0xe2e
  402578:	bl	4024b4 <ferror@plt+0xbc4>
  40257c:	ldr	w8, [x19, #8]
  402580:	stp	w20, w20, [x19, #52]
  402584:	and	w8, w8, #0xfffffff0
  402588:	orr	w8, w8, #0x1000
  40258c:	str	w8, [x19, #8]
  402590:	ldp	x20, x19, [sp, #16]
  402594:	ldp	x29, x30, [sp], #32
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-48]!
  4025a0:	stp	x22, x21, [sp, #16]
  4025a4:	stp	x20, x19, [sp, #32]
  4025a8:	mov	x19, x2
  4025ac:	mov	x20, x1
  4025b0:	mov	w21, w0
  4025b4:	mov	x29, sp
  4025b8:	cbz	x19, 40262c <ferror@plt+0xd3c>
  4025bc:	bl	4018a0 <__errno_location@plt>
  4025c0:	mov	x22, x0
  4025c4:	str	wzr, [x0]
  4025c8:	mov	w0, w21
  4025cc:	mov	x1, x20
  4025d0:	mov	x2, x19
  4025d4:	bl	401700 <write@plt>
  4025d8:	cmp	x0, #0x1
  4025dc:	b.lt	402608 <ferror@plt+0xd18>  // b.tstop
  4025e0:	subs	x19, x19, x0
  4025e4:	add	x8, x20, x0
  4025e8:	csel	x20, x20, x8, eq  // eq = none
  4025ec:	ldr	w8, [x22]
  4025f0:	cmp	w8, #0xb
  4025f4:	b.ne	4025fc <ferror@plt+0xd0c>  // b.any
  4025f8:	bl	402820 <ferror@plt+0xf30>
  4025fc:	mov	w8, #0x1                   	// #1
  402600:	tbnz	w8, #0, 4025b8 <ferror@plt+0xcc8>
  402604:	b	402624 <ferror@plt+0xd34>
  402608:	ldr	w8, [x22]
  40260c:	cmp	w8, #0xb
  402610:	b.eq	4025ec <ferror@plt+0xcfc>  // b.none
  402614:	cmp	w8, #0x4
  402618:	b.eq	4025ec <ferror@plt+0xcfc>  // b.none
  40261c:	mov	w8, wzr
  402620:	tbnz	w8, #0, 4025b8 <ferror@plt+0xcc8>
  402624:	mov	w0, #0xffffffff            	// #-1
  402628:	b	402630 <ferror@plt+0xd40>
  40262c:	mov	w0, wzr
  402630:	ldp	x20, x19, [sp, #32]
  402634:	ldp	x22, x21, [sp, #16]
  402638:	ldp	x29, x30, [sp], #48
  40263c:	ret
  402640:	sub	sp, sp, #0x70
  402644:	mov	w1, #0x4700                	// #18176
  402648:	mov	x2, sp
  40264c:	movk	w1, #0x804c, lsl #16
  402650:	stp	x29, x30, [sp, #80]
  402654:	str	x19, [sp, #96]
  402658:	add	x29, sp, #0x50
  40265c:	mov	w19, w0
  402660:	bl	4018d0 <ioctl@plt>
  402664:	mov	w1, #0x4701                	// #18177
  402668:	mov	x8, #0x100000000           	// #4294967296
  40266c:	mov	x9, #0x7f0000007f          	// #545460846719
  402670:	mov	x2, sp
  402674:	movk	w1, #0x404c, lsl #16
  402678:	mov	w0, w19
  40267c:	stur	x8, [sp, #4]
  402680:	stur	x9, [sp, #28]
  402684:	bl	4018d0 <ioctl@plt>
  402688:	ldr	x19, [sp, #96]
  40268c:	ldp	x29, x30, [sp, #80]
  402690:	add	sp, sp, #0x70
  402694:	ret
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	adrp	x8, 416000 <ferror@plt+0x14710>
  4026a0:	ldr	x0, [x8, #552]
  4026a4:	str	x19, [sp, #16]
  4026a8:	mov	x29, sp
  4026ac:	bl	402714 <ferror@plt+0xe24>
  4026b0:	cbz	w0, 4026c4 <ferror@plt+0xdd4>
  4026b4:	bl	4018a0 <__errno_location@plt>
  4026b8:	ldr	w8, [x0]
  4026bc:	cmp	w8, #0x20
  4026c0:	b.ne	4026e0 <ferror@plt+0xdf0>  // b.any
  4026c4:	adrp	x8, 416000 <ferror@plt+0x14710>
  4026c8:	ldr	x0, [x8, #528]
  4026cc:	bl	402714 <ferror@plt+0xe24>
  4026d0:	cbnz	w0, 402700 <ferror@plt+0xe10>
  4026d4:	ldr	x19, [sp, #16]
  4026d8:	ldp	x29, x30, [sp], #32
  4026dc:	ret
  4026e0:	adrp	x1, 404000 <ferror@plt+0x2710>
  4026e4:	add	x1, x1, #0x9ce
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	mov	x0, xzr
  4026f0:	mov	w19, w8
  4026f4:	bl	401860 <dcgettext@plt>
  4026f8:	cbnz	w19, 402708 <ferror@plt+0xe18>
  4026fc:	bl	401810 <warnx@plt>
  402700:	mov	w0, #0x1                   	// #1
  402704:	bl	401520 <_exit@plt>
  402708:	bl	401760 <warn@plt>
  40270c:	mov	w0, #0x1                   	// #1
  402710:	bl	401520 <_exit@plt>
  402714:	stp	x29, x30, [sp, #-32]!
  402718:	stp	x20, x19, [sp, #16]
  40271c:	mov	x29, sp
  402720:	mov	x20, x0
  402724:	bl	4018a0 <__errno_location@plt>
  402728:	mov	x19, x0
  40272c:	str	wzr, [x0]
  402730:	mov	x0, x20
  402734:	bl	4018f0 <ferror@plt>
  402738:	cbnz	w0, 402748 <ferror@plt+0xe58>
  40273c:	mov	x0, x20
  402740:	bl	401800 <fflush@plt>
  402744:	cbz	w0, 402760 <ferror@plt+0xe70>
  402748:	ldr	w8, [x19]
  40274c:	cmp	w8, #0x9
  402750:	csetm	w0, ne  // ne = any
  402754:	ldp	x20, x19, [sp, #16]
  402758:	ldp	x29, x30, [sp], #32
  40275c:	ret
  402760:	mov	x0, x20
  402764:	bl	401620 <fileno@plt>
  402768:	tbnz	w0, #31, 402748 <ferror@plt+0xe58>
  40276c:	bl	401580 <dup@plt>
  402770:	tbnz	w0, #31, 402748 <ferror@plt+0xe58>
  402774:	bl	4016e0 <close@plt>
  402778:	cbnz	w0, 402748 <ferror@plt+0xe58>
  40277c:	b	402754 <ferror@plt+0xe64>
  402780:	stp	x29, x30, [sp, #-80]!
  402784:	str	x25, [sp, #16]
  402788:	stp	x24, x23, [sp, #32]
  40278c:	stp	x22, x21, [sp, #48]
  402790:	stp	x20, x19, [sp, #64]
  402794:	mov	x29, sp
  402798:	cbz	x1, 402808 <ferror@plt+0xf18>
  40279c:	ldr	x2, [x1]
  4027a0:	cbz	x2, 402808 <ferror@plt+0xf18>
  4027a4:	mov	w24, #0xcccd                	// #52429
  4027a8:	adrp	x20, 404000 <ferror@plt+0x2710>
  4027ac:	mov	x19, x0
  4027b0:	add	x21, x1, #0x10
  4027b4:	mov	w22, #0x1                   	// #1
  4027b8:	mov	w23, #0xffffffff            	// #-1
  4027bc:	movk	w24, #0xcccc, lsl #16
  4027c0:	add	x20, x20, #0xdc6
  4027c4:	b	4027d8 <ferror@plt+0xee8>
  4027c8:	ldr	x2, [x21], #16
  4027cc:	add	w22, w22, #0x1
  4027d0:	sub	w23, w23, #0x1
  4027d4:	cbz	x2, 402808 <ferror@plt+0xf18>
  4027d8:	umull	x8, w22, w24
  4027dc:	lsr	x8, x8, #34
  4027e0:	add	w8, w8, w8, lsl #2
  4027e4:	mov	x0, x19
  4027e8:	mov	x1, x20
  4027ec:	add	w25, w23, w8
  4027f0:	bl	4018b0 <fprintf@plt>
  4027f4:	cbnz	w25, 4027c8 <ferror@plt+0xed8>
  4027f8:	mov	w0, #0xa                   	// #10
  4027fc:	mov	x1, x19
  402800:	bl	4015e0 <fputc@plt>
  402804:	b	4027c8 <ferror@plt+0xed8>
  402808:	ldp	x20, x19, [sp, #64]
  40280c:	ldp	x22, x21, [sp, #48]
  402810:	ldp	x24, x23, [sp, #32]
  402814:	ldr	x25, [sp, #16]
  402818:	ldp	x29, x30, [sp], #80
  40281c:	ret
  402820:	sub	sp, sp, #0x20
  402824:	mov	w8, #0xb280                	// #45696
  402828:	movk	w8, #0xee6, lsl #16
  40282c:	mov	x0, sp
  402830:	mov	x1, xzr
  402834:	stp	x29, x30, [sp, #16]
  402838:	add	x29, sp, #0x10
  40283c:	stp	xzr, x8, [sp]
  402840:	bl	4017b0 <nanosleep@plt>
  402844:	ldp	x29, x30, [sp, #16]
  402848:	add	sp, sp, #0x20
  40284c:	ret
  402850:	adrp	x8, 416000 <ferror@plt+0x14710>
  402854:	str	w0, [x8, #520]
  402858:	ret
  40285c:	sub	sp, sp, #0x80
  402860:	stp	x29, x30, [sp, #32]
  402864:	stp	x28, x27, [sp, #48]
  402868:	stp	x26, x25, [sp, #64]
  40286c:	stp	x24, x23, [sp, #80]
  402870:	stp	x22, x21, [sp, #96]
  402874:	stp	x20, x19, [sp, #112]
  402878:	add	x29, sp, #0x20
  40287c:	str	xzr, [x1]
  402880:	cbz	x0, 4028bc <ferror@plt+0xfcc>
  402884:	ldrb	w8, [x0]
  402888:	mov	x21, x0
  40288c:	cbz	w8, 4028bc <ferror@plt+0xfcc>
  402890:	mov	x20, x2
  402894:	mov	x19, x1
  402898:	bl	401770 <__ctype_b_loc@plt>
  40289c:	ldr	x8, [x0]
  4028a0:	mov	x23, x0
  4028a4:	mov	x9, x21
  4028a8:	ldrb	w10, [x9], #1
  4028ac:	ldrh	w11, [x8, x10, lsl #1]
  4028b0:	tbnz	w11, #13, 4028a8 <ferror@plt+0xfb8>
  4028b4:	cmp	w10, #0x2d
  4028b8:	b.ne	4028d4 <ferror@plt+0xfe4>  // b.any
  4028bc:	mov	w21, #0xffffffea            	// #-22
  4028c0:	tbz	w21, #31, 402b00 <ferror@plt+0x1210>
  4028c4:	neg	w19, w21
  4028c8:	bl	4018a0 <__errno_location@plt>
  4028cc:	str	w19, [x0]
  4028d0:	b	402b00 <ferror@plt+0x1210>
  4028d4:	bl	4018a0 <__errno_location@plt>
  4028d8:	mov	x25, x0
  4028dc:	str	wzr, [x0]
  4028e0:	sub	x1, x29, #0x8
  4028e4:	mov	x0, x21
  4028e8:	mov	w2, wzr
  4028ec:	stur	xzr, [x29, #-8]
  4028f0:	bl	401710 <strtoumax@plt>
  4028f4:	ldur	x24, [x29, #-8]
  4028f8:	str	x0, [sp, #16]
  4028fc:	cmp	x24, x21
  402900:	b.eq	402918 <ferror@plt+0x1028>  // b.none
  402904:	add	x8, x0, #0x1
  402908:	cmp	x8, #0x1
  40290c:	b.hi	402930 <ferror@plt+0x1040>  // b.pmore
  402910:	ldr	w8, [x25]
  402914:	cbz	w8, 402930 <ferror@plt+0x1040>
  402918:	ldr	w8, [x25]
  40291c:	mov	w9, #0xffffffea            	// #-22
  402920:	cmp	w8, #0x0
  402924:	csneg	w21, w9, w8, eq  // eq = none
  402928:	tbz	w21, #31, 402b00 <ferror@plt+0x1210>
  40292c:	b	4028c4 <ferror@plt+0xfd4>
  402930:	cbz	x24, 402af0 <ferror@plt+0x1200>
  402934:	ldrb	w8, [x24]
  402938:	cbz	w8, 402af0 <ferror@plt+0x1200>
  40293c:	mov	w28, wzr
  402940:	mov	w21, wzr
  402944:	mov	x22, xzr
  402948:	b	402960 <ferror@plt+0x1070>
  40294c:	mov	x27, xzr
  402950:	cbz	x22, 4029e8 <ferror@plt+0x10f8>
  402954:	mov	w21, #0xffffffea            	// #-22
  402958:	mov	w8, wzr
  40295c:	tbz	wzr, #0, 402afc <ferror@plt+0x120c>
  402960:	ldrb	w8, [x24, #1]
  402964:	cmp	w8, #0x61
  402968:	b.le	4029a8 <ferror@plt+0x10b8>
  40296c:	cmp	w8, #0x62
  402970:	b.eq	4029b0 <ferror@plt+0x10c0>  // b.none
  402974:	cmp	w8, #0x69
  402978:	b.ne	4029bc <ferror@plt+0x10cc>  // b.any
  40297c:	ldrb	w9, [x24, #2]
  402980:	orr	w9, w9, #0x20
  402984:	cmp	w9, #0x62
  402988:	b.ne	402994 <ferror@plt+0x10a4>  // b.any
  40298c:	ldrb	w9, [x24, #3]
  402990:	cbz	w9, 402b24 <ferror@plt+0x1234>
  402994:	cmp	w8, #0x42
  402998:	b.eq	4029b0 <ferror@plt+0x10c0>  // b.none
  40299c:	cmp	w8, #0x62
  4029a0:	b.ne	4029b8 <ferror@plt+0x10c8>  // b.any
  4029a4:	b	4029b0 <ferror@plt+0x10c0>
  4029a8:	cmp	w8, #0x42
  4029ac:	b.ne	4029b8 <ferror@plt+0x10c8>  // b.any
  4029b0:	ldrb	w9, [x24, #2]
  4029b4:	cbz	w9, 402b2c <ferror@plt+0x123c>
  4029b8:	cbz	w8, 402b24 <ferror@plt+0x1234>
  4029bc:	bl	401600 <localeconv@plt>
  4029c0:	cbz	x0, 4029d0 <ferror@plt+0x10e0>
  4029c4:	ldr	x26, [x0]
  4029c8:	cbnz	x26, 4029d8 <ferror@plt+0x10e8>
  4029cc:	b	40294c <ferror@plt+0x105c>
  4029d0:	mov	x26, xzr
  4029d4:	cbz	x26, 40294c <ferror@plt+0x105c>
  4029d8:	mov	x0, x26
  4029dc:	bl	401550 <strlen@plt>
  4029e0:	mov	x27, x0
  4029e4:	cbnz	x22, 402954 <ferror@plt+0x1064>
  4029e8:	mov	w8, wzr
  4029ec:	cbz	x26, 402a68 <ferror@plt+0x1178>
  4029f0:	ldrb	w9, [x24]
  4029f4:	cbz	w9, 402a74 <ferror@plt+0x1184>
  4029f8:	mov	x0, x26
  4029fc:	mov	x1, x24
  402a00:	mov	x2, x27
  402a04:	bl	401660 <strncmp@plt>
  402a08:	cbnz	w0, 402954 <ferror@plt+0x1064>
  402a0c:	add	x24, x24, x27
  402a10:	ldrb	w8, [x24]
  402a14:	cmp	w8, #0x30
  402a18:	b.ne	402a2c <ferror@plt+0x113c>  // b.any
  402a1c:	ldrb	w8, [x24, #1]!
  402a20:	add	w28, w28, #0x1
  402a24:	cmp	w8, #0x30
  402a28:	b.eq	402a1c <ferror@plt+0x112c>  // b.none
  402a2c:	ldr	x9, [x23]
  402a30:	sxtb	x8, w8
  402a34:	ldrh	w8, [x9, x8, lsl #1]
  402a38:	tbnz	w8, #11, 402a80 <ferror@plt+0x1190>
  402a3c:	mov	x22, xzr
  402a40:	stur	x24, [x29, #-8]
  402a44:	cbz	x22, 402a58 <ferror@plt+0x1168>
  402a48:	ldur	x8, [x29, #-8]
  402a4c:	cbz	x8, 402ad8 <ferror@plt+0x11e8>
  402a50:	ldrb	w8, [x8]
  402a54:	cbz	w8, 402ae4 <ferror@plt+0x11f4>
  402a58:	ldur	x24, [x29, #-8]
  402a5c:	mov	w8, #0x1                   	// #1
  402a60:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402a64:	b	402afc <ferror@plt+0x120c>
  402a68:	mov	w21, #0xffffffea            	// #-22
  402a6c:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402a70:	b	402afc <ferror@plt+0x120c>
  402a74:	mov	w21, #0xffffffea            	// #-22
  402a78:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402a7c:	b	402afc <ferror@plt+0x120c>
  402a80:	sub	x1, x29, #0x8
  402a84:	mov	x0, x24
  402a88:	mov	w2, wzr
  402a8c:	str	wzr, [x25]
  402a90:	stur	xzr, [x29, #-8]
  402a94:	bl	401710 <strtoumax@plt>
  402a98:	ldur	x8, [x29, #-8]
  402a9c:	mov	x22, x0
  402aa0:	cmp	x8, x24
  402aa4:	b.eq	402abc <ferror@plt+0x11cc>  // b.none
  402aa8:	add	x8, x22, #0x1
  402aac:	cmp	x8, #0x1
  402ab0:	b.hi	402a44 <ferror@plt+0x1154>  // b.pmore
  402ab4:	ldr	w8, [x25]
  402ab8:	cbz	w8, 402a44 <ferror@plt+0x1154>
  402abc:	ldr	w9, [x25]
  402ac0:	mov	w10, #0xffffffea            	// #-22
  402ac4:	mov	w8, wzr
  402ac8:	cmp	w9, #0x0
  402acc:	csneg	w21, w10, w9, eq  // eq = none
  402ad0:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402ad4:	b	402afc <ferror@plt+0x120c>
  402ad8:	mov	w21, #0xffffffea            	// #-22
  402adc:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402ae0:	b	402afc <ferror@plt+0x120c>
  402ae4:	mov	w21, #0xffffffea            	// #-22
  402ae8:	tbnz	w8, #0, 402960 <ferror@plt+0x1070>
  402aec:	b	402afc <ferror@plt+0x120c>
  402af0:	mov	w21, wzr
  402af4:	ldr	x8, [sp, #16]
  402af8:	str	x8, [x19]
  402afc:	tbnz	w21, #31, 4028c4 <ferror@plt+0xfd4>
  402b00:	mov	w0, w21
  402b04:	ldp	x20, x19, [sp, #112]
  402b08:	ldp	x22, x21, [sp, #96]
  402b0c:	ldp	x24, x23, [sp, #80]
  402b10:	ldp	x26, x25, [sp, #64]
  402b14:	ldp	x28, x27, [sp, #48]
  402b18:	ldp	x29, x30, [sp, #32]
  402b1c:	add	sp, sp, #0x80
  402b20:	ret
  402b24:	mov	w23, #0x400                 	// #1024
  402b28:	b	402b30 <ferror@plt+0x1240>
  402b2c:	mov	w23, #0x3e8                 	// #1000
  402b30:	ldrsb	w24, [x24]
  402b34:	adrp	x21, 404000 <ferror@plt+0x2710>
  402b38:	add	x21, x21, #0xe54
  402b3c:	mov	w2, #0x9                   	// #9
  402b40:	mov	x0, x21
  402b44:	mov	w1, w24
  402b48:	bl	401820 <memchr@plt>
  402b4c:	cbnz	x0, 402b6c <ferror@plt+0x127c>
  402b50:	adrp	x21, 404000 <ferror@plt+0x2710>
  402b54:	add	x21, x21, #0xe5d
  402b58:	mov	w2, #0x9                   	// #9
  402b5c:	mov	x0, x21
  402b60:	mov	w1, w24
  402b64:	bl	401820 <memchr@plt>
  402b68:	cbz	x0, 4028bc <ferror@plt+0xfcc>
  402b6c:	sub	w8, w0, w21
  402b70:	add	w24, w8, #0x1
  402b74:	add	x0, sp, #0x10
  402b78:	mov	w1, w23
  402b7c:	mov	w2, w24
  402b80:	bl	402c40 <ferror@plt+0x1350>
  402b84:	mov	w21, w0
  402b88:	cbz	x20, 402b90 <ferror@plt+0x12a0>
  402b8c:	str	w24, [x20]
  402b90:	cbz	x22, 402af4 <ferror@plt+0x1204>
  402b94:	cbz	w24, 402af4 <ferror@plt+0x1204>
  402b98:	mov	w8, #0x1                   	// #1
  402b9c:	add	x0, sp, #0x8
  402ba0:	mov	w1, w23
  402ba4:	mov	w2, w24
  402ba8:	str	x8, [sp, #8]
  402bac:	bl	402c40 <ferror@plt+0x1350>
  402bb0:	mov	w8, #0xa                   	// #10
  402bb4:	cmp	x22, #0xb
  402bb8:	b.cc	402bcc <ferror@plt+0x12dc>  // b.lo, b.ul, b.last
  402bbc:	add	x8, x8, x8, lsl #2
  402bc0:	lsl	x8, x8, #1
  402bc4:	cmp	x8, x22
  402bc8:	b.cc	402bbc <ferror@plt+0x12cc>  // b.lo, b.ul, b.last
  402bcc:	cmp	w28, #0x1
  402bd0:	b.lt	402be4 <ferror@plt+0x12f4>  // b.tstop
  402bd4:	add	x8, x8, x8, lsl #2
  402bd8:	subs	w28, w28, #0x1
  402bdc:	lsl	x8, x8, #1
  402be0:	b.ne	402bd4 <ferror@plt+0x12e4>  // b.any
  402be4:	ldp	x10, x9, [sp, #8]
  402be8:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402bec:	mov	w13, #0x1                   	// #1
  402bf0:	movk	x11, #0xcccd
  402bf4:	mov	w12, #0xa                   	// #10
  402bf8:	b	402c0c <ferror@plt+0x131c>
  402bfc:	cmp	x22, #0x9
  402c00:	mov	x22, x14
  402c04:	mov	x13, x15
  402c08:	b.ls	402c38 <ferror@plt+0x1348>  // b.plast
  402c0c:	umulh	x14, x22, x11
  402c10:	lsr	x14, x14, #3
  402c14:	add	x15, x13, x13, lsl #2
  402c18:	msub	x16, x14, x12, x22
  402c1c:	lsl	x15, x15, #1
  402c20:	cbz	x16, 402bfc <ferror@plt+0x130c>
  402c24:	udiv	x13, x8, x13
  402c28:	udiv	x13, x13, x16
  402c2c:	udiv	x13, x10, x13
  402c30:	add	x9, x9, x13
  402c34:	b	402bfc <ferror@plt+0x130c>
  402c38:	str	x9, [sp, #16]
  402c3c:	b	402af4 <ferror@plt+0x1204>
  402c40:	cbz	w2, 402c68 <ferror@plt+0x1378>
  402c44:	sxtw	x8, w1
  402c48:	ldr	x9, [x0]
  402c4c:	umulh	x10, x8, x9
  402c50:	cmp	xzr, x10
  402c54:	b.ne	402c70 <ferror@plt+0x1380>  // b.any
  402c58:	sub	w2, w2, #0x1
  402c5c:	mul	x9, x9, x8
  402c60:	str	x9, [x0]
  402c64:	cbnz	w2, 402c48 <ferror@plt+0x1358>
  402c68:	mov	w0, wzr
  402c6c:	ret
  402c70:	mov	w0, #0xffffffde            	// #-34
  402c74:	ret
  402c78:	stp	x29, x30, [sp, #-16]!
  402c7c:	mov	x2, xzr
  402c80:	mov	x29, sp
  402c84:	bl	40285c <ferror@plt+0xf6c>
  402c88:	ldp	x29, x30, [sp], #16
  402c8c:	ret
  402c90:	stp	x29, x30, [sp, #-48]!
  402c94:	stp	x22, x21, [sp, #16]
  402c98:	stp	x20, x19, [sp, #32]
  402c9c:	mov	x20, x1
  402ca0:	mov	x19, x0
  402ca4:	mov	x21, x0
  402ca8:	mov	x29, sp
  402cac:	cbz	x0, 402cdc <ferror@plt+0x13ec>
  402cb0:	ldrb	w22, [x19]
  402cb4:	mov	x21, x19
  402cb8:	cbz	w22, 402cdc <ferror@plt+0x13ec>
  402cbc:	mov	x21, x19
  402cc0:	bl	401770 <__ctype_b_loc@plt>
  402cc4:	ldr	x8, [x0]
  402cc8:	and	x9, x22, #0xff
  402ccc:	ldrh	w8, [x8, x9, lsl #1]
  402cd0:	tbz	w8, #11, 402cdc <ferror@plt+0x13ec>
  402cd4:	ldrb	w22, [x21, #1]!
  402cd8:	cbnz	w22, 402cc0 <ferror@plt+0x13d0>
  402cdc:	cbz	x20, 402ce4 <ferror@plt+0x13f4>
  402ce0:	str	x21, [x20]
  402ce4:	cmp	x21, x19
  402ce8:	b.ls	402cfc <ferror@plt+0x140c>  // b.plast
  402cec:	ldrb	w8, [x21]
  402cf0:	cmp	w8, #0x0
  402cf4:	cset	w0, eq  // eq = none
  402cf8:	b	402d00 <ferror@plt+0x1410>
  402cfc:	mov	w0, wzr
  402d00:	ldp	x20, x19, [sp, #32]
  402d04:	ldp	x22, x21, [sp, #16]
  402d08:	ldp	x29, x30, [sp], #48
  402d0c:	ret
  402d10:	stp	x29, x30, [sp, #-48]!
  402d14:	stp	x22, x21, [sp, #16]
  402d18:	stp	x20, x19, [sp, #32]
  402d1c:	mov	x20, x1
  402d20:	mov	x19, x0
  402d24:	mov	x21, x0
  402d28:	mov	x29, sp
  402d2c:	cbz	x0, 402d5c <ferror@plt+0x146c>
  402d30:	ldrb	w22, [x19]
  402d34:	mov	x21, x19
  402d38:	cbz	w22, 402d5c <ferror@plt+0x146c>
  402d3c:	mov	x21, x19
  402d40:	bl	401770 <__ctype_b_loc@plt>
  402d44:	ldr	x8, [x0]
  402d48:	and	x9, x22, #0xff
  402d4c:	ldrh	w8, [x8, x9, lsl #1]
  402d50:	tbz	w8, #12, 402d5c <ferror@plt+0x146c>
  402d54:	ldrb	w22, [x21, #1]!
  402d58:	cbnz	w22, 402d40 <ferror@plt+0x1450>
  402d5c:	cbz	x20, 402d64 <ferror@plt+0x1474>
  402d60:	str	x21, [x20]
  402d64:	cmp	x21, x19
  402d68:	b.ls	402d7c <ferror@plt+0x148c>  // b.plast
  402d6c:	ldrb	w8, [x21]
  402d70:	cmp	w8, #0x0
  402d74:	cset	w0, eq  // eq = none
  402d78:	b	402d80 <ferror@plt+0x1490>
  402d7c:	mov	w0, wzr
  402d80:	ldp	x20, x19, [sp, #32]
  402d84:	ldp	x22, x21, [sp, #16]
  402d88:	ldp	x29, x30, [sp], #48
  402d8c:	ret
  402d90:	sub	sp, sp, #0x100
  402d94:	stp	x29, x30, [sp, #208]
  402d98:	add	x29, sp, #0xd0
  402d9c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402da0:	mov	x9, sp
  402da4:	sub	x10, x29, #0x50
  402da8:	stp	x22, x21, [sp, #224]
  402dac:	stp	x20, x19, [sp, #240]
  402db0:	mov	x20, x1
  402db4:	mov	x19, x0
  402db8:	movk	x8, #0xff80, lsl #32
  402dbc:	add	x11, x29, #0x30
  402dc0:	add	x9, x9, #0x80
  402dc4:	add	x22, x10, #0x30
  402dc8:	stp	x2, x3, [x29, #-80]
  402dcc:	stp	x4, x5, [x29, #-64]
  402dd0:	stp	x6, x7, [x29, #-48]
  402dd4:	stp	q1, q2, [sp, #16]
  402dd8:	stp	q3, q4, [sp, #48]
  402ddc:	str	q0, [sp]
  402de0:	stp	q5, q6, [sp, #80]
  402de4:	str	q7, [sp, #112]
  402de8:	stp	x9, x8, [x29, #-16]
  402dec:	stp	x11, x22, [x29, #-32]
  402df0:	ldursw	x8, [x29, #-8]
  402df4:	tbz	w8, #31, 402e08 <ferror@plt+0x1518>
  402df8:	add	w9, w8, #0x8
  402dfc:	cmp	w9, #0x0
  402e00:	stur	w9, [x29, #-8]
  402e04:	b.le	402e68 <ferror@plt+0x1578>
  402e08:	ldur	x8, [x29, #-32]
  402e0c:	add	x9, x8, #0x8
  402e10:	stur	x9, [x29, #-32]
  402e14:	ldr	x1, [x8]
  402e18:	cbz	x1, 402e84 <ferror@plt+0x1594>
  402e1c:	ldursw	x8, [x29, #-8]
  402e20:	tbz	w8, #31, 402e34 <ferror@plt+0x1544>
  402e24:	add	w9, w8, #0x8
  402e28:	cmp	w9, #0x0
  402e2c:	stur	w9, [x29, #-8]
  402e30:	b.le	402e78 <ferror@plt+0x1588>
  402e34:	ldur	x8, [x29, #-32]
  402e38:	add	x9, x8, #0x8
  402e3c:	stur	x9, [x29, #-32]
  402e40:	ldr	x21, [x8]
  402e44:	cbz	x21, 402e84 <ferror@plt+0x1594>
  402e48:	mov	x0, x19
  402e4c:	bl	401750 <strcmp@plt>
  402e50:	cbz	w0, 402ea0 <ferror@plt+0x15b0>
  402e54:	mov	x0, x19
  402e58:	mov	x1, x21
  402e5c:	bl	401750 <strcmp@plt>
  402e60:	cbnz	w0, 402df0 <ferror@plt+0x1500>
  402e64:	b	402ea4 <ferror@plt+0x15b4>
  402e68:	add	x8, x22, x8
  402e6c:	ldr	x1, [x8]
  402e70:	cbnz	x1, 402e1c <ferror@plt+0x152c>
  402e74:	b	402e84 <ferror@plt+0x1594>
  402e78:	add	x8, x22, x8
  402e7c:	ldr	x21, [x8]
  402e80:	cbnz	x21, 402e48 <ferror@plt+0x1558>
  402e84:	adrp	x8, 416000 <ferror@plt+0x14710>
  402e88:	ldr	w0, [x8, #520]
  402e8c:	adrp	x1, 404000 <ferror@plt+0x2710>
  402e90:	add	x1, x1, #0xe66
  402e94:	mov	x2, x20
  402e98:	mov	x3, x19
  402e9c:	bl	401870 <errx@plt>
  402ea0:	mov	w0, #0x1                   	// #1
  402ea4:	ldp	x20, x19, [sp, #240]
  402ea8:	ldp	x22, x21, [sp, #224]
  402eac:	ldp	x29, x30, [sp, #208]
  402eb0:	add	sp, sp, #0x100
  402eb4:	ret
  402eb8:	cbz	x1, 402edc <ferror@plt+0x15ec>
  402ebc:	sxtb	w8, w2
  402ec0:	ldrsb	w9, [x0]
  402ec4:	cbz	w9, 402edc <ferror@plt+0x15ec>
  402ec8:	cmp	w8, w9
  402ecc:	b.eq	402ee0 <ferror@plt+0x15f0>  // b.none
  402ed0:	sub	x1, x1, #0x1
  402ed4:	add	x0, x0, #0x1
  402ed8:	cbnz	x1, 402ec0 <ferror@plt+0x15d0>
  402edc:	mov	x0, xzr
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-32]!
  402ee8:	stp	x20, x19, [sp, #16]
  402eec:	mov	x29, sp
  402ef0:	mov	x20, x1
  402ef4:	mov	x19, x0
  402ef8:	bl	402f38 <ferror@plt+0x1648>
  402efc:	cmp	w0, w0, sxth
  402f00:	b.ne	402f10 <ferror@plt+0x1620>  // b.any
  402f04:	ldp	x20, x19, [sp, #16]
  402f08:	ldp	x29, x30, [sp], #32
  402f0c:	ret
  402f10:	bl	4018a0 <__errno_location@plt>
  402f14:	mov	w8, #0x22                  	// #34
  402f18:	str	w8, [x0]
  402f1c:	adrp	x8, 416000 <ferror@plt+0x14710>
  402f20:	ldr	w0, [x8, #520]
  402f24:	adrp	x1, 404000 <ferror@plt+0x2710>
  402f28:	add	x1, x1, #0xe66
  402f2c:	mov	x2, x20
  402f30:	mov	x3, x19
  402f34:	bl	4018c0 <err@plt>
  402f38:	stp	x29, x30, [sp, #-32]!
  402f3c:	stp	x20, x19, [sp, #16]
  402f40:	mov	x29, sp
  402f44:	mov	x20, x1
  402f48:	mov	x19, x0
  402f4c:	bl	403010 <ferror@plt+0x1720>
  402f50:	cmp	x0, w0, sxtw
  402f54:	b.ne	402f64 <ferror@plt+0x1674>  // b.any
  402f58:	ldp	x20, x19, [sp, #16]
  402f5c:	ldp	x29, x30, [sp], #32
  402f60:	ret
  402f64:	bl	4018a0 <__errno_location@plt>
  402f68:	mov	w8, #0x22                  	// #34
  402f6c:	str	w8, [x0]
  402f70:	adrp	x8, 416000 <ferror@plt+0x14710>
  402f74:	ldr	w0, [x8, #520]
  402f78:	adrp	x1, 404000 <ferror@plt+0x2710>
  402f7c:	add	x1, x1, #0xe66
  402f80:	mov	x2, x20
  402f84:	mov	x3, x19
  402f88:	bl	4018c0 <err@plt>
  402f8c:	stp	x29, x30, [sp, #-16]!
  402f90:	mov	w2, #0xa                   	// #10
  402f94:	mov	x29, sp
  402f98:	bl	402fa4 <ferror@plt+0x16b4>
  402f9c:	ldp	x29, x30, [sp], #16
  402fa0:	ret
  402fa4:	stp	x29, x30, [sp, #-32]!
  402fa8:	stp	x20, x19, [sp, #16]
  402fac:	mov	x29, sp
  402fb0:	mov	x20, x1
  402fb4:	mov	x19, x0
  402fb8:	bl	4030c8 <ferror@plt+0x17d8>
  402fbc:	cmp	w0, #0x10, lsl #12
  402fc0:	b.cs	402fd0 <ferror@plt+0x16e0>  // b.hs, b.nlast
  402fc4:	ldp	x20, x19, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #32
  402fcc:	ret
  402fd0:	bl	4018a0 <__errno_location@plt>
  402fd4:	mov	w8, #0x22                  	// #34
  402fd8:	str	w8, [x0]
  402fdc:	adrp	x8, 416000 <ferror@plt+0x14710>
  402fe0:	ldr	w0, [x8, #520]
  402fe4:	adrp	x1, 404000 <ferror@plt+0x2710>
  402fe8:	add	x1, x1, #0xe66
  402fec:	mov	x2, x20
  402ff0:	mov	x3, x19
  402ff4:	bl	4018c0 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-16]!
  402ffc:	mov	w2, #0x10                  	// #16
  403000:	mov	x29, sp
  403004:	bl	402fa4 <ferror@plt+0x16b4>
  403008:	ldp	x29, x30, [sp], #16
  40300c:	ret
  403010:	stp	x29, x30, [sp, #-48]!
  403014:	mov	x29, sp
  403018:	str	x21, [sp, #16]
  40301c:	stp	x20, x19, [sp, #32]
  403020:	mov	x20, x1
  403024:	mov	x19, x0
  403028:	str	xzr, [x29, #24]
  40302c:	bl	4018a0 <__errno_location@plt>
  403030:	mov	x21, x0
  403034:	str	wzr, [x0]
  403038:	cbz	x19, 403084 <ferror@plt+0x1794>
  40303c:	ldrb	w8, [x19]
  403040:	cbz	w8, 403084 <ferror@plt+0x1794>
  403044:	add	x1, x29, #0x18
  403048:	mov	w2, #0xa                   	// #10
  40304c:	mov	x0, x19
  403050:	bl	401590 <strtoimax@plt>
  403054:	ldr	w8, [x21]
  403058:	cbnz	w8, 403084 <ferror@plt+0x1794>
  40305c:	ldr	x8, [x29, #24]
  403060:	cmp	x8, x19
  403064:	b.eq	403084 <ferror@plt+0x1794>  // b.none
  403068:	cbz	x8, 403074 <ferror@plt+0x1784>
  40306c:	ldrb	w8, [x8]
  403070:	cbnz	w8, 403084 <ferror@plt+0x1794>
  403074:	ldp	x20, x19, [sp, #32]
  403078:	ldr	x21, [sp, #16]
  40307c:	ldp	x29, x30, [sp], #48
  403080:	ret
  403084:	ldr	w8, [x21]
  403088:	adrp	x9, 416000 <ferror@plt+0x14710>
  40308c:	ldr	w0, [x9, #520]
  403090:	adrp	x1, 404000 <ferror@plt+0x2710>
  403094:	add	x1, x1, #0xe66
  403098:	mov	x2, x20
  40309c:	mov	x3, x19
  4030a0:	cmp	w8, #0x22
  4030a4:	b.ne	4030ac <ferror@plt+0x17bc>  // b.any
  4030a8:	bl	4018c0 <err@plt>
  4030ac:	bl	401870 <errx@plt>
  4030b0:	stp	x29, x30, [sp, #-16]!
  4030b4:	mov	w2, #0xa                   	// #10
  4030b8:	mov	x29, sp
  4030bc:	bl	4030c8 <ferror@plt+0x17d8>
  4030c0:	ldp	x29, x30, [sp], #16
  4030c4:	ret
  4030c8:	stp	x29, x30, [sp, #-32]!
  4030cc:	stp	x20, x19, [sp, #16]
  4030d0:	mov	x29, sp
  4030d4:	mov	x20, x1
  4030d8:	mov	x19, x0
  4030dc:	bl	40314c <ferror@plt+0x185c>
  4030e0:	lsr	x8, x0, #32
  4030e4:	cbnz	x8, 4030f4 <ferror@plt+0x1804>
  4030e8:	ldp	x20, x19, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #32
  4030f0:	ret
  4030f4:	bl	4018a0 <__errno_location@plt>
  4030f8:	mov	w8, #0x22                  	// #34
  4030fc:	str	w8, [x0]
  403100:	adrp	x8, 416000 <ferror@plt+0x14710>
  403104:	ldr	w0, [x8, #520]
  403108:	adrp	x1, 404000 <ferror@plt+0x2710>
  40310c:	add	x1, x1, #0xe66
  403110:	mov	x2, x20
  403114:	mov	x3, x19
  403118:	bl	4018c0 <err@plt>
  40311c:	stp	x29, x30, [sp, #-16]!
  403120:	mov	w2, #0x10                  	// #16
  403124:	mov	x29, sp
  403128:	bl	4030c8 <ferror@plt+0x17d8>
  40312c:	ldp	x29, x30, [sp], #16
  403130:	ret
  403134:	stp	x29, x30, [sp, #-16]!
  403138:	mov	w2, #0xa                   	// #10
  40313c:	mov	x29, sp
  403140:	bl	40314c <ferror@plt+0x185c>
  403144:	ldp	x29, x30, [sp], #16
  403148:	ret
  40314c:	sub	sp, sp, #0x40
  403150:	stp	x29, x30, [sp, #16]
  403154:	stp	x22, x21, [sp, #32]
  403158:	stp	x20, x19, [sp, #48]
  40315c:	add	x29, sp, #0x10
  403160:	mov	w22, w2
  403164:	mov	x20, x1
  403168:	mov	x19, x0
  40316c:	str	xzr, [sp, #8]
  403170:	bl	4018a0 <__errno_location@plt>
  403174:	mov	x21, x0
  403178:	str	wzr, [x0]
  40317c:	cbz	x19, 4031cc <ferror@plt+0x18dc>
  403180:	ldrb	w8, [x19]
  403184:	cbz	w8, 4031cc <ferror@plt+0x18dc>
  403188:	add	x1, sp, #0x8
  40318c:	mov	x0, x19
  403190:	mov	w2, w22
  403194:	bl	401710 <strtoumax@plt>
  403198:	ldr	w8, [x21]
  40319c:	cbnz	w8, 4031cc <ferror@plt+0x18dc>
  4031a0:	ldr	x8, [sp, #8]
  4031a4:	cmp	x8, x19
  4031a8:	b.eq	4031cc <ferror@plt+0x18dc>  // b.none
  4031ac:	cbz	x8, 4031b8 <ferror@plt+0x18c8>
  4031b0:	ldrb	w8, [x8]
  4031b4:	cbnz	w8, 4031cc <ferror@plt+0x18dc>
  4031b8:	ldp	x20, x19, [sp, #48]
  4031bc:	ldp	x22, x21, [sp, #32]
  4031c0:	ldp	x29, x30, [sp, #16]
  4031c4:	add	sp, sp, #0x40
  4031c8:	ret
  4031cc:	ldr	w8, [x21]
  4031d0:	adrp	x9, 416000 <ferror@plt+0x14710>
  4031d4:	ldr	w0, [x9, #520]
  4031d8:	adrp	x1, 404000 <ferror@plt+0x2710>
  4031dc:	add	x1, x1, #0xe66
  4031e0:	mov	x2, x20
  4031e4:	mov	x3, x19
  4031e8:	cmp	w8, #0x22
  4031ec:	b.ne	4031f4 <ferror@plt+0x1904>  // b.any
  4031f0:	bl	4018c0 <err@plt>
  4031f4:	bl	401870 <errx@plt>
  4031f8:	stp	x29, x30, [sp, #-16]!
  4031fc:	mov	w2, #0x10                  	// #16
  403200:	mov	x29, sp
  403204:	bl	40314c <ferror@plt+0x185c>
  403208:	ldp	x29, x30, [sp], #16
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-48]!
  403214:	mov	x29, sp
  403218:	str	x21, [sp, #16]
  40321c:	stp	x20, x19, [sp, #32]
  403220:	mov	x20, x1
  403224:	mov	x19, x0
  403228:	str	xzr, [x29, #24]
  40322c:	bl	4018a0 <__errno_location@plt>
  403230:	mov	x21, x0
  403234:	str	wzr, [x0]
  403238:	cbz	x19, 403280 <ferror@plt+0x1990>
  40323c:	ldrb	w8, [x19]
  403240:	cbz	w8, 403280 <ferror@plt+0x1990>
  403244:	add	x1, x29, #0x18
  403248:	mov	x0, x19
  40324c:	bl	4015b0 <strtod@plt>
  403250:	ldr	w8, [x21]
  403254:	cbnz	w8, 403280 <ferror@plt+0x1990>
  403258:	ldr	x8, [x29, #24]
  40325c:	cmp	x8, x19
  403260:	b.eq	403280 <ferror@plt+0x1990>  // b.none
  403264:	cbz	x8, 403270 <ferror@plt+0x1980>
  403268:	ldrb	w8, [x8]
  40326c:	cbnz	w8, 403280 <ferror@plt+0x1990>
  403270:	ldp	x20, x19, [sp, #32]
  403274:	ldr	x21, [sp, #16]
  403278:	ldp	x29, x30, [sp], #48
  40327c:	ret
  403280:	ldr	w8, [x21]
  403284:	adrp	x9, 416000 <ferror@plt+0x14710>
  403288:	ldr	w0, [x9, #520]
  40328c:	adrp	x1, 404000 <ferror@plt+0x2710>
  403290:	add	x1, x1, #0xe66
  403294:	mov	x2, x20
  403298:	mov	x3, x19
  40329c:	cmp	w8, #0x22
  4032a0:	b.ne	4032a8 <ferror@plt+0x19b8>  // b.any
  4032a4:	bl	4018c0 <err@plt>
  4032a8:	bl	401870 <errx@plt>
  4032ac:	stp	x29, x30, [sp, #-48]!
  4032b0:	mov	x29, sp
  4032b4:	str	x21, [sp, #16]
  4032b8:	stp	x20, x19, [sp, #32]
  4032bc:	mov	x20, x1
  4032c0:	mov	x19, x0
  4032c4:	str	xzr, [x29, #24]
  4032c8:	bl	4018a0 <__errno_location@plt>
  4032cc:	mov	x21, x0
  4032d0:	str	wzr, [x0]
  4032d4:	cbz	x19, 403320 <ferror@plt+0x1a30>
  4032d8:	ldrb	w8, [x19]
  4032dc:	cbz	w8, 403320 <ferror@plt+0x1a30>
  4032e0:	add	x1, x29, #0x18
  4032e4:	mov	w2, #0xa                   	// #10
  4032e8:	mov	x0, x19
  4032ec:	bl	401780 <strtol@plt>
  4032f0:	ldr	w8, [x21]
  4032f4:	cbnz	w8, 403320 <ferror@plt+0x1a30>
  4032f8:	ldr	x8, [x29, #24]
  4032fc:	cmp	x8, x19
  403300:	b.eq	403320 <ferror@plt+0x1a30>  // b.none
  403304:	cbz	x8, 403310 <ferror@plt+0x1a20>
  403308:	ldrb	w8, [x8]
  40330c:	cbnz	w8, 403320 <ferror@plt+0x1a30>
  403310:	ldp	x20, x19, [sp, #32]
  403314:	ldr	x21, [sp, #16]
  403318:	ldp	x29, x30, [sp], #48
  40331c:	ret
  403320:	ldr	w8, [x21]
  403324:	adrp	x9, 416000 <ferror@plt+0x14710>
  403328:	ldr	w0, [x9, #520]
  40332c:	adrp	x1, 404000 <ferror@plt+0x2710>
  403330:	add	x1, x1, #0xe66
  403334:	mov	x2, x20
  403338:	mov	x3, x19
  40333c:	cmp	w8, #0x22
  403340:	b.ne	403348 <ferror@plt+0x1a58>  // b.any
  403344:	bl	4018c0 <err@plt>
  403348:	bl	401870 <errx@plt>
  40334c:	stp	x29, x30, [sp, #-48]!
  403350:	mov	x29, sp
  403354:	str	x21, [sp, #16]
  403358:	stp	x20, x19, [sp, #32]
  40335c:	mov	x20, x1
  403360:	mov	x19, x0
  403364:	str	xzr, [x29, #24]
  403368:	bl	4018a0 <__errno_location@plt>
  40336c:	mov	x21, x0
  403370:	str	wzr, [x0]
  403374:	cbz	x19, 4033c0 <ferror@plt+0x1ad0>
  403378:	ldrb	w8, [x19]
  40337c:	cbz	w8, 4033c0 <ferror@plt+0x1ad0>
  403380:	add	x1, x29, #0x18
  403384:	mov	w2, #0xa                   	// #10
  403388:	mov	x0, x19
  40338c:	bl	401540 <strtoul@plt>
  403390:	ldr	w8, [x21]
  403394:	cbnz	w8, 4033c0 <ferror@plt+0x1ad0>
  403398:	ldr	x8, [x29, #24]
  40339c:	cmp	x8, x19
  4033a0:	b.eq	4033c0 <ferror@plt+0x1ad0>  // b.none
  4033a4:	cbz	x8, 4033b0 <ferror@plt+0x1ac0>
  4033a8:	ldrb	w8, [x8]
  4033ac:	cbnz	w8, 4033c0 <ferror@plt+0x1ad0>
  4033b0:	ldp	x20, x19, [sp, #32]
  4033b4:	ldr	x21, [sp, #16]
  4033b8:	ldp	x29, x30, [sp], #48
  4033bc:	ret
  4033c0:	ldr	w8, [x21]
  4033c4:	adrp	x9, 416000 <ferror@plt+0x14710>
  4033c8:	ldr	w0, [x9, #520]
  4033cc:	adrp	x1, 404000 <ferror@plt+0x2710>
  4033d0:	add	x1, x1, #0xe66
  4033d4:	mov	x2, x20
  4033d8:	mov	x3, x19
  4033dc:	cmp	w8, #0x22
  4033e0:	b.ne	4033e8 <ferror@plt+0x1af8>  // b.any
  4033e4:	bl	4018c0 <err@plt>
  4033e8:	bl	401870 <errx@plt>
  4033ec:	sub	sp, sp, #0x30
  4033f0:	stp	x20, x19, [sp, #32]
  4033f4:	mov	x20, x1
  4033f8:	add	x1, sp, #0x8
  4033fc:	stp	x29, x30, [sp, #16]
  403400:	add	x29, sp, #0x10
  403404:	mov	x19, x0
  403408:	bl	402c78 <ferror@plt+0x1388>
  40340c:	cbnz	w0, 403424 <ferror@plt+0x1b34>
  403410:	ldr	x0, [sp, #8]
  403414:	ldp	x20, x19, [sp, #32]
  403418:	ldp	x29, x30, [sp, #16]
  40341c:	add	sp, sp, #0x30
  403420:	ret
  403424:	bl	4018a0 <__errno_location@plt>
  403428:	adrp	x9, 416000 <ferror@plt+0x14710>
  40342c:	ldr	w8, [x0]
  403430:	ldr	w0, [x9, #520]
  403434:	adrp	x1, 404000 <ferror@plt+0x2710>
  403438:	add	x1, x1, #0xe66
  40343c:	mov	x2, x20
  403440:	mov	x3, x19
  403444:	cbnz	w8, 40344c <ferror@plt+0x1b5c>
  403448:	bl	401870 <errx@plt>
  40344c:	bl	4018c0 <err@plt>
  403450:	stp	x29, x30, [sp, #-32]!
  403454:	str	x19, [sp, #16]
  403458:	mov	x19, x1
  40345c:	mov	x1, x2
  403460:	mov	x29, sp
  403464:	bl	403210 <ferror@plt+0x1920>
  403468:	fcvtzs	x8, d0
  40346c:	mov	x9, #0x848000000000        	// #145685290680320
  403470:	movk	x9, #0x412e, lsl #48
  403474:	scvtf	d1, x8
  403478:	fmov	d2, x9
  40347c:	fsub	d0, d0, d1
  403480:	fmul	d0, d0, d2
  403484:	fcvtzs	x9, d0
  403488:	stp	x8, x9, [x19]
  40348c:	ldr	x19, [sp, #16]
  403490:	ldp	x29, x30, [sp], #32
  403494:	ret
  403498:	and	w8, w0, #0xf000
  40349c:	sub	w8, w8, #0x1, lsl #12
  4034a0:	lsr	w9, w8, #12
  4034a4:	cmp	w9, #0xb
  4034a8:	mov	w8, wzr
  4034ac:	b.hi	403500 <ferror@plt+0x1c10>  // b.pmore
  4034b0:	adrp	x10, 404000 <ferror@plt+0x2710>
  4034b4:	add	x10, x10, #0xe48
  4034b8:	adr	x11, 4034cc <ferror@plt+0x1bdc>
  4034bc:	ldrb	w12, [x10, x9]
  4034c0:	add	x11, x11, x12, lsl #2
  4034c4:	mov	w9, #0x64                  	// #100
  4034c8:	br	x11
  4034cc:	mov	w9, #0x70                  	// #112
  4034d0:	b	4034f8 <ferror@plt+0x1c08>
  4034d4:	mov	w9, #0x63                  	// #99
  4034d8:	b	4034f8 <ferror@plt+0x1c08>
  4034dc:	mov	w9, #0x62                  	// #98
  4034e0:	b	4034f8 <ferror@plt+0x1c08>
  4034e4:	mov	w9, #0x6c                  	// #108
  4034e8:	b	4034f8 <ferror@plt+0x1c08>
  4034ec:	mov	w9, #0x73                  	// #115
  4034f0:	b	4034f8 <ferror@plt+0x1c08>
  4034f4:	mov	w9, #0x2d                  	// #45
  4034f8:	mov	w8, #0x1                   	// #1
  4034fc:	strb	w9, [x1]
  403500:	tst	w0, #0x100
  403504:	mov	w9, #0x72                  	// #114
  403508:	mov	w10, #0x2d                  	// #45
  40350c:	add	x11, x1, x8
  403510:	mov	w12, #0x77                  	// #119
  403514:	csel	w17, w10, w9, eq  // eq = none
  403518:	tst	w0, #0x80
  40351c:	mov	w14, #0x53                  	// #83
  403520:	mov	w15, #0x73                  	// #115
  403524:	mov	w16, #0x78                  	// #120
  403528:	strb	w17, [x11]
  40352c:	csel	w17, w10, w12, eq  // eq = none
  403530:	tst	w0, #0x40
  403534:	orr	x13, x8, #0x2
  403538:	strb	w17, [x11, #1]
  40353c:	csel	w11, w15, w14, ne  // ne = any
  403540:	csel	w17, w16, w10, ne  // ne = any
  403544:	tst	w0, #0x800
  403548:	csel	w11, w17, w11, eq  // eq = none
  40354c:	add	x13, x13, x1
  403550:	tst	w0, #0x20
  403554:	strb	w11, [x13]
  403558:	csel	w11, w10, w9, eq  // eq = none
  40355c:	tst	w0, #0x10
  403560:	strb	w11, [x13, #1]
  403564:	csel	w11, w10, w12, eq  // eq = none
  403568:	tst	w0, #0x8
  40356c:	csel	w14, w15, w14, ne  // ne = any
  403570:	csel	w15, w16, w10, ne  // ne = any
  403574:	tst	w0, #0x400
  403578:	orr	x8, x8, #0x6
  40357c:	csel	w14, w15, w14, eq  // eq = none
  403580:	tst	w0, #0x4
  403584:	add	x8, x8, x1
  403588:	csel	w9, w10, w9, eq  // eq = none
  40358c:	tst	w0, #0x2
  403590:	mov	w17, #0x54                  	// #84
  403594:	strb	w11, [x13, #2]
  403598:	mov	w11, #0x74                  	// #116
  40359c:	strb	w14, [x13, #3]
  4035a0:	strb	w9, [x8]
  4035a4:	csel	w9, w10, w12, eq  // eq = none
  4035a8:	tst	w0, #0x1
  4035ac:	strb	w9, [x8, #1]
  4035b0:	csel	w9, w11, w17, ne  // ne = any
  4035b4:	csel	w10, w16, w10, ne  // ne = any
  4035b8:	tst	w0, #0x200
  4035bc:	csel	w9, w10, w9, eq  // eq = none
  4035c0:	mov	x0, x1
  4035c4:	strb	w9, [x8, #2]
  4035c8:	strb	wzr, [x8, #3]
  4035cc:	ret
  4035d0:	sub	sp, sp, #0x60
  4035d4:	stp	x22, x21, [sp, #64]
  4035d8:	stp	x20, x19, [sp, #80]
  4035dc:	mov	x21, x1
  4035e0:	mov	w20, w0
  4035e4:	add	x22, sp, #0x8
  4035e8:	stp	x29, x30, [sp, #48]
  4035ec:	add	x29, sp, #0x30
  4035f0:	tbz	w0, #1, 403600 <ferror@plt+0x1d10>
  4035f4:	orr	x22, x22, #0x1
  4035f8:	mov	w8, #0x20                  	// #32
  4035fc:	strb	w8, [sp, #8]
  403600:	mov	x0, x21
  403604:	bl	4037a0 <ferror@plt+0x1eb0>
  403608:	cbz	w0, 40362c <ferror@plt+0x1d3c>
  40360c:	mov	w8, #0x6667                	// #26215
  403610:	movk	w8, #0x6666, lsl #16
  403614:	smull	x8, w0, w8
  403618:	lsr	x9, x8, #63
  40361c:	asr	x8, x8, #34
  403620:	add	w8, w8, w9
  403624:	sxtw	x9, w8
  403628:	b	403630 <ferror@plt+0x1d40>
  40362c:	mov	x9, xzr
  403630:	adrp	x8, 404000 <ferror@plt+0x2710>
  403634:	add	x8, x8, #0xe6f
  403638:	ldrb	w11, [x8, x9]
  40363c:	mov	x10, #0xffffffffffffffff    	// #-1
  403640:	lsl	x8, x10, x0
  403644:	bic	x8, x21, x8
  403648:	cmp	w0, #0x0
  40364c:	mov	x10, x22
  403650:	lsr	x19, x21, x0
  403654:	csel	x8, x8, xzr, ne  // ne = any
  403658:	strb	w11, [x10], #1
  40365c:	tbz	w20, #0, 403670 <ferror@plt+0x1d80>
  403660:	cbz	x9, 403670 <ferror@plt+0x1d80>
  403664:	mov	w9, #0x4269                	// #17001
  403668:	add	x10, x22, #0x3
  40366c:	sturh	w9, [x22, #1]
  403670:	strb	wzr, [x10]
  403674:	cbz	x8, 4036bc <ferror@plt+0x1dcc>
  403678:	sub	w9, w0, #0xa
  40367c:	lsr	x8, x8, x9
  403680:	tbnz	w20, #2, 4036c8 <ferror@plt+0x1dd8>
  403684:	mov	x10, #0xf5c3                	// #62915
  403688:	movk	x10, #0x5c28, lsl #16
  40368c:	add	x9, x8, #0x32
  403690:	movk	x10, #0xc28f, lsl #32
  403694:	movk	x10, #0x28f5, lsl #48
  403698:	sub	x8, x8, #0x3b6
  40369c:	lsr	x9, x9, #2
  4036a0:	cmp	x8, #0x64
  4036a4:	umulh	x8, x9, x10
  4036a8:	lsr	x8, x8, #2
  4036ac:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4036b0:	cinc	w19, w19, cc  // cc = lo, ul, last
  4036b4:	cbnz	x20, 4036f8 <ferror@plt+0x1e08>
  4036b8:	b	403768 <ferror@plt+0x1e78>
  4036bc:	mov	x20, xzr
  4036c0:	cbnz	x20, 4036f8 <ferror@plt+0x1e08>
  4036c4:	b	403768 <ferror@plt+0x1e78>
  4036c8:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4036cc:	add	x8, x8, #0x5
  4036d0:	movk	x9, #0xcccd
  4036d4:	umulh	x10, x8, x9
  4036d8:	lsr	x20, x10, #3
  4036dc:	mul	x9, x20, x9
  4036e0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4036e4:	ror	x9, x9, #1
  4036e8:	movk	x10, #0x1999, lsl #48
  4036ec:	cmp	x9, x10
  4036f0:	b.ls	403748 <ferror@plt+0x1e58>  // b.plast
  4036f4:	cbz	x20, 403768 <ferror@plt+0x1e78>
  4036f8:	bl	401600 <localeconv@plt>
  4036fc:	cbz	x0, 40370c <ferror@plt+0x1e1c>
  403700:	ldr	x4, [x0]
  403704:	cbnz	x4, 403714 <ferror@plt+0x1e24>
  403708:	b	40371c <ferror@plt+0x1e2c>
  40370c:	mov	x4, xzr
  403710:	cbz	x4, 40371c <ferror@plt+0x1e2c>
  403714:	ldrb	w8, [x4]
  403718:	cbnz	w8, 403724 <ferror@plt+0x1e34>
  40371c:	adrp	x4, 404000 <ferror@plt+0x2710>
  403720:	add	x4, x4, #0xe77
  403724:	adrp	x2, 404000 <ferror@plt+0x2710>
  403728:	add	x2, x2, #0xe79
  40372c:	add	x0, sp, #0x10
  403730:	add	x6, sp, #0x8
  403734:	mov	w1, #0x20                  	// #32
  403738:	mov	w3, w19
  40373c:	mov	x5, x20
  403740:	bl	4015f0 <snprintf@plt>
  403744:	b	403784 <ferror@plt+0x1e94>
  403748:	mov	x9, #0xf5c3                	// #62915
  40374c:	movk	x9, #0x5c28, lsl #16
  403750:	movk	x9, #0xc28f, lsl #32
  403754:	lsr	x8, x8, #2
  403758:	movk	x9, #0x28f5, lsl #48
  40375c:	umulh	x8, x8, x9
  403760:	lsr	x20, x8, #2
  403764:	cbnz	x20, 4036f8 <ferror@plt+0x1e08>
  403768:	adrp	x2, 404000 <ferror@plt+0x2710>
  40376c:	add	x2, x2, #0xe83
  403770:	add	x0, sp, #0x10
  403774:	add	x4, sp, #0x8
  403778:	mov	w1, #0x20                  	// #32
  40377c:	mov	w3, w19
  403780:	bl	4015f0 <snprintf@plt>
  403784:	add	x0, sp, #0x10
  403788:	bl	4016d0 <strdup@plt>
  40378c:	ldp	x20, x19, [sp, #80]
  403790:	ldp	x22, x21, [sp, #64]
  403794:	ldp	x29, x30, [sp, #48]
  403798:	add	sp, sp, #0x60
  40379c:	ret
  4037a0:	mov	w8, #0xa                   	// #10
  4037a4:	lsr	x9, x0, x8
  4037a8:	cbz	x9, 4037bc <ferror@plt+0x1ecc>
  4037ac:	cmp	x8, #0x33
  4037b0:	add	x8, x8, #0xa
  4037b4:	b.cc	4037a4 <ferror@plt+0x1eb4>  // b.lo, b.ul, b.last
  4037b8:	mov	w8, #0x46                  	// #70
  4037bc:	sub	w0, w8, #0xa
  4037c0:	ret
  4037c4:	stp	x29, x30, [sp, #-80]!
  4037c8:	stp	x26, x25, [sp, #16]
  4037cc:	stp	x24, x23, [sp, #32]
  4037d0:	stp	x22, x21, [sp, #48]
  4037d4:	stp	x20, x19, [sp, #64]
  4037d8:	mov	x29, sp
  4037dc:	cbz	x0, 4038c0 <ferror@plt+0x1fd0>
  4037e0:	mov	x20, x3
  4037e4:	mov	w19, #0xffffffff            	// #-1
  4037e8:	cbz	x3, 4038dc <ferror@plt+0x1fec>
  4037ec:	mov	x21, x2
  4037f0:	cbz	x2, 4038dc <ferror@plt+0x1fec>
  4037f4:	mov	x22, x1
  4037f8:	cbz	x1, 4038dc <ferror@plt+0x1fec>
  4037fc:	ldrb	w8, [x0]
  403800:	cbz	w8, 4038dc <ferror@plt+0x1fec>
  403804:	ldrb	w8, [x0]
  403808:	cbz	w8, 4038c8 <ferror@plt+0x1fd8>
  40380c:	mov	x24, xzr
  403810:	mov	x23, xzr
  403814:	add	x25, x0, #0x1
  403818:	b	403824 <ferror@plt+0x1f34>
  40381c:	ldrb	w8, [x25], #1
  403820:	cbz	w8, 4038d8 <ferror@plt+0x1fe8>
  403824:	cmp	x24, x21
  403828:	b.cs	403898 <ferror@plt+0x1fa8>  // b.hs, b.nlast
  40382c:	ldrb	w10, [x25]
  403830:	sub	x9, x25, #0x1
  403834:	cmp	x23, #0x0
  403838:	and	w8, w8, #0xff
  40383c:	csel	x23, x9, x23, eq  // eq = none
  403840:	cmp	w8, #0x2c
  403844:	csel	x8, x9, xzr, eq  // eq = none
  403848:	cmp	w10, #0x0
  40384c:	csel	x26, x25, x8, eq  // eq = none
  403850:	mov	w8, #0x4                   	// #4
  403854:	cbz	x23, 4038a0 <ferror@plt+0x1fb0>
  403858:	cbz	x26, 4038a0 <ferror@plt+0x1fb0>
  40385c:	subs	x1, x26, x23
  403860:	b.ls	4038b0 <ferror@plt+0x1fc0>  // b.plast
  403864:	mov	x0, x23
  403868:	blr	x20
  40386c:	cmn	w0, #0x1
  403870:	b.eq	4038b0 <ferror@plt+0x1fc0>  // b.none
  403874:	str	w0, [x22, x24, lsl #2]
  403878:	ldrb	w8, [x26]
  40387c:	mov	x23, xzr
  403880:	add	x24, x24, #0x1
  403884:	cmp	w8, #0x0
  403888:	cset	w8, eq  // eq = none
  40388c:	lsl	w8, w8, #1
  403890:	cbnz	w8, 4038a4 <ferror@plt+0x1fb4>
  403894:	b	40381c <ferror@plt+0x1f2c>
  403898:	mov	w19, #0xfffffffe            	// #-2
  40389c:	mov	w8, #0x1                   	// #1
  4038a0:	cbz	w8, 40381c <ferror@plt+0x1f2c>
  4038a4:	cmp	w8, #0x4
  4038a8:	b.eq	40381c <ferror@plt+0x1f2c>  // b.none
  4038ac:	b	4038d0 <ferror@plt+0x1fe0>
  4038b0:	mov	w19, #0xffffffff            	// #-1
  4038b4:	mov	w8, #0x1                   	// #1
  4038b8:	cbnz	w8, 4038a4 <ferror@plt+0x1fb4>
  4038bc:	b	40381c <ferror@plt+0x1f2c>
  4038c0:	mov	w19, #0xffffffff            	// #-1
  4038c4:	b	4038dc <ferror@plt+0x1fec>
  4038c8:	mov	x24, xzr
  4038cc:	b	4038d8 <ferror@plt+0x1fe8>
  4038d0:	cmp	w8, #0x2
  4038d4:	b.ne	4038dc <ferror@plt+0x1fec>  // b.any
  4038d8:	mov	w19, w24
  4038dc:	mov	w0, w19
  4038e0:	ldp	x20, x19, [sp, #64]
  4038e4:	ldp	x22, x21, [sp, #48]
  4038e8:	ldp	x24, x23, [sp, #32]
  4038ec:	ldp	x26, x25, [sp, #16]
  4038f0:	ldp	x29, x30, [sp], #80
  4038f4:	ret
  4038f8:	stp	x29, x30, [sp, #-32]!
  4038fc:	str	x19, [sp, #16]
  403900:	mov	x29, sp
  403904:	cbz	x0, 403928 <ferror@plt+0x2038>
  403908:	mov	x19, x3
  40390c:	mov	w8, #0xffffffff            	// #-1
  403910:	cbz	x3, 40392c <ferror@plt+0x203c>
  403914:	ldrb	w9, [x0]
  403918:	cbz	w9, 40392c <ferror@plt+0x203c>
  40391c:	ldr	x8, [x19]
  403920:	cmp	x8, x2
  403924:	b.ls	40393c <ferror@plt+0x204c>  // b.plast
  403928:	mov	w8, #0xffffffff            	// #-1
  40392c:	ldr	x19, [sp, #16]
  403930:	mov	w0, w8
  403934:	ldp	x29, x30, [sp], #32
  403938:	ret
  40393c:	cmp	w9, #0x2b
  403940:	b.ne	40394c <ferror@plt+0x205c>  // b.any
  403944:	add	x0, x0, #0x1
  403948:	b	403950 <ferror@plt+0x2060>
  40394c:	str	xzr, [x19]
  403950:	ldr	x8, [x19]
  403954:	mov	x3, x4
  403958:	add	x1, x1, x8, lsl #2
  40395c:	sub	x2, x2, x8
  403960:	bl	4037c4 <ferror@plt+0x1ed4>
  403964:	mov	w8, w0
  403968:	cmp	w0, #0x1
  40396c:	b.lt	40392c <ferror@plt+0x203c>  // b.tstop
  403970:	ldr	x9, [x19]
  403974:	add	x9, x9, w8, sxtw
  403978:	str	x9, [x19]
  40397c:	b	40392c <ferror@plt+0x203c>
  403980:	stp	x29, x30, [sp, #-80]!
  403984:	stp	x22, x21, [sp, #48]
  403988:	mov	w21, #0xffffffea            	// #-22
  40398c:	str	x25, [sp, #16]
  403990:	stp	x24, x23, [sp, #32]
  403994:	stp	x20, x19, [sp, #64]
  403998:	mov	x29, sp
  40399c:	cbz	x1, 403a88 <ferror@plt+0x2198>
  4039a0:	cbz	x0, 403a88 <ferror@plt+0x2198>
  4039a4:	mov	x19, x2
  4039a8:	cbz	x2, 403a88 <ferror@plt+0x2198>
  4039ac:	ldrb	w8, [x0]
  4039b0:	cbz	w8, 403a84 <ferror@plt+0x2194>
  4039b4:	mov	x20, x1
  4039b8:	mov	x22, xzr
  4039bc:	add	x23, x0, #0x1
  4039c0:	mov	w24, #0x1                   	// #1
  4039c4:	b	4039d0 <ferror@plt+0x20e0>
  4039c8:	ldrb	w8, [x23], #1
  4039cc:	cbz	w8, 403a84 <ferror@plt+0x2194>
  4039d0:	mov	x9, x23
  4039d4:	ldrb	w10, [x9], #-1
  4039d8:	cmp	x22, #0x0
  4039dc:	and	w8, w8, #0xff
  4039e0:	csel	x22, x9, x22, eq  // eq = none
  4039e4:	cmp	w8, #0x2c
  4039e8:	csel	x8, x9, xzr, eq  // eq = none
  4039ec:	cmp	w10, #0x0
  4039f0:	csel	x25, x23, x8, eq  // eq = none
  4039f4:	mov	w8, #0x4                   	// #4
  4039f8:	cbz	x22, 403a5c <ferror@plt+0x216c>
  4039fc:	cbz	x25, 403a5c <ferror@plt+0x216c>
  403a00:	subs	x1, x25, x22
  403a04:	b.ls	403a54 <ferror@plt+0x2164>  // b.plast
  403a08:	mov	x0, x22
  403a0c:	blr	x19
  403a10:	tbnz	w0, #31, 403a6c <ferror@plt+0x217c>
  403a14:	add	w8, w0, #0x7
  403a18:	cmp	w0, #0x0
  403a1c:	csel	w8, w8, w0, lt  // lt = tstop
  403a20:	sbfx	x8, x8, #3, #29
  403a24:	ldrb	w9, [x20, x8]
  403a28:	and	w10, w0, #0x7
  403a2c:	lsl	w10, w24, w10
  403a30:	mov	x22, xzr
  403a34:	orr	w9, w9, w10
  403a38:	strb	w9, [x20, x8]
  403a3c:	ldrb	w8, [x25]
  403a40:	cmp	w8, #0x0
  403a44:	cset	w8, eq  // eq = none
  403a48:	lsl	w8, w8, #1
  403a4c:	cbnz	w8, 403a60 <ferror@plt+0x2170>
  403a50:	b	4039c8 <ferror@plt+0x20d8>
  403a54:	mov	w21, #0xffffffff            	// #-1
  403a58:	mov	w8, #0x1                   	// #1
  403a5c:	cbz	w8, 4039c8 <ferror@plt+0x20d8>
  403a60:	cmp	w8, #0x4
  403a64:	b.eq	4039c8 <ferror@plt+0x20d8>  // b.none
  403a68:	b	403a7c <ferror@plt+0x218c>
  403a6c:	mov	w8, #0x1                   	// #1
  403a70:	mov	w21, w0
  403a74:	cbnz	w8, 403a60 <ferror@plt+0x2170>
  403a78:	b	4039c8 <ferror@plt+0x20d8>
  403a7c:	cmp	w8, #0x2
  403a80:	b.ne	403a88 <ferror@plt+0x2198>  // b.any
  403a84:	mov	w21, wzr
  403a88:	mov	w0, w21
  403a8c:	ldp	x20, x19, [sp, #64]
  403a90:	ldp	x22, x21, [sp, #48]
  403a94:	ldp	x24, x23, [sp, #32]
  403a98:	ldr	x25, [sp, #16]
  403a9c:	ldp	x29, x30, [sp], #80
  403aa0:	ret
  403aa4:	stp	x29, x30, [sp, #-64]!
  403aa8:	stp	x22, x21, [sp, #32]
  403aac:	mov	w21, #0xffffffea            	// #-22
  403ab0:	stp	x24, x23, [sp, #16]
  403ab4:	stp	x20, x19, [sp, #48]
  403ab8:	mov	x29, sp
  403abc:	cbz	x1, 403b8c <ferror@plt+0x229c>
  403ac0:	cbz	x0, 403b8c <ferror@plt+0x229c>
  403ac4:	mov	x19, x2
  403ac8:	cbz	x2, 403b8c <ferror@plt+0x229c>
  403acc:	ldrb	w8, [x0]
  403ad0:	cbz	w8, 403b88 <ferror@plt+0x2298>
  403ad4:	mov	x20, x1
  403ad8:	mov	x22, xzr
  403adc:	add	x23, x0, #0x1
  403ae0:	b	403aec <ferror@plt+0x21fc>
  403ae4:	ldrb	w8, [x23], #1
  403ae8:	cbz	w8, 403b88 <ferror@plt+0x2298>
  403aec:	mov	x9, x23
  403af0:	ldrb	w10, [x9], #-1
  403af4:	cmp	x22, #0x0
  403af8:	and	w8, w8, #0xff
  403afc:	csel	x22, x9, x22, eq  // eq = none
  403b00:	cmp	w8, #0x2c
  403b04:	csel	x8, x9, xzr, eq  // eq = none
  403b08:	cmp	w10, #0x0
  403b0c:	csel	x24, x23, x8, eq  // eq = none
  403b10:	mov	w8, #0x4                   	// #4
  403b14:	cbz	x22, 403b60 <ferror@plt+0x2270>
  403b18:	cbz	x24, 403b60 <ferror@plt+0x2270>
  403b1c:	subs	x1, x24, x22
  403b20:	b.ls	403b58 <ferror@plt+0x2268>  // b.plast
  403b24:	mov	x0, x22
  403b28:	blr	x19
  403b2c:	tbnz	x0, #63, 403b70 <ferror@plt+0x2280>
  403b30:	ldr	x8, [x20]
  403b34:	mov	x22, xzr
  403b38:	orr	x8, x8, x0
  403b3c:	str	x8, [x20]
  403b40:	ldrb	w8, [x24]
  403b44:	cmp	w8, #0x0
  403b48:	cset	w8, eq  // eq = none
  403b4c:	lsl	w8, w8, #1
  403b50:	cbnz	w8, 403b64 <ferror@plt+0x2274>
  403b54:	b	403ae4 <ferror@plt+0x21f4>
  403b58:	mov	w21, #0xffffffff            	// #-1
  403b5c:	mov	w8, #0x1                   	// #1
  403b60:	cbz	w8, 403ae4 <ferror@plt+0x21f4>
  403b64:	cmp	w8, #0x4
  403b68:	b.eq	403ae4 <ferror@plt+0x21f4>  // b.none
  403b6c:	b	403b80 <ferror@plt+0x2290>
  403b70:	mov	w8, #0x1                   	// #1
  403b74:	mov	w21, w0
  403b78:	cbnz	w8, 403b64 <ferror@plt+0x2274>
  403b7c:	b	403ae4 <ferror@plt+0x21f4>
  403b80:	cmp	w8, #0x2
  403b84:	b.ne	403b8c <ferror@plt+0x229c>  // b.any
  403b88:	mov	w21, wzr
  403b8c:	mov	w0, w21
  403b90:	ldp	x20, x19, [sp, #48]
  403b94:	ldp	x22, x21, [sp, #32]
  403b98:	ldp	x24, x23, [sp, #16]
  403b9c:	ldp	x29, x30, [sp], #64
  403ba0:	ret
  403ba4:	stp	x29, x30, [sp, #-64]!
  403ba8:	mov	x29, sp
  403bac:	str	x23, [sp, #16]
  403bb0:	stp	x22, x21, [sp, #32]
  403bb4:	stp	x20, x19, [sp, #48]
  403bb8:	str	xzr, [x29, #24]
  403bbc:	cbz	x0, 403cac <ferror@plt+0x23bc>
  403bc0:	mov	w21, w3
  403bc4:	mov	x19, x2
  403bc8:	mov	x23, x1
  403bcc:	mov	x22, x0
  403bd0:	str	w3, [x1]
  403bd4:	str	w3, [x2]
  403bd8:	bl	4018a0 <__errno_location@plt>
  403bdc:	str	wzr, [x0]
  403be0:	ldrb	w8, [x22]
  403be4:	mov	x20, x0
  403be8:	cmp	w8, #0x3a
  403bec:	b.ne	403c34 <ferror@plt+0x2344>  // b.any
  403bf0:	add	x21, x22, #0x1
  403bf4:	add	x1, x29, #0x18
  403bf8:	mov	w2, #0xa                   	// #10
  403bfc:	mov	x0, x21
  403c00:	bl	401780 <strtol@plt>
  403c04:	str	w0, [x19]
  403c08:	ldr	w8, [x20]
  403c0c:	mov	w0, #0xffffffff            	// #-1
  403c10:	cbnz	w8, 403cac <ferror@plt+0x23bc>
  403c14:	ldr	x8, [x29, #24]
  403c18:	cbz	x8, 403cac <ferror@plt+0x23bc>
  403c1c:	cmp	x8, x21
  403c20:	mov	w0, #0xffffffff            	// #-1
  403c24:	b.eq	403cac <ferror@plt+0x23bc>  // b.none
  403c28:	ldrb	w8, [x8]
  403c2c:	cbz	w8, 403ca8 <ferror@plt+0x23b8>
  403c30:	b	403cac <ferror@plt+0x23bc>
  403c34:	add	x1, x29, #0x18
  403c38:	mov	w2, #0xa                   	// #10
  403c3c:	mov	x0, x22
  403c40:	bl	401780 <strtol@plt>
  403c44:	str	w0, [x23]
  403c48:	str	w0, [x19]
  403c4c:	ldr	x8, [x29, #24]
  403c50:	mov	w0, #0xffffffff            	// #-1
  403c54:	cmp	x8, x22
  403c58:	b.eq	403cac <ferror@plt+0x23bc>  // b.none
  403c5c:	ldr	w9, [x20]
  403c60:	cbnz	w9, 403cac <ferror@plt+0x23bc>
  403c64:	cbz	x8, 403cac <ferror@plt+0x23bc>
  403c68:	ldrb	w9, [x8]
  403c6c:	cmp	w9, #0x2d
  403c70:	b.eq	403c94 <ferror@plt+0x23a4>  // b.none
  403c74:	cmp	w9, #0x3a
  403c78:	b.ne	403ca8 <ferror@plt+0x23b8>  // b.any
  403c7c:	ldrb	w10, [x8, #1]
  403c80:	cbz	w10, 403ca4 <ferror@plt+0x23b4>
  403c84:	cmp	w9, #0x3a
  403c88:	b.eq	403c94 <ferror@plt+0x23a4>  // b.none
  403c8c:	cmp	w9, #0x2d
  403c90:	b.ne	403ca8 <ferror@plt+0x23b8>  // b.any
  403c94:	add	x21, x8, #0x1
  403c98:	str	xzr, [x29, #24]
  403c9c:	str	wzr, [x20]
  403ca0:	b	403bf4 <ferror@plt+0x2304>
  403ca4:	str	w21, [x19]
  403ca8:	mov	w0, wzr
  403cac:	ldp	x20, x19, [sp, #48]
  403cb0:	ldp	x22, x21, [sp, #32]
  403cb4:	ldr	x23, [sp, #16]
  403cb8:	ldp	x29, x30, [sp], #64
  403cbc:	ret
  403cc0:	sub	sp, sp, #0x50
  403cc4:	stp	x20, x19, [sp, #64]
  403cc8:	mov	x20, x1
  403ccc:	mov	x19, x0
  403cd0:	stp	x29, x30, [sp, #16]
  403cd4:	stp	x24, x23, [sp, #32]
  403cd8:	stp	x22, x21, [sp, #48]
  403cdc:	add	x29, sp, #0x10
  403ce0:	mov	w0, wzr
  403ce4:	cbz	x20, 403db0 <ferror@plt+0x24c0>
  403ce8:	cbz	x19, 403db0 <ferror@plt+0x24c0>
  403cec:	add	x1, sp, #0x8
  403cf0:	mov	x0, x19
  403cf4:	bl	403dc8 <ferror@plt+0x24d8>
  403cf8:	mov	x21, x0
  403cfc:	mov	x1, sp
  403d00:	mov	x0, x20
  403d04:	bl	403dc8 <ferror@plt+0x24d8>
  403d08:	ldp	x24, x22, [sp]
  403d0c:	adds	x8, x24, x22
  403d10:	b.eq	403d3c <ferror@plt+0x244c>  // b.none
  403d14:	mov	x23, x0
  403d18:	cmp	x8, #0x1
  403d1c:	b.ne	403d64 <ferror@plt+0x2474>  // b.any
  403d20:	cbz	x21, 403d48 <ferror@plt+0x2458>
  403d24:	ldrb	w8, [x21]
  403d28:	cmp	w8, #0x2f
  403d2c:	b.ne	403d48 <ferror@plt+0x2458>  // b.any
  403d30:	mov	w0, #0x1                   	// #1
  403d34:	cbnz	w0, 403da4 <ferror@plt+0x24b4>
  403d38:	b	403ce0 <ferror@plt+0x23f0>
  403d3c:	mov	w0, #0x1                   	// #1
  403d40:	cbnz	w0, 403da4 <ferror@plt+0x24b4>
  403d44:	b	403ce0 <ferror@plt+0x23f0>
  403d48:	cbz	x23, 403d64 <ferror@plt+0x2474>
  403d4c:	ldrb	w8, [x23]
  403d50:	cmp	w8, #0x2f
  403d54:	b.ne	403d64 <ferror@plt+0x2474>  // b.any
  403d58:	mov	w0, #0x1                   	// #1
  403d5c:	cbnz	w0, 403da4 <ferror@plt+0x24b4>
  403d60:	b	403ce0 <ferror@plt+0x23f0>
  403d64:	mov	w0, #0x3                   	// #3
  403d68:	cbz	x21, 403d90 <ferror@plt+0x24a0>
  403d6c:	cbz	x23, 403d90 <ferror@plt+0x24a0>
  403d70:	cmp	x22, x24
  403d74:	b.ne	403d90 <ferror@plt+0x24a0>  // b.any
  403d78:	mov	x0, x21
  403d7c:	mov	x1, x23
  403d80:	mov	x2, x22
  403d84:	bl	401660 <strncmp@plt>
  403d88:	cbz	w0, 403d98 <ferror@plt+0x24a8>
  403d8c:	mov	w0, #0x3                   	// #3
  403d90:	cbnz	w0, 403da4 <ferror@plt+0x24b4>
  403d94:	b	403ce0 <ferror@plt+0x23f0>
  403d98:	add	x19, x21, x22
  403d9c:	add	x20, x23, x24
  403da0:	cbz	w0, 403ce0 <ferror@plt+0x23f0>
  403da4:	cmp	w0, #0x3
  403da8:	b.ne	403db0 <ferror@plt+0x24c0>  // b.any
  403dac:	mov	w0, wzr
  403db0:	ldp	x20, x19, [sp, #64]
  403db4:	ldp	x22, x21, [sp, #48]
  403db8:	ldp	x24, x23, [sp, #32]
  403dbc:	ldp	x29, x30, [sp, #16]
  403dc0:	add	sp, sp, #0x50
  403dc4:	ret
  403dc8:	mov	x8, x0
  403dcc:	str	xzr, [x1]
  403dd0:	mov	x0, x8
  403dd4:	cbz	x8, 403e1c <ferror@plt+0x252c>
  403dd8:	ldrb	w9, [x0]
  403ddc:	cmp	w9, #0x2f
  403de0:	b.ne	403df4 <ferror@plt+0x2504>  // b.any
  403de4:	mov	x8, x0
  403de8:	ldrb	w10, [x8, #1]!
  403dec:	cmp	w10, #0x2f
  403df0:	b.eq	403dd0 <ferror@plt+0x24e0>  // b.none
  403df4:	cbz	w9, 403e18 <ferror@plt+0x2528>
  403df8:	mov	w8, #0x1                   	// #1
  403dfc:	str	x8, [x1]
  403e00:	ldrb	w9, [x0, x8]
  403e04:	cbz	w9, 403e1c <ferror@plt+0x252c>
  403e08:	cmp	w9, #0x2f
  403e0c:	b.eq	403e1c <ferror@plt+0x252c>  // b.none
  403e10:	add	x8, x8, #0x1
  403e14:	b	403dfc <ferror@plt+0x250c>
  403e18:	mov	x0, xzr
  403e1c:	ret
  403e20:	stp	x29, x30, [sp, #-64]!
  403e24:	orr	x8, x0, x1
  403e28:	stp	x24, x23, [sp, #16]
  403e2c:	stp	x22, x21, [sp, #32]
  403e30:	stp	x20, x19, [sp, #48]
  403e34:	mov	x29, sp
  403e38:	cbz	x8, 403e6c <ferror@plt+0x257c>
  403e3c:	mov	x19, x1
  403e40:	mov	x22, x0
  403e44:	mov	x20, x2
  403e48:	cbz	x0, 403e80 <ferror@plt+0x2590>
  403e4c:	cbz	x19, 403e94 <ferror@plt+0x25a4>
  403e50:	mov	x0, x22
  403e54:	bl	401550 <strlen@plt>
  403e58:	mvn	x8, x0
  403e5c:	cmp	x8, x20
  403e60:	b.cs	403e9c <ferror@plt+0x25ac>  // b.hs, b.nlast
  403e64:	mov	x21, xzr
  403e68:	b	403ed8 <ferror@plt+0x25e8>
  403e6c:	adrp	x0, 404000 <ferror@plt+0x2710>
  403e70:	add	x0, x0, #0xab7
  403e74:	bl	4016d0 <strdup@plt>
  403e78:	mov	x21, x0
  403e7c:	b	403ed8 <ferror@plt+0x25e8>
  403e80:	mov	x0, x19
  403e84:	mov	x1, x20
  403e88:	bl	4017d0 <strndup@plt>
  403e8c:	mov	x21, x0
  403e90:	b	403ed8 <ferror@plt+0x25e8>
  403e94:	mov	x0, x22
  403e98:	b	403e74 <ferror@plt+0x2584>
  403e9c:	add	x24, x0, x20
  403ea0:	mov	x23, x0
  403ea4:	add	x0, x24, #0x1
  403ea8:	bl	401640 <malloc@plt>
  403eac:	mov	x21, x0
  403eb0:	cbz	x0, 403ed8 <ferror@plt+0x25e8>
  403eb4:	mov	x0, x21
  403eb8:	mov	x1, x22
  403ebc:	mov	x2, x23
  403ec0:	bl	401510 <memcpy@plt>
  403ec4:	add	x0, x21, x23
  403ec8:	mov	x1, x19
  403ecc:	mov	x2, x20
  403ed0:	bl	401510 <memcpy@plt>
  403ed4:	strb	wzr, [x21, x24]
  403ed8:	mov	x0, x21
  403edc:	ldp	x20, x19, [sp, #48]
  403ee0:	ldp	x22, x21, [sp, #32]
  403ee4:	ldp	x24, x23, [sp, #16]
  403ee8:	ldp	x29, x30, [sp], #64
  403eec:	ret
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	stp	x20, x19, [sp, #16]
  403ef8:	mov	x19, x1
  403efc:	mov	x20, x0
  403f00:	mov	x29, sp
  403f04:	cbz	x1, 403f18 <ferror@plt+0x2628>
  403f08:	mov	x0, x19
  403f0c:	bl	401550 <strlen@plt>
  403f10:	mov	x2, x0
  403f14:	b	403f1c <ferror@plt+0x262c>
  403f18:	mov	x2, xzr
  403f1c:	mov	x0, x20
  403f20:	mov	x1, x19
  403f24:	bl	403e20 <ferror@plt+0x2530>
  403f28:	ldp	x20, x19, [sp, #16]
  403f2c:	ldp	x29, x30, [sp], #32
  403f30:	ret
  403f34:	sub	sp, sp, #0x120
  403f38:	stp	x29, x30, [sp, #256]
  403f3c:	add	x29, sp, #0x100
  403f40:	add	x9, sp, #0x80
  403f44:	mov	x10, sp
  403f48:	mov	x11, #0xffffffffffffffd0    	// #-48
  403f4c:	add	x8, x29, #0x20
  403f50:	movk	x11, #0xff80, lsl #32
  403f54:	add	x9, x9, #0x30
  403f58:	add	x10, x10, #0x80
  403f5c:	stp	x8, x9, [x29, #-32]
  403f60:	stp	x10, x11, [x29, #-16]
  403f64:	stp	q1, q2, [sp, #16]
  403f68:	str	q0, [sp]
  403f6c:	ldp	q0, q1, [x29, #-32]
  403f70:	stp	x28, x19, [sp, #272]
  403f74:	mov	x19, x0
  403f78:	stp	x2, x3, [sp, #128]
  403f7c:	sub	x0, x29, #0x28
  403f80:	sub	x2, x29, #0x50
  403f84:	stp	x4, x5, [sp, #144]
  403f88:	stp	x6, x7, [sp, #160]
  403f8c:	stp	q3, q4, [sp, #48]
  403f90:	stp	q5, q6, [sp, #80]
  403f94:	str	q7, [sp, #112]
  403f98:	stp	q0, q1, [x29, #-80]
  403f9c:	bl	4017c0 <vasprintf@plt>
  403fa0:	tbnz	w0, #31, 403fc8 <ferror@plt+0x26d8>
  403fa4:	ldur	x1, [x29, #-40]
  403fa8:	sxtw	x2, w0
  403fac:	mov	x0, x19
  403fb0:	bl	403e20 <ferror@plt+0x2530>
  403fb4:	ldur	x8, [x29, #-40]
  403fb8:	mov	x19, x0
  403fbc:	mov	x0, x8
  403fc0:	bl	4017a0 <free@plt>
  403fc4:	b	403fcc <ferror@plt+0x26dc>
  403fc8:	mov	x19, xzr
  403fcc:	mov	x0, x19
  403fd0:	ldp	x28, x19, [sp, #272]
  403fd4:	ldp	x29, x30, [sp, #256]
  403fd8:	add	sp, sp, #0x120
  403fdc:	ret
  403fe0:	stp	x29, x30, [sp, #-80]!
  403fe4:	stp	x24, x23, [sp, #32]
  403fe8:	stp	x22, x21, [sp, #48]
  403fec:	stp	x20, x19, [sp, #64]
  403ff0:	ldr	x19, [x0]
  403ff4:	str	x25, [sp, #16]
  403ff8:	mov	x29, sp
  403ffc:	ldrb	w8, [x19]
  404000:	cbz	w8, 404100 <ferror@plt+0x2810>
  404004:	mov	x20, x0
  404008:	mov	x22, x1
  40400c:	mov	x0, x19
  404010:	mov	x1, x2
  404014:	mov	w23, w3
  404018:	mov	x21, x2
  40401c:	bl	4017e0 <strspn@plt>
  404020:	add	x19, x19, x0
  404024:	ldrb	w8, [x19]
  404028:	cbz	x8, 4040fc <ferror@plt+0x280c>
  40402c:	cbz	w23, 4040b4 <ferror@plt+0x27c4>
  404030:	cmp	w8, #0x3f
  404034:	b.hi	4040cc <ferror@plt+0x27dc>  // b.pmore
  404038:	mov	w9, #0x1                   	// #1
  40403c:	lsl	x8, x9, x8
  404040:	mov	x9, #0x1                   	// #1
  404044:	movk	x9, #0x84, lsl #32
  404048:	and	x8, x8, x9
  40404c:	cbz	x8, 4040cc <ferror@plt+0x27dc>
  404050:	mov	x23, x19
  404054:	ldrb	w25, [x23], #1
  404058:	add	x1, x29, #0x1c
  40405c:	strb	wzr, [x29, #29]
  404060:	mov	x0, x23
  404064:	strb	w25, [x29, #28]
  404068:	bl	404138 <ferror@plt+0x2848>
  40406c:	str	x0, [x22]
  404070:	add	x8, x0, x19
  404074:	ldrb	w9, [x8, #1]
  404078:	mov	w8, wzr
  40407c:	cbz	w9, 404124 <ferror@plt+0x2834>
  404080:	cmp	w9, w25
  404084:	b.ne	404124 <ferror@plt+0x2834>  // b.any
  404088:	add	x8, x0, x19
  40408c:	ldrsb	w1, [x8, #2]
  404090:	mov	x24, x0
  404094:	cbz	w1, 4040a4 <ferror@plt+0x27b4>
  404098:	mov	x0, x21
  40409c:	bl	4017f0 <strchr@plt>
  4040a0:	cbz	x0, 404120 <ferror@plt+0x2830>
  4040a4:	add	x8, x19, x24
  4040a8:	add	x19, x8, #0x2
  4040ac:	mov	w8, #0x1                   	// #1
  4040b0:	b	404128 <ferror@plt+0x2838>
  4040b4:	mov	x0, x19
  4040b8:	mov	x1, x21
  4040bc:	bl	401880 <strcspn@plt>
  4040c0:	str	x0, [x22]
  4040c4:	add	x22, x19, x0
  4040c8:	b	4040f4 <ferror@plt+0x2804>
  4040cc:	mov	x0, x19
  4040d0:	mov	x1, x21
  4040d4:	bl	404138 <ferror@plt+0x2848>
  4040d8:	str	x0, [x22]
  4040dc:	add	x22, x19, x0
  4040e0:	ldrsb	w1, [x22]
  4040e4:	cbz	w1, 4040f4 <ferror@plt+0x2804>
  4040e8:	mov	x0, x21
  4040ec:	bl	4017f0 <strchr@plt>
  4040f0:	cbz	x0, 4040fc <ferror@plt+0x280c>
  4040f4:	str	x22, [x20]
  4040f8:	b	404104 <ferror@plt+0x2814>
  4040fc:	str	x19, [x20]
  404100:	mov	x19, xzr
  404104:	mov	x0, x19
  404108:	ldp	x20, x19, [sp, #64]
  40410c:	ldp	x22, x21, [sp, #48]
  404110:	ldp	x24, x23, [sp, #32]
  404114:	ldr	x25, [sp, #16]
  404118:	ldp	x29, x30, [sp], #80
  40411c:	ret
  404120:	mov	w8, wzr
  404124:	mov	x23, x19
  404128:	str	x19, [x20]
  40412c:	mov	x19, x23
  404130:	tbz	w8, #0, 404100 <ferror@plt+0x2810>
  404134:	b	404104 <ferror@plt+0x2814>
  404138:	stp	x29, x30, [sp, #-48]!
  40413c:	stp	x22, x21, [sp, #16]
  404140:	stp	x20, x19, [sp, #32]
  404144:	ldrb	w8, [x0]
  404148:	mov	x29, sp
  40414c:	cbz	w8, 40419c <ferror@plt+0x28ac>
  404150:	mov	x19, x1
  404154:	mov	x22, xzr
  404158:	mov	w20, wzr
  40415c:	add	x21, x0, #0x1
  404160:	b	404184 <ferror@plt+0x2894>
  404164:	sxtb	w1, w8
  404168:	mov	x0, x19
  40416c:	bl	4017f0 <strchr@plt>
  404170:	cbnz	x0, 4041a8 <ferror@plt+0x28b8>
  404174:	mov	w20, wzr
  404178:	ldrb	w8, [x21, x22]
  40417c:	add	x22, x22, #0x1
  404180:	cbz	w8, 4041a8 <ferror@plt+0x28b8>
  404184:	cbnz	w20, 404174 <ferror@plt+0x2884>
  404188:	and	w9, w8, #0xff
  40418c:	cmp	w9, #0x5c
  404190:	b.ne	404164 <ferror@plt+0x2874>  // b.any
  404194:	mov	w20, #0x1                   	// #1
  404198:	b	404178 <ferror@plt+0x2888>
  40419c:	mov	w20, wzr
  4041a0:	mov	w22, wzr
  4041a4:	b	4041a8 <ferror@plt+0x28b8>
  4041a8:	sub	w8, w22, w20
  4041ac:	ldp	x20, x19, [sp, #32]
  4041b0:	ldp	x22, x21, [sp, #16]
  4041b4:	sxtw	x0, w8
  4041b8:	ldp	x29, x30, [sp], #48
  4041bc:	ret
  4041c0:	stp	x29, x30, [sp, #-32]!
  4041c4:	str	x19, [sp, #16]
  4041c8:	mov	x19, x0
  4041cc:	mov	x29, sp
  4041d0:	mov	x0, x19
  4041d4:	bl	401690 <fgetc@plt>
  4041d8:	cmn	w0, #0x1
  4041dc:	b.eq	4041f0 <ferror@plt+0x2900>  // b.none
  4041e0:	cmp	w0, #0xa
  4041e4:	b.ne	4041d0 <ferror@plt+0x28e0>  // b.any
  4041e8:	mov	w0, wzr
  4041ec:	b	4041f4 <ferror@plt+0x2904>
  4041f0:	mov	w0, #0x1                   	// #1
  4041f4:	ldr	x19, [sp, #16]
  4041f8:	ldp	x29, x30, [sp], #32
  4041fc:	ret
  404200:	stp	x29, x30, [sp, #-64]!
  404204:	mov	x29, sp
  404208:	stp	x19, x20, [sp, #16]
  40420c:	adrp	x20, 415000 <ferror@plt+0x13710>
  404210:	add	x20, x20, #0xdf0
  404214:	stp	x21, x22, [sp, #32]
  404218:	adrp	x21, 415000 <ferror@plt+0x13710>
  40421c:	add	x21, x21, #0xde8
  404220:	sub	x20, x20, x21
  404224:	mov	w22, w0
  404228:	stp	x23, x24, [sp, #48]
  40422c:	mov	x23, x1
  404230:	mov	x24, x2
  404234:	bl	4014d8 <memcpy@plt-0x38>
  404238:	cmp	xzr, x20, asr #3
  40423c:	b.eq	404268 <ferror@plt+0x2978>  // b.none
  404240:	asr	x20, x20, #3
  404244:	mov	x19, #0x0                   	// #0
  404248:	ldr	x3, [x21, x19, lsl #3]
  40424c:	mov	x2, x24
  404250:	add	x19, x19, #0x1
  404254:	mov	x1, x23
  404258:	mov	w0, w22
  40425c:	blr	x3
  404260:	cmp	x20, x19
  404264:	b.ne	404248 <ferror@plt+0x2958>  // b.any
  404268:	ldp	x19, x20, [sp, #16]
  40426c:	ldp	x21, x22, [sp, #32]
  404270:	ldp	x23, x24, [sp, #48]
  404274:	ldp	x29, x30, [sp], #64
  404278:	ret
  40427c:	nop
  404280:	ret
  404284:	nop
  404288:	adrp	x2, 416000 <ferror@plt+0x14710>
  40428c:	mov	x1, #0x0                   	// #0
  404290:	ldr	x2, [x2, #512]
  404294:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404298 <.fini>:
  404298:	stp	x29, x30, [sp, #-16]!
  40429c:	mov	x29, sp
  4042a0:	ldp	x29, x30, [sp], #16
  4042a4:	ret
