[2021-09-09 10:05:23,050]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 10:05:23,050]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:06:10,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; ".

Peak memory: 35606528 bytes

[2021-09-09 10:06:10,282]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:06:11,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.65 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45711360 bytes

[2021-09-09 10:06:11,393]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 10:06:11,393]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:06:15,457]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :20422
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :20422
score:100
	Report mapping result:
		klut_size()     :22360
		klut.num_gates():20459
		max delay       :9
		max area        :20422
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :621
		LUT fanins:3	 numbers :644
		LUT fanins:4	 numbers :19194
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 159686656 bytes

[2021-09-09 10:06:15,458]mapper_test.py:220:[INFO]: area: 20459 level: 9
[2021-09-09 12:06:30,904]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 12:06:30,904]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:07:23,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; ".

Peak memory: 35389440 bytes

[2021-09-09 12:07:23,053]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:07:24,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.09 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.09 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.03 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.71 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45453312 bytes

[2021-09-09 12:07:24,281]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 12:07:24,281]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:07:51,032]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :20422
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :24948
score:100
	Report mapping result:
		klut_size()     :26873
		klut.num_gates():24972
		max delay       :8
		max area        :24948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :648
		LUT fanins:3	 numbers :626
		LUT fanins:4	 numbers :23698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391987200 bytes

[2021-09-09 12:07:51,032]mapper_test.py:220:[INFO]: area: 24972 level: 8
[2021-09-09 13:36:19,502]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 13:36:19,503]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:37:07,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; ".

Peak memory: 35520512 bytes

[2021-09-09 13:37:07,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:37:08,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.66 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45846528 bytes

[2021-09-09 13:37:08,522]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 13:37:08,522]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:37:33,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :20422
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :24945
score:100
	Report mapping result:
		klut_size()     :26869
		klut.num_gates():24968
		max delay       :8
		max area        :24945
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :648
		LUT fanins:3	 numbers :627
		LUT fanins:4	 numbers :23693
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391753728 bytes

[2021-09-09 13:37:33,952]mapper_test.py:220:[INFO]: area: 24968 level: 8
[2021-09-09 15:09:29,988]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 15:09:29,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:29,989]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:31,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.09 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.03 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.72 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45731840 bytes

[2021-09-09 15:09:31,199]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 15:09:31,199]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:59,035]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391802880 bytes

[2021-09-09 15:09:59,036]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-09 15:38:34,171]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 15:38:34,171]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:34,172]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:35,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.03 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.71 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45596672 bytes

[2021-09-09 15:38:35,379]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 15:38:35,380]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:03,206]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391712768 bytes

[2021-09-09 15:39:03,207]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-09 16:16:37,654]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 16:16:37,654]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:37,655]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:38,790]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.03 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.72 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45867008 bytes

[2021-09-09 16:16:38,863]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 16:16:38,863]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:06,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391856128 bytes

[2021-09-09 16:17:06,647]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-09 16:51:22,044]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 16:51:22,045]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:22,045]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:23,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.09 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.70 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45613056 bytes

[2021-09-09 16:51:23,272]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 16:51:23,273]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:51,633]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 392028160 bytes

[2021-09-09 16:51:51,634]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-09 17:27:42,031]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-09 17:27:42,031]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:42,031]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:43,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.09 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.09 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.03 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.03 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.14 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.72 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45498368 bytes

[2021-09-09 17:27:43,244]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-09 17:27:43,244]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:11,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391913472 bytes

[2021-09-09 17:28:11,362]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-13 23:32:17,877]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-13 23:32:17,878]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:17,878]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:18,900]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45395968 bytes

[2021-09-13 23:32:18,974]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-13 23:32:18,975]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:38,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26332
score:100
	Report mapping result:
		klut_size()     :28165
		klut.num_gates():26264
		max delay       :8
		max area        :26332
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2362
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 250388480 bytes

[2021-09-13 23:32:38,747]mapper_test.py:220:[INFO]: area: 26264 level: 8
[2021-09-13 23:42:45,687]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-13 23:42:45,687]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:45,687]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:46,714]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45359104 bytes

[2021-09-13 23:42:46,787]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-13 23:42:46,787]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:50,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 154382336 bytes

[2021-09-13 23:42:50,901]mapper_test.py:220:[INFO]: area: 23114 level: 9
[2021-09-14 09:02:13,628]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-14 09:02:13,628]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:13,628]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:14,674]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45408256 bytes

[2021-09-14 09:02:14,751]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-14 09:02:14,751]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:38,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26245
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26245
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 391909376 bytes

[2021-09-14 09:02:38,952]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-14 09:21:43,830]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-14 09:21:43,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:43,830]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:44,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45457408 bytes

[2021-09-14 09:21:44,920]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-14 09:21:44,920]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:49,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 159719424 bytes

[2021-09-14 09:21:49,071]mapper_test.py:220:[INFO]: area: 23114 level: 9
[2021-09-15 15:35:22,178]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-15 15:35:22,178]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:22,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:23,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45240320 bytes

[2021-09-15 15:35:23,216]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-15 15:35:23,216]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:43,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26253
score:100
	Report mapping result:
		klut_size()     :28173
		klut.num_gates():26272
		max delay       :8
		max area        :26253
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2353
		LUT fanins:3	 numbers :12711
		LUT fanins:4	 numbers :11208
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 269258752 bytes

[2021-09-15 15:35:43,937]mapper_test.py:220:[INFO]: area: 26272 level: 8
[2021-09-15 15:55:02,884]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-15 15:55:02,884]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:02,884]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:03,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45252608 bytes

[2021-09-15 15:55:03,872]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-15 15:55:03,872]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:07,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 55955456 bytes

[2021-09-15 15:55:07,355]mapper_test.py:220:[INFO]: area: 23114 level: 9
[2021-09-18 14:05:51,538]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-18 14:05:51,539]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:51,539]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:52,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45342720 bytes

[2021-09-18 14:05:52,593]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-18 14:05:52,594]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:11,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26258
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26258
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 252305408 bytes

[2021-09-18 14:06:11,570]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-18 16:30:24,673]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-18 16:30:24,673]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:24,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:25,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45334528 bytes

[2021-09-18 16:30:25,666]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-18 16:30:25,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:43,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26259
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26259
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 233623552 bytes

[2021-09-18 16:30:43,966]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-22 09:00:01,737]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-22 09:00:01,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:01,738]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:02,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45608960 bytes

[2021-09-22 09:00:02,777]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-22 09:00:02,778]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:13,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 157274112 bytes

[2021-09-22 09:00:13,138]mapper_test.py:220:[INFO]: area: 23114 level: 9
[2021-09-22 11:29:04,201]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-22 11:29:04,201]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:04,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:05,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45408256 bytes

[2021-09-22 11:29:05,214]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-22 11:29:05,215]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:23,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 161361920 bytes

[2021-09-22 11:29:23,811]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-23 16:48:12,140]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-23 16:48:12,140]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:12,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:13,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45338624 bytes

[2021-09-23 16:48:13,129]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-23 16:48:13,129]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:34,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 176230400 bytes

[2021-09-23 16:48:34,451]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-23 17:11:09,115]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-23 17:11:09,115]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:09,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:10,126]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.63 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45326336 bytes

[2021-09-23 17:11:10,199]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-23 17:11:10,199]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:28,916]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 161230848 bytes

[2021-09-23 17:11:28,917]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-23 18:12:46,136]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-23 18:12:46,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:46,137]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:47,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.59 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45309952 bytes

[2021-09-23 18:12:47,138]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-23 18:12:47,139]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:07,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 175919104 bytes

[2021-09-23 18:13:07,756]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-27 16:39:53,528]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-27 16:39:53,528]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:53,529]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:54,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45436928 bytes

[2021-09-27 16:39:54,614]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-27 16:39:54,614]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:14,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 188702720 bytes

[2021-09-27 16:40:14,137]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-27 17:46:36,759]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-27 17:46:36,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:36,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:37,747]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45289472 bytes

[2021-09-27 17:46:37,818]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-27 17:46:37,818]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:57,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
balancing!
	current map manager:
		current min nodes:39093
		current min depth:17
rewriting!
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 188633088 bytes

[2021-09-27 17:46:57,442]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-28 02:12:50,562]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-28 02:12:50,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:50,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:51,484]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45895680 bytes

[2021-09-28 02:12:51,558]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-28 02:12:51,558]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:11,158]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 174657536 bytes

[2021-09-28 02:13:11,158]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-28 16:52:11,870]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-28 16:52:11,871]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:11,871]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:12,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45293568 bytes

[2021-09-28 16:52:12,922]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-28 16:52:12,923]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:31,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 161275904 bytes

[2021-09-28 16:52:31,147]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-09-28 17:31:13,821]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-09-28 17:31:13,821]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:13,821]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:14,746]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45461504 bytes

[2021-09-28 17:31:14,824]mapper_test.py:156:[INFO]: area: 14157 level: 9
[2021-09-28 17:31:14,824]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:33,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 234725376 bytes

[2021-09-28 17:31:33,390]mapper_test.py:220:[INFO]: area: 26263 level: 8
[2021-10-09 10:43:11,609]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-09 10:43:11,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:11,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:12,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.11 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.57 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45252608 bytes

[2021-10-09 10:43:12,614]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-09 10:43:12,615]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:22,253]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 76062720 bytes

[2021-10-09 10:43:22,253]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-09 11:25:44,195]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-09 11:25:44,195]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:44,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:45,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.59 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45117440 bytes

[2021-10-09 11:25:45,202]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-09 11:25:45,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:54,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26257
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26257
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 116879360 bytes

[2021-10-09 11:25:54,507]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-09 16:33:53,607]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-09 16:33:53,607]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:53,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:54,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.06 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.58 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45314048 bytes

[2021-10-09 16:33:54,610]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-09 16:33:54,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:01,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 71802880 bytes

[2021-10-09 16:34:01,195]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-09 16:50:56,824]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-09 16:50:56,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:56,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:57,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.06 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45625344 bytes

[2021-10-09 16:50:57,843]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-09 16:50:57,844]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:04,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 71794688 bytes

[2021-10-09 16:51:04,430]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-12 11:02:39,619]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-12 11:02:39,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:39,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:40,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45191168 bytes

[2021-10-12 11:02:40,673]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-12 11:02:40,673]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:00,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 138240000 bytes

[2021-10-12 11:03:00,164]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-12 11:20:01,709]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-12 11:20:01,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:01,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:02,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45322240 bytes

[2021-10-12 11:20:02,755]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-12 11:20:02,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:12,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 75530240 bytes

[2021-10-12 11:20:12,906]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-12 13:38:08,694]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-12 13:38:08,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:08,695]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:09,665]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45334528 bytes

[2021-10-12 13:38:09,738]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-12 13:38:09,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:29,231]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 138153984 bytes

[2021-10-12 13:38:29,232]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-12 15:08:46,816]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-12 15:08:46,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:46,816]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:47,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45371392 bytes

[2021-10-12 15:08:47,854]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-12 15:08:47,854]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:07,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 138113024 bytes

[2021-10-12 15:09:07,429]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-12 18:53:46,481]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-12 18:53:46,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:46,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:47,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45486080 bytes

[2021-10-12 18:53:47,536]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-12 18:53:47,536]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:08,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90533888 bytes

[2021-10-12 18:54:08,009]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-18 11:47:17,956]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-18 11:47:17,957]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:17,957]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:18,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45453312 bytes

[2021-10-18 11:47:19,004]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-18 11:47:19,005]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:39,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90599424 bytes

[2021-10-18 11:47:39,200]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-18 12:04:33,639]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-18 12:04:33,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:33,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:34,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45436928 bytes

[2021-10-18 12:04:34,696]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-18 12:04:34,697]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:37,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50335744 bytes

[2021-10-18 12:04:37,181]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-19 14:12:29,484]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-19 14:12:29,485]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:29,486]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:30,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45469696 bytes

[2021-10-19 14:12:30,528]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-19 14:12:30,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:33,026]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50462720 bytes

[2021-10-19 14:12:33,027]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-22 13:35:08,116]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-22 13:35:08,117]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:08,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:09,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45375488 bytes

[2021-10-22 13:35:09,150]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-22 13:35:09,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:20,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 53317632 bytes

[2021-10-22 13:35:20,406]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-22 13:56:00,919]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-22 13:56:00,919]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:00,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:01,878]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45776896 bytes

[2021-10-22 13:56:01,952]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-22 13:56:01,952]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:13,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 53280768 bytes

[2021-10-22 13:56:13,233]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-22 14:02:50,600]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-22 14:02:50,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:50,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:51,571]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45449216 bytes

[2021-10-22 14:02:51,642]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-22 14:02:51,642]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:54,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50487296 bytes

[2021-10-22 14:02:54,102]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-22 14:06:11,760]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-22 14:06:11,761]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:11,761]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:12,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45703168 bytes

[2021-10-22 14:06:12,795]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-22 14:06:12,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:15,286]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50532352 bytes

[2021-10-22 14:06:15,287]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-23 13:36:42,421]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-23 13:36:42,422]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:42,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:43,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45699072 bytes

[2021-10-23 13:36:43,465]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-23 13:36:43,465]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:02,771]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :30745
score:100
	Report mapping result:
		klut_size()     :32683
		klut.num_gates():30782
		max delay       :10
		max area        :30745
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5141
		LUT fanins:3	 numbers :15835
		LUT fanins:4	 numbers :9806
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90476544 bytes

[2021-10-23 13:37:02,772]mapper_test.py:224:[INFO]: area: 30782 level: 10
[2021-10-24 17:48:23,973]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-24 17:48:23,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:23,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:24,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45236224 bytes

[2021-10-24 17:48:25,013]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-24 17:48:25,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:44,915]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :30745
score:100
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90603520 bytes

[2021-10-24 17:48:44,916]mapper_test.py:224:[INFO]: area: 23114 level: 9
[2021-10-24 18:08:49,001]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-24 18:08:49,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:49,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:50,007]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45383680 bytes

[2021-10-24 18:08:50,080]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-24 18:08:50,080]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:10,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
	current map manager:
		current min nodes:39093
		current min depth:17
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :23082
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :26249
score:100
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90558464 bytes

[2021-10-24 18:09:10,037]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-26 10:26:04,875]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-26 10:26:04,876]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:04,876]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:05,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45223936 bytes

[2021-10-26 10:26:05,956]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-26 10:26:05,956]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:08,523]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	current map manager:
		current min nodes:39093
		current min depth:18
	Report mapping result:
		klut_size()     :22367
		klut.num_gates():20466
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :706
		LUT fanins:3	 numbers :7722
		LUT fanins:4	 numbers :12038
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50368512 bytes

[2021-10-26 10:26:08,523]mapper_test.py:224:[INFO]: area: 20466 level: 9
[2021-10-26 11:06:46,329]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-26 11:06:46,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:46,330]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:47,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45330432 bytes

[2021-10-26 11:06:47,360]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-26 11:06:47,360]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:08,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :27673
		klut.num_gates():25772
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :773
		LUT fanins:3	 numbers :5113
		LUT fanins:4	 numbers :19886
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90308608 bytes

[2021-10-26 11:07:08,730]mapper_test.py:224:[INFO]: area: 25772 level: 8
[2021-10-26 11:27:22,497]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-26 11:27:22,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:22,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:23,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45453312 bytes

[2021-10-26 11:27:23,558]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-26 11:27:23,558]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:43,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :27032
		klut.num_gates():25131
		max delay       :10
		max area        :30745
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :825
		LUT fanins:3	 numbers :9070
		LUT fanins:4	 numbers :15236
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90292224 bytes

[2021-10-26 11:27:43,411]mapper_test.py:224:[INFO]: area: 25131 level: 10
[2021-10-26 12:25:27,589]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-26 12:25:27,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:27,590]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:28,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45547520 bytes

[2021-10-26 12:25:28,629]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-26 12:25:28,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:47,693]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 90251264 bytes

[2021-10-26 12:25:47,694]mapper_test.py:224:[INFO]: area: 26263 level: 8
[2021-10-26 14:13:31,682]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-26 14:13:31,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:31,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:32,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45522944 bytes

[2021-10-26 14:13:32,722]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-26 14:13:32,722]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:34,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :22367
		klut.num_gates():20466
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :706
		LUT fanins:3	 numbers :7722
		LUT fanins:4	 numbers :12038
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 50438144 bytes

[2021-10-26 14:13:34,893]mapper_test.py:224:[INFO]: area: 20466 level: 9
[2021-10-29 16:10:36,850]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-10-29 16:10:36,851]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:36,851]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:37,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45416448 bytes

[2021-10-29 16:10:37,900]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-10-29 16:10:37,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:40,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :28166
		klut.num_gates():26265
		max delay       :9
		max area        :26225
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :858
		LUT fanins:3	 numbers :7788
		LUT fanins:4	 numbers :17619
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
Peak memory: 51040256 bytes

[2021-10-29 16:10:40,126]mapper_test.py:224:[INFO]: area: 26265 level: 9
[2021-11-03 09:52:34,470]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-03 09:52:34,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:34,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:35,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45391872 bytes

[2021-11-03 09:52:35,528]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-03 09:52:35,528]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:39,870]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :28166
		klut.num_gates():26265
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :858
		LUT fanins:3	 numbers :7788
		LUT fanins:4	 numbers :17619
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig_output.v
	Peak memory: 56872960 bytes

[2021-11-03 09:52:39,870]mapper_test.py:226:[INFO]: area: 26265 level: 9
[2021-11-03 10:04:45,827]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-03 10:04:45,827]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:45,828]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:46,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45649920 bytes

[2021-11-03 10:04:46,880]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-03 10:04:46,880]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:51,281]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :29025
		klut.num_gates():27124
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :843
		LUT fanins:3	 numbers :8536
		LUT fanins:4	 numbers :17745
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig_output.v
	Peak memory: 57004032 bytes

[2021-11-03 10:04:51,282]mapper_test.py:226:[INFO]: area: 27124 level: 9
[2021-11-03 13:44:45,929]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-03 13:44:45,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:45,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:46,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45367296 bytes

[2021-11-03 13:44:46,985]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-03 13:44:46,985]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:51,383]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :29025
		klut.num_gates():27124
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :843
		LUT fanins:3	 numbers :8536
		LUT fanins:4	 numbers :17745
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig_output.v
	Peak memory: 56881152 bytes

[2021-11-03 13:44:51,384]mapper_test.py:226:[INFO]: area: 27124 level: 9
[2021-11-03 13:51:00,953]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-03 13:51:00,953]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:00,953]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:01,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.08 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45338624 bytes

[2021-11-03 13:51:02,019]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-03 13:51:02,019]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:06,425]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :29025
		klut.num_gates():27124
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :843
		LUT fanins:3	 numbers :8536
		LUT fanins:4	 numbers :17745
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig_output.v
	Peak memory: 57008128 bytes

[2021-11-03 13:51:06,426]mapper_test.py:226:[INFO]: area: 27124 level: 9
[2021-11-04 15:57:58,709]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-04 15:57:58,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:58,710]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:59,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45486080 bytes

[2021-11-04 15:57:59,773]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-04 15:57:59,774]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:04,443]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
	Report mapping result:
		klut_size()     :22300
		klut.num_gates():20399
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :699
		LUT fanins:3	 numbers :7491
		LUT fanins:4	 numbers :12209
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig_output.v
	Peak memory: 56246272 bytes

[2021-11-04 15:58:04,444]mapper_test.py:226:[INFO]: area: 20399 level: 9
[2021-11-16 12:28:42,912]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-16 12:28:42,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:42,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:43,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45334528 bytes

[2021-11-16 12:28:43,960]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-16 12:28:43,960]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:46,280]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.835128 secs
	Report mapping result:
		klut_size()     :22300
		klut.num_gates():20399
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :699
		LUT fanins:3	 numbers :7491
		LUT fanins:4	 numbers :12209
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 50360320 bytes

[2021-11-16 12:28:46,281]mapper_test.py:228:[INFO]: area: 20399 level: 9
[2021-11-16 14:17:40,739]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-16 14:17:40,739]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:40,739]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:41,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45502464 bytes

[2021-11-16 14:17:41,773]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-16 14:17:41,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:44,078]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.82534 secs
	Report mapping result:
		klut_size()     :22300
		klut.num_gates():20399
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :699
		LUT fanins:3	 numbers :7491
		LUT fanins:4	 numbers :12209
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 50266112 bytes

[2021-11-16 14:17:44,078]mapper_test.py:228:[INFO]: area: 20399 level: 9
[2021-11-16 14:24:02,119]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-16 14:24:02,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:02,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:03,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45293568 bytes

[2021-11-16 14:24:03,186]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-16 14:24:03,186]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:05,610]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.874728 secs
	Report mapping result:
		klut_size()     :22300
		klut.num_gates():20399
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :699
		LUT fanins:3	 numbers :7491
		LUT fanins:4	 numbers :12209
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 50282496 bytes

[2021-11-16 14:24:05,611]mapper_test.py:228:[INFO]: area: 20399 level: 9
[2021-11-17 16:36:39,902]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-17 16:36:39,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:39,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:40,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45240320 bytes

[2021-11-17 16:36:40,950]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-17 16:36:40,950]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:43,309]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.825492 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 51757056 bytes

[2021-11-17 16:36:43,310]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-18 10:19:17,912]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-18 10:19:17,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:17,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:18,893]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45518848 bytes

[2021-11-18 10:19:18,966]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-18 10:19:18,967]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:21,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 1.45285 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17168
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 57810944 bytes

[2021-11-18 10:19:21,924]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-23 16:12:08,437]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-23 16:12:08,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:08,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:09,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.13 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45674496 bytes

[2021-11-23 16:12:09,534]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-23 16:12:09,535]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:12,515]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 1.43965 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17168
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 58007552 bytes

[2021-11-23 16:12:12,515]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-23 16:43:07,191]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-23 16:43:07,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:07,191]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:08,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45809664 bytes

[2021-11-23 16:43:08,254]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-23 16:43:08,254]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:11,181]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 1.44666 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17168
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 57819136 bytes

[2021-11-23 16:43:11,182]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-24 11:39:17,498]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 11:39:17,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:17,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:18,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45355008 bytes

[2021-11-24 11:39:18,545]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 11:39:18,546]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:20,106]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.042432 secs
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 50753536 bytes

[2021-11-24 11:39:20,106]mapper_test.py:228:[INFO]: area: 23114 level: 9
[2021-11-24 12:02:31,389]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 12:02:31,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:31,390]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:32,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.62 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45330432 bytes

[2021-11-24 12:02:32,446]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 12:02:32,446]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:33,967]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.04232 secs
	Report mapping result:
		klut_size()     :25015
		klut.num_gates():23114
		max delay       :9
		max area        :23082
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3532
		LUT fanins:3	 numbers :11199
		LUT fanins:4	 numbers :8383
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 50503680 bytes

[2021-11-24 12:02:33,968]mapper_test.py:228:[INFO]: area: 23114 level: 9
[2021-11-24 12:06:19,388]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 12:06:19,389]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:19,389]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:20,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45449216 bytes

[2021-11-24 12:06:20,456]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 12:06:20,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:22,754]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.833344 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 51478528 bytes

[2021-11-24 12:06:22,755]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-24 12:11:53,887]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 12:11:53,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:53,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:54,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45592576 bytes

[2021-11-24 12:11:54,939]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 12:11:54,939]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:56,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
[i] total time =  0.26 secs
Mapping time: 0.25685 secs
	Report mapping result:
		klut_size()     :16003
		klut.num_gates():14102
		max delay       :10
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :448
		LUT fanins:3	 numbers :2024
		LUT fanins:4	 numbers :11630
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 137105408 bytes

[2021-11-24 12:11:56,607]mapper_test.py:228:[INFO]: area: 14102 level: 10
[2021-11-24 12:58:17,753]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 12:58:17,753]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:17,754]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:18,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.08 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45125632 bytes

[2021-11-24 12:58:18,794]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 12:58:18,795]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:21,080]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.826599 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 51654656 bytes

[2021-11-24 12:58:21,080]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-24 13:13:47,253]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 13:13:47,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:47,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:48,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.61 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45363200 bytes

[2021-11-24 13:13:48,302]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 13:13:48,302]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:08,861]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.83027 secs
Mapping time: 1.18389 secs
	Report mapping result:
		klut_size()     :19069
		klut.num_gates():17168
		max delay       :9
		max area        :17147
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1000
		LUT fanins:3	 numbers :452
		LUT fanins:4	 numbers :15716
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 87691264 bytes

[2021-11-24 13:14:08,862]mapper_test.py:228:[INFO]: area: 17168 level: 9
[2021-11-24 13:36:35,056]mapper_test.py:79:[INFO]: run case "wb_conmax_comb"
[2021-11-24 13:36:35,056]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:35,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:36,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   37193.  Ch =     0.  Total mem =    5.65 MB. Peak cut mem =    0.54 MB.
P:  Del =    9.00.  Ar =   23078.0.  Edge =    74090.  Cut =   205556.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14789.0.  Edge =    56734.  Cut =   205044.  T =     0.07 sec
P:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14243.0.  Edge =    53692.  Cut =   205193.  T =     0.02 sec
F:  Del =    9.00.  Ar =   14150.0.  Edge =    53483.  Cut =   198961.  T =     0.07 sec
E:  Del =    9.00.  Ar =   14148.0.  Edge =    53479.  Cut =   198961.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14144.0.  Edge =    52016.  Cut =   199223.  T =     0.02 sec
A:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.12 sec
E:  Del =    9.00.  Ar =   14142.0.  Edge =    51988.  Cut =   199066.  T =     0.02 sec
Total time =     0.60 sec
Duplicated 15 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =       15      0.11 %
And          =     2950     20.83 %
Or           =        0      0.00 %
Other        =    11192     79.05 %
TOTAL        =    14159    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    2.  COs =  128.     6.3 %
Level =    5.  COs =  115.    11.9 %
Level =    6.  COs = 1086.    64.6 %
Level =    7.  COs =  138.    71.3 %
Level =    8.  COs =  286.    85.2 %
Level =    9.  COs =  305.   100.0 %
Peak memory: 45326336 bytes

[2021-11-24 13:36:36,090]mapper_test.py:160:[INFO]: area: 14157 level: 9
[2021-11-24 13:36:36,090]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:54,586]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.opt.aig
Mapping time: 0.042938 secs
Mapping time: 0.050668 secs
	Report mapping result:
		klut_size()     :28164
		klut.num_gates():26263
		max delay       :8
		max area        :26249
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2361
		LUT fanins:3	 numbers :12690
		LUT fanins:4	 numbers :11212
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/wb_conmax_comb/wb_conmax_comb.ifpga.v
	Peak memory: 87678976 bytes

[2021-11-24 13:36:54,587]mapper_test.py:228:[INFO]: area: 26263 level: 8
