INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents/Code-local/comp-arch-labs/Lab-5/Lab-5.srcs/sources_1/new/Lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PFA
INFO: [VRFC 10-311] analyzing module CLA_Assign_Carries
INFO: [VRFC 10-311] analyzing module CLA_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents/Code-local/comp-arch-labs/Lab-5/Lab-5.srcs/sim_1/new/Lab5_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4b_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhir/Documents/Code-local/comp-arch-labs/Lab-5/Lab-5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
