Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\work\Robocup\phoenix-firmware\FPGA\App\controller.qsys --synthesis=VERILOG --output-directory=C:\work\Robocup\phoenix-firmware\FPGA\App\controller\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Progress: Loading App/controller.qsys
Progress: Reading input file
Progress: Adding avalon_st_uart_tx_0 [avalon_st_uart_tx 1.0]
Progress: Parameterizing module avalon_st_uart_tx_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding clk_1 [clock_source 20.1]
Progress: Parameterizing module clk_1
Progress: Adding data_ram_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module data_ram_0
Progress: Adding data_ram_1 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module data_ram_1
Progress: Adding dc_fifo_0 [altera_avalon_dc_fifo 20.1]
Progress: Parameterizing module dc_fifo_0
Progress: Adding float32to16_0 [float32to16 1.0]
Progress: Parameterizing module float32to16_0
Progress: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 20.1]
Progress: Parameterizing module fpu_0
Progress: Adding i2c_master_0 [i2c_master 1.0]
Progress: Parameterizing module i2c_master_0
Progress: Adding imu_spim [imu_spim 1.0]
Progress: Parameterizing module imu_spim
Progress: Adding instruction_rom_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module instruction_rom_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding mm_bridge_1 [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module mm_bridge_1
Progress: Adding mm_bridge_2 [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module mm_bridge_2
Progress: Adding motor_controller_5 [motor_controller 1.0]
Progress: Parameterizing module motor_controller_5
Progress: Adding msgdma_0 [altera_msgdma 20.1]
Progress: Parameterizing module msgdma_0
Progress: Adding nios_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios_0
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 20.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding pio_0 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 20.1]
Progress: Parameterizing module pio_2
Progress: Adding reset_controller_0 [altera_reset_controller 20.1]
Progress: Parameterizing module reset_controller_0
Progress: Adding spi_slave_to_avalon_mm_master_bridge_0 [spi_slave_to_avalon_mm_master_bridge 20.1]
Progress: Parameterizing module spi_slave_to_avalon_mm_master_bridge_0
Progress: Adding spim_0 [altera_avalon_spi 20.1]
Progress: Parameterizing module spim_0
Progress: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 20.1]
Progress: Parameterizing module st_packets_to_bytes_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 20.1]
Progress: Parameterizing module timer_0
Progress: Adding vector_controller_master_0 [vector_controller_master 1.0]
Progress: Parameterizing module vector_controller_master_0
Progress: Adding vic_0 [altera_vic 20.1]
Progress: Parameterizing module vic_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: controller.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: controller: Generating controller "controller" for QUARTUS_SYNTH
Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdata signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master msgdma_0.mm_read and slave data_ram_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has address signal 16 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master nios_0.tightly_coupled_data_master_0 and slave data_ram_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has address signal 15 bit wide, but the slave is 13 bit wide.
Info: Interconnect is inserted between master nios_0.tightly_coupled_instruction_master_0 and slave instruction_rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: avalon_st_uart_tx_0: "controller" instantiated avalon_st_uart_tx "avalon_st_uart_tx_0"
Info: data_ram_0: Starting RTL generation for module 'controller_data_ram_0'
Info: data_ram_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0093_data_ram_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0093_data_ram_0_gen//controller_data_ram_0_component_configuration.pl  --do_build_sim=0  ]
Info: data_ram_0: Done RTL generation for module 'controller_data_ram_0'
Info: data_ram_0: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_0"
Info: data_ram_1: Starting RTL generation for module 'controller_data_ram_1'
Info: data_ram_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0094_data_ram_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0094_data_ram_1_gen//controller_data_ram_1_component_configuration.pl  --do_build_sim=0  ]
Info: data_ram_1: Done RTL generation for module 'controller_data_ram_1'
Info: data_ram_1: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_1"
Info: dc_fifo_0: "controller" instantiated altera_avalon_dc_fifo "dc_fifo_0"
Info: float32to16_0: "controller" instantiated float32to16 "float32to16_0"
Info: fpu_0: "controller" instantiated altera_nios_custom_instr_floating_point_2 "fpu_0"
Info: i2c_master_0: "controller" instantiated i2c_master "i2c_master_0"
Info: imu_spim: "controller" instantiated imu_spim "imu_spim"
Info: instruction_rom_0: Starting RTL generation for module 'controller_instruction_rom_0'
Info: instruction_rom_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_instruction_rom_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0099_instruction_rom_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0099_instruction_rom_0_gen//controller_instruction_rom_0_component_configuration.pl  --do_build_sim=0  ]
Info: instruction_rom_0: Done RTL generation for module 'controller_instruction_rom_0'
Info: instruction_rom_0: "controller" instantiated altera_avalon_onchip_memory2 "instruction_rom_0"
Info: jtag_uart_0: Starting RTL generation for module 'controller_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=controller_jtag_uart_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0100_jtag_uart_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0100_jtag_uart_0_gen//controller_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'controller_jtag_uart_0'
Info: jtag_uart_0: "controller" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_bridge_0: "controller" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: motor_controller_5: "controller" instantiated motor_controller "motor_controller_5"
Info: msgdma_0: "controller" instantiated altera_msgdma "msgdma_0"
Info: nios_0: "controller" instantiated altera_nios2_gen2 "nios_0"
Info: performance_counter_0: Starting RTL generation for module 'controller_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=controller_performance_counter_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0103_performance_counter_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0103_performance_counter_0_gen//controller_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'controller_performance_counter_0'
Info: performance_counter_0: "controller" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: pio_0: Starting RTL generation for module 'controller_pio_0'
Info: pio_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0104_pio_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0104_pio_0_gen//controller_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'controller_pio_0'
Info: pio_0: "controller" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'controller_pio_1'
Info: pio_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0105_pio_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0105_pio_1_gen//controller_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'controller_pio_1'
Info: pio_1: "controller" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'controller_pio_2'
Info: pio_2:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_2 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0106_pio_2_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0106_pio_2_gen//controller_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'controller_pio_2'
Info: pio_2: "controller" instantiated altera_avalon_pio "pio_2"
Info: reset_controller_0: "controller" instantiated altera_reset_controller "reset_controller_0"
Info: spi_slave_to_avalon_mm_master_bridge_0: "controller" instantiated spi_slave_to_avalon_mm_master_bridge "spi_slave_to_avalon_mm_master_bridge_0"
Info: spim_0: Starting RTL generation for module 'controller_spim_0'
Info: spim_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=controller_spim_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0109_spim_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0109_spim_0_gen//controller_spim_0_component_configuration.pl  --do_build_sim=0  ]
Info: spim_0: Done RTL generation for module 'controller_spim_0'
Info: spim_0: "controller" instantiated altera_avalon_spi "spim_0"
Info: st_packets_to_bytes_0: "controller" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
Info: sysid_qsys_0: "controller" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'controller_timer_0'
Info: timer_0:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=controller_timer_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0112_timer_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0112_timer_0_gen//controller_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'controller_timer_0'
Info: timer_0: "controller" instantiated altera_avalon_timer "timer_0"
Info: vector_controller_master_0: "controller" instantiated vector_controller_master "vector_controller_master_0"
Info: vic_0: "controller" instantiated altera_vic "vic_0"
Info: nios_0_custom_instruction_master_translator: "controller" instantiated altera_customins_master_translator "nios_0_custom_instruction_master_translator"
Info: nios_0_custom_instruction_master_comb_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_comb_xconnect"
Info: nios_0_custom_instruction_master_comb_slave_translator0: "controller" instantiated altera_customins_slave_translator "nios_0_custom_instruction_master_comb_slave_translator0"
Info: nios_0_custom_instruction_master_multi_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_multi_xconnect"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "controller" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "controller" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "controller" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_4: "controller" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: mm_interconnect_5: "controller" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: mm_interconnect_6: "controller" instantiated altera_mm_interconnect "mm_interconnect_6"
Info: irq_mapper: "controller" instantiated altera_irq_mapper "irq_mapper"
Info: fpci_combi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: fpci_multi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: cpu: Starting RTL generation for module 'controller_nios_0_cpu'
Info: cpu:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0123_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8908_5135115220268060686.dir/0123_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.10.09 00:08:06 (*) Starting Nios II generation
Info: cpu: # 2021.10.09 00:08:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.10.09 00:08:06 (*)   Creating all objects for CPU
Info: cpu: # 2021.10.09 00:08:06 (*)     Testbench
Info: cpu: # 2021.10.09 00:08:07 (*)     Instruction decoding
Info: cpu: # 2021.10.09 00:08:07 (*)       Instruction fields
Info: cpu: # 2021.10.09 00:08:07 (*)       Instruction decodes
Info: cpu: # 2021.10.09 00:08:07 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.10.09 00:08:07 (*)       Instruction controls
Info: cpu: # 2021.10.09 00:08:07 (*)     Pipeline frontend
Info: cpu: # 2021.10.09 00:08:07 (*)     Pipeline backend
Info: cpu: # 2021.10.09 00:08:07 (*)   Master tightly_coupled_data_master_0 address range (0x8000, 0x9fff) overlaps with master data_master address range (0x0, 0xffff)
Info: cpu: # 2021.10.09 00:08:07 (*)   Master data_master address range (0x0, 0xffff) overlaps with master tightly_coupled_data_master_0 address range (0x8000, 0x9fff)
Info: cpu: # 2021.10.09 00:08:07 (*)   Generating non-optimal tightly-coupled master logic due to overlap
Info: cpu: # 2021.10.09 00:08:09 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.10.09 00:08:09 (*)   Creating plain-text RTL
Info: cpu: # 2021.10.09 00:08:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'controller_nios_0_cpu'
Info: cpu: "nios_0" instantiated altera_nios2_gen2_unit "cpu"
Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
Info: mm_bridge_2_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_2_s0_translator"
Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent"
Info: mm_bridge_2_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_2_s0_agent"
Info: mm_bridge_2_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mm_bridge_2_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: msgdma_0_descriptor_slave_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "msgdma_0_descriptor_slave_cmd_width_adapter"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter_005: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: router_004: "mm_interconnect_3" instantiated altera_merlin_router "router_004"
Info: motor_controller_5_slave_burst_adapter: "mm_interconnect_3" instantiated altera_merlin_burst_adapter "motor_controller_5_slave_burst_adapter"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter_003: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: controller: Done "controller" with 99 modules, 167 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
