// Seed: 952647055
module module_0 (
    input wor id_0,
    inout supply1 id_1,
    input tri id_2,
    output uwire id_3,
    input supply0 id_4
);
  assign id_3 = id_1 + id_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd30
) (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    output wire id_3,
    input tri1 id_4,
    output supply1 id_5,
    inout tri id_6,
    output supply0 _id_7,
    input uwire id_8
);
  assign id_3 = id_4;
  assign id_5 = -1;
  logic [id_7 : -1 'h0] id_10;
  ;
  wire id_11;
  wire [-1 : -1 'h0] id_12;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_5,
      id_8
  );
  logic [-1 : 1] id_13;
endmodule
