// Seed: 1430221943
module module_0 ();
  id_1 :
  assert property (@(posedge 1) id_1)
  else $clog2(57);
  ;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    output tri0 id_2
    , id_18,
    output wor id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    input wand id_8,
    output wor id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    output uwire id_14,
    input wire id_15,
    input tri id_16
);
  assign id_7 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
