m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/simulation/modelsim
vcounter_4bit
Z1 !s110 1508671735
!i10b 1
!s100 [DlS=g8Rb7BDa4[iBZ8H]2
I^f7C7N8GX7^zg7KZ>j=Y93
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1508670105
8C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v
FC:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1508671734.000000
!s107 C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit|C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit.v|
!i113 1
Z4 o-vlog01compat -work work
Z5 !s92 -vlog01compat -work work +incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit
Z6 tCvgOpt 0
vcounter_4bit_t
R1
!i10b 1
!s100 D9@WB?nk:zF;n[Lm<dJdB2
I;Az]4R:YmjhLjfM;8dKdm3
R2
R0
w1508671149
8C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v
FC:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v
L0 1
R3
r1
!s85 0
31
!s108 1508671735.000000
!s107 C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit|C:/Users/sgmc1/Documents/GitHub/Verilog_JD/counter_4bit/counter_4bit_t.v|
!i113 1
R4
R5
R6
