{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695500479104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695500479105 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRPII_FPGAFirmware 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"CRPII_FPGAFirmware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695500479112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695500479165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695500479165 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695500479312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695500479377 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695500479377 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695500479383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695500479383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695500479383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695500479383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695500479383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695500479383 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695500479386 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1695500479434 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695500480017 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fmf1 " "Entity dcfifo_fmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_e09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695500480019 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_d09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1695500480019 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1695500480019 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1695500480019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CRPII_FPGAFirmware.sdc " "Synopsys Design Constraints File file not found: 'CRPII_FPGAFirmware.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695500480023 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695500480023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695500480032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695500480034 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695500480039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_enable" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "done_waiting_for_fresh_frame " "Destination node done_waiting_for_fresh_frame" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480132 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hercules_SCK~input (placed in PIN R1 (CDPCLK1)) " "Automatically promoted node hercules_SCK~input (placed in PIN R1 (CDPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480132 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 2188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480132 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selected_camera_pixel_clock  " "Automatically promoted node selected_camera_pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flash_SCK~0 " "Destination node flash_SCK~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[3\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[2\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[1\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\] " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|nbit\[0\]" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 207 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|SCK~0" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PP3_wrote_one_line  " "Automatically promoted node PP3_wrote_one_line " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector137~0 " "Destination node Selector137~0" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 376 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 367 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|flash_mem_interface_done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~2" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|reset_READ_ID_get_bytes_counter~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 149 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~5 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~5" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~6 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector30~6" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~14 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~14" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~25 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~25" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~44 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master_multi_cycle_flag~44" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~5 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector31~5" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~3 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector17~3" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PP3  " "Automatically promoted node PP3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~6 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector16~6" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~0 " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|Selector11~0" {  } { { "Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 232 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "selected_camera_LV  " "Automatically promoted node selected_camera_LV " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|valid_wrreq~0 " "Destination node FIFO:CAM_FIFO\|dcfifo:dcfifo_component\|dcfifo_fmf1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_fmf1.tdf" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_fmf1.tdf" 67 2 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIFO_write_enable " "Destination node FIFO_write_enable" {  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480133 ""}  } { { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0  " "Automatically promoted node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|Selector7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695500480134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done " "Destination node S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem\|spi_master:MAS\|done" {  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695500480134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695500480134 ""}  } { { "SPI/spi_master.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v" 99 -1 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 1532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695500480134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695500480384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695500480386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695500480386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695500480388 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695500480391 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695500480394 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695500480395 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695500480396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695500480448 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695500480449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695500480449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695500480530 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695500480535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695500481202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695500481421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695500481445 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695500483478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695500483478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695500483885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695500485303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695500485303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695500487122 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695500487122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695500487124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695500487255 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695500487269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695500487490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695500487491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695500487825 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695500488553 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone 10 LP " "36 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[0\] 3.3-V LVCMOS B5 " "Pin camera_1_pixel_in\[0\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[0] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[1\] 3.3-V LVCMOS A3 " "Pin camera_1_pixel_in\[1\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[1] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[2\] 3.3-V LVCMOS D6 " "Pin camera_1_pixel_in\[2\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[2] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[3\] 3.3-V LVCMOS A4 " "Pin camera_1_pixel_in\[3\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[3] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[0\] 3.3-V LVCMOS P8 " "Pin camera_2_pixel_in\[0\] uses I/O standard 3.3-V LVCMOS at P8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[0] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[0\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[1\] 3.3-V LVCMOS M8 " "Pin camera_2_pixel_in\[1\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[1] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[1\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[2\] 3.3-V LVCMOS N8 " "Pin camera_2_pixel_in\[2\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[2] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[2\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[3\] 3.3-V LVCMOS T7 " "Pin camera_2_pixel_in\[3\] uses I/O standard 3.3-V LVCMOS at T7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[3] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[3\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "flash_SO 3.3-V LVCMOS D1 " "Pin flash_SO uses I/O standard 3.3-V LVCMOS at D1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { flash_SO } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "flash_SO" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SCK 3.3-V LVCMOS R1 " "Pin hercules_SCK uses I/O standard 3.3-V LVCMOS at R1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SCK } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SCK" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_SS 3.3-V LVCMOS P2 " "Pin hercules_SS uses I/O standard 3.3-V LVCMOS at P2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_SS } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_SS" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "hercules_MOSI 3.3-V LVCMOS K2 " "Pin hercules_MOSI uses I/O standard 3.3-V LVCMOS at K2" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { hercules_MOSI } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hercules_MOSI" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS E1 " "Pin clk uses I/O standard 3.3-V LVCMOS at E1" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_clock 3.3-V LVCMOS T4 " "Pin camera_2_pixel_clock uses I/O standard 3.3-V LVCMOS at T4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_clock } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_clock 3.3-V LVCMOS D9 " "Pin camera_1_pixel_clock uses I/O standard 3.3-V LVCMOS at D9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_clock } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_clock" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_select 3.3-V LVCMOS L4 " "Pin camera_select uses I/O standard 3.3-V LVCMOS at L4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_select } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_select" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_LV 3.3-V LVCMOS T3 " "Pin camera_2_LV uses I/O standard 3.3-V LVCMOS at T3" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_LV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_LV 3.3-V LVCMOS A10 " "Pin camera_1_LV uses I/O standard 3.3-V LVCMOS at A10" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_LV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_LV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_FV 3.3-V LVCMOS R4 " "Pin camera_2_FV uses I/O standard 3.3-V LVCMOS at R4" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_FV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_FV 3.3-V LVCMOS C9 " "Pin camera_1_FV uses I/O standard 3.3-V LVCMOS at C9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_FV } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_FV" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[11\] 3.3-V LVCMOS C8 " "Pin camera_1_pixel_in\[11\] uses I/O standard 3.3-V LVCMOS at C8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[11] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[11\] 3.3-V LVCMOS N5 " "Pin camera_2_pixel_in\[11\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[11] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[11\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[10\] 3.3-V LVCMOS E9 " "Pin camera_1_pixel_in\[10\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[10] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[10\] 3.3-V LVCMOS R5 " "Pin camera_2_pixel_in\[10\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[10] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[10\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[9\] 3.3-V LVCMOS A7 " "Pin camera_1_pixel_in\[9\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[9] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[9\] 3.3-V LVCMOS R6 " "Pin camera_2_pixel_in\[9\] uses I/O standard 3.3-V LVCMOS at R6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[9] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[9\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[8\] 3.3-V LVCMOS A6 " "Pin camera_1_pixel_in\[8\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[8] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[8\] 3.3-V LVCMOS T5 " "Pin camera_2_pixel_in\[8\] uses I/O standard 3.3-V LVCMOS at T5" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[8] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[8\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[7\] 3.3-V LVCMOS B7 " "Pin camera_1_pixel_in\[7\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[7] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[7\] 3.3-V LVCMOS N6 " "Pin camera_2_pixel_in\[7\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[7] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[7\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[6\] 3.3-V LVCMOS D8 " "Pin camera_1_pixel_in\[6\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[6] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[6\] 3.3-V LVCMOS T6 " "Pin camera_2_pixel_in\[6\] uses I/O standard 3.3-V LVCMOS at T6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[6] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[6\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[5\] 3.3-V LVCMOS B6 " "Pin camera_1_pixel_in\[5\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[5] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[5\] 3.3-V LVCMOS M6 " "Pin camera_2_pixel_in\[5\] uses I/O standard 3.3-V LVCMOS at M6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[5] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[5\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_1_pixel_in\[4\] 3.3-V LVCMOS E6 " "Pin camera_1_pixel_in\[4\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_1_pixel_in[4] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_1_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_2_pixel_in\[4\] 3.3-V LVCMOS R7 " "Pin camera_2_pixel_in\[4\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/iris/intelFPGA/22.1std/quartus/linux64/pin_planner.ppl" { camera_2_pixel_in[4] } } } { "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/iris/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "camera_2_pixel_in\[4\]" } } } } { "CRPII_FPGAFirmware_Release.v" "" { Text "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1695500488849 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1695500488849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg " "Generated suppressed messages file /home/iris/Downloads/FPGA/QuartusProject/CRPII_FPGAFirmware/output_files/CRPII_FPGAFirmware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695500488933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695500489295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 16:21:29 2023 " "Processing ended: Sat Sep 23 16:21:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695500489295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695500489295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695500489295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695500489295 ""}
