Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 10:18:56 2023
| Host         : DESKTOP-22E4S6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slc3_sramtop_timing_summary_routed.rpt -pb slc3_sramtop_timing_summary_routed.pb -rpx slc3_sramtop_timing_summary_routed.rpx -warn_on_violation
| Design       : slc3_sramtop
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   42          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (18)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc/state_controller/FSM_sequential_State_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.064        0.000                      0                  107        0.225        0.000                      0                  107        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 6.064        0.000                      0                  107        0.225        0.000                      0                  107        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.913ns (48.416%)  route 2.038ns (51.584%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.689ns = ( 14.689 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.608     4.976    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.419     5.395 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=9, routed)           0.975     6.370    slc/PC_register/Q[1]
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.201 r  slc/PC_register/Dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    slc/PC_register/Dout_reg[4]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  slc/PC_register/Dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.324    slc/PC_register/Dout_reg[8]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.546 r  slc/PC_register/Dout_reg[12]_i_2/O[0]
                         net (fo=1, routed)           1.054     8.600    slc/bus_mux/PCincrement[8]
    SLICE_X63Y74         LUT3 (Prop_lut3_I2_O)        0.327     8.927 r  slc/bus_mux/Dout[9]_i_1/O
                         net (fo=1, routed)           0.000     8.927    slc/PC_register/D[9]
    SLICE_X63Y74         FDRE                                         r  slc/PC_register/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.492    14.689    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  slc/PC_register/Dout_reg[9]/C
                         clock pessimism              0.263    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X63Y74         FDRE (Setup_fdre_C_D)        0.075    14.991    slc/PC_register/Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 2.049ns (52.784%)  route 1.833ns (47.216%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.608     4.976    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.419     5.395 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=9, routed)           0.975     6.370    slc/PC_register/Q[1]
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.201 r  slc/PC_register/Dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    slc/PC_register/Dout_reg[4]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  slc/PC_register/Dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.324    slc/PC_register/Dout_reg[8]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  slc/PC_register/Dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.438    slc/PC_register/Dout_reg[12]_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.677 r  slc/PC_register/Dout_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.848     8.526    slc/bus_mux/PCincrement[14]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.332     8.858 r  slc/bus_mux/Dout[15]_i_2/O
                         net (fo=1, routed)           0.000     8.858    slc/PC_register/D[15]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[15]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.075    14.979    slc/PC_register/Dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.027ns (52.390%)  route 1.842ns (47.610%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.608     4.976    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.419     5.395 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=9, routed)           0.975     6.370    slc/PC_register/Q[1]
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.201 r  slc/PC_register/Dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    slc/PC_register/Dout_reg[4]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  slc/PC_register/Dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.324    slc/PC_register/Dout_reg[8]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  slc/PC_register/Dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.438    slc/PC_register/Dout_reg[12]_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.660 r  slc/PC_register/Dout_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.858     8.518    slc/bus_mux/PCincrement[12]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.327     8.845 r  slc/bus_mux/Dout[13]_i_1/O
                         net (fo=1, routed)           0.000     8.845    slc/PC_register/D[13]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[13]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.075    14.979    slc/PC_register/Dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 2.001ns (52.784%)  route 1.790ns (47.216%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.608     4.976    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.419     5.395 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=9, routed)           0.975     6.370    slc/PC_register/Q[1]
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.201 r  slc/PC_register/Dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    slc/PC_register/Dout_reg[4]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  slc/PC_register/Dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.324    slc/PC_register/Dout_reg[8]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.658 r  slc/PC_register/Dout_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.464    slc/bus_mux/PCincrement[9]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.303     8.767 r  slc/bus_mux/Dout[10]_i_1/O
                         net (fo=1, routed)           0.000     8.767    slc/PC_register/D[10]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[10]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.029    14.933    slc/PC_register/Dout_reg[10]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.352ns  (required time - arrival time)
  Source:                 slc/PC_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.115ns (58.627%)  route 1.493ns (41.373%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.608     4.976    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y73         FDSE                                         r  slc/PC_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDSE (Prop_fdse_C_Q)         0.419     5.395 r  slc/PC_register/Dout_reg[1]/Q
                         net (fo=9, routed)           0.975     6.370    slc/PC_register/Q[1]
    SLICE_X62Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.201 r  slc/PC_register/Dout_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.201    slc/PC_register/Dout_reg[4]_i_2_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  slc/PC_register/Dout_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.324    slc/PC_register/Dout_reg[8]_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  slc/PC_register/Dout_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.438    slc/PC_register/Dout_reg[12]_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  slc/PC_register/Dout_reg[15]_i_3/O[1]
                         net (fo=1, routed)           0.508     8.280    slc/bus_mux/PCincrement[13]
    SLICE_X63Y76         LUT3 (Prop_lut3_I2_O)        0.303     8.583 r  slc/bus_mux/Dout[14]_i_1/O
                         net (fo=1, routed)           0.000     8.583    slc/PC_register/D[14]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[14]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    14.935    slc/PC_register/Dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.352    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.078ns (29.987%)  route 2.517ns (70.013%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.605     4.973    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.419     5.392 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=15, routed)          1.076     6.467    slc/state_controller/Q[1]
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.327     6.794 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=32, routed)          1.441     8.236    slc/bus_mux/Dout_reg[0]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.332     8.568 r  slc/bus_mux/Dout[11]_i_1/O
                         net (fo=1, routed)           0.000     8.568    slc/PC_register/D[11]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[11]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.031    14.935    slc/PC_register/Dout_reg[11]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/PC_register/Dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.106ns (30.528%)  route 2.517ns (69.472%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.605     4.973    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.419     5.392 r  slc/state_controller/FSM_sequential_State_reg[1]/Q
                         net (fo=15, routed)          1.076     6.467    slc/state_controller/Q[1]
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.327     6.794 r  slc/state_controller/myOutput_reg[15]_i_3/O
                         net (fo=32, routed)          1.441     8.236    slc/bus_mux/Dout_reg[0]
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.360     8.596 r  slc/bus_mux/Dout[12]_i_1/O
                         net (fo=1, routed)           0.000     8.596    slc/PC_register/D[12]
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[12]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.075    14.979    slc/PC_register/Dout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.704ns (21.298%)  route 2.601ns (78.702%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.605     4.973    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=13, routed)          1.144     6.573    slc/state_controller/State[3]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.697 f  slc/state_controller/myOutput_reg[15]_i_4/O
                         net (fo=33, routed)          0.563     7.260    slc/IR_register/Dout_reg[0]_0
    SLICE_X61Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.384 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.894     8.278    slc/RegFile/registerOne/E[0]
    SLICE_X62Y73         FDSE                                         r  slc/RegFile/registerOne/Dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X62Y73         FDSE                                         r  slc/RegFile/registerOne/Dout_reg[1]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X62Y73         FDSE (Setup_fdse_C_CE)      -0.205    14.699    slc/RegFile/registerOne/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.704ns (21.298%)  route 2.601ns (78.702%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.605     4.973    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=13, routed)          1.144     6.573    slc/state_controller/State[3]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.697 f  slc/state_controller/myOutput_reg[15]_i_4/O
                         net (fo=33, routed)          0.563     7.260    slc/IR_register/Dout_reg[0]_0
    SLICE_X61Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.384 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.894     8.278    slc/RegFile/registerOne/E[0]
    SLICE_X62Y73         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[4]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X62Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.699    slc/RegFile/registerOne/Dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.421    

Slack (MET) :             6.421ns  (required time - arrival time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/RegFile/registerOne/Dout_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.704ns (21.298%)  route 2.601ns (78.702%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.973ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.605     4.973    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.429 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=13, routed)          1.144     6.573    slc/state_controller/State[3]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.124     6.697 f  slc/state_controller/myOutput_reg[15]_i_4/O
                         net (fo=33, routed)          0.563     7.260    slc/IR_register/Dout_reg[0]_0
    SLICE_X61Y75         LUT4 (Prop_lut4_I0_O)        0.124     7.384 r  slc/IR_register/Dout[15]_i_1/O
                         net (fo=16, routed)          0.894     8.278    slc/RegFile/registerOne/E[0]
    SLICE_X62Y73         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.494    14.691    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[5]/C
                         clock pessimism              0.249    14.940    
                         clock uncertainty           -0.035    14.904    
    SLICE_X62Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.699    slc/RegFile/registerOne/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_sequential_State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.579     1.616    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.757 f  slc/state_controller/FSM_sequential_State_reg[4]/Q
                         net (fo=13, routed)          0.144     1.902    slc/state_controller/State[4]
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  slc/state_controller/FSM_sequential_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.947    slc/state_controller/Next_state[2]
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C
                         clock pessimism             -0.639     1.629    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.092     1.721    slc/state_controller/FSM_sequential_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_sequential_State_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.579     1.616    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=13, routed)          0.143     1.901    slc/state_controller/State[3]
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  slc/state_controller/FSM_sequential_State[4]_i_2/O
                         net (fo=1, routed)           0.000     1.946    slc/state_controller/Next_state[4]
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C
                         clock pessimism             -0.639     1.629    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.091     1.720    slc/state_controller/FSM_sequential_State_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 slc/state_controller/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/state_controller/FSM_sequential_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.579     1.616    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.757 f  slc/state_controller/FSM_sequential_State_reg[3]/Q
                         net (fo=13, routed)          0.144     1.902    slc/state_controller/State[3]
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  slc/state_controller/FSM_sequential_State[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    slc/state_controller/Next_state[0]
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C
                         clock pessimism             -0.639     1.629    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.092     1.721    slc/state_controller/FSM_sequential_State_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.623    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  slc/HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc/HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.873    slc/HexA/counter_reg_n_0_[3]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.981 r  slc/HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.981    slc/HexA/counter_reg[0]_i_1_n_4
    SLICE_X61Y67         FDRE                                         r  slc/HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     2.276    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  slc/HexA/counter_reg[3]/C
                         clock pessimism             -0.653     1.623    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.728    slc/HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.622    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.872    slc/HexA/counter_reg_n_0_[7]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  slc/HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    slc/HexA/counter_reg[4]_i_1_n_4
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     2.275    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[7]/C
                         clock pessimism             -0.653     1.622    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.105     1.727    slc/HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.621    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc/HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.871    slc/HexA/counter_reg_n_0_[11]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.979 r  slc/HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    slc/HexA/counter_reg[8]_i_1_n_4
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     2.274    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[11]/C
                         clock pessimism             -0.653     1.621    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.726    slc/HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/HexA/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.867    slc/HexA/counter_reg_n_0_[12]
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.982 r  slc/HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    slc/HexA/counter_reg[12]_i_1_n_7
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.273    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[12]/C
                         clock pessimism             -0.653     1.620    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.105     1.725    slc/HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.622    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc/HexA/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.869    slc/HexA/counter_reg_n_0_[4]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.984 r  slc/HexA/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    slc/HexA/counter_reg[4]_i_1_n_7
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     2.275    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  slc/HexA/counter_reg[4]/C
                         clock pessimism             -0.653     1.622    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.105     1.727    slc/HexA/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.584     1.621    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  slc/HexA/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.868    slc/HexA/counter_reg_n_0_[8]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.983 r  slc/HexA/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    slc/HexA/counter_reg[8]_i_1_n_7
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     2.274    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  slc/HexA/counter_reg[8]/C
                         clock pessimism             -0.653     1.621    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.726    slc/HexA/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slc/HexA/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/HexA/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/HexA/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.871    slc/HexA/counter_reg_n_0_[14]
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.982 r  slc/HexA/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    slc/HexA/counter_reg[12]_i_1_n_5
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.850     2.273    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[14]/C
                         clock pessimism             -0.653     1.620    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.105     1.725    slc/HexA/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   button_sync[1]/q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67   slc/HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   slc/HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69   slc/HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   slc/HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   slc/HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   slc/HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   slc/HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   slc/HexA/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   button_sync[1]/q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   button_sync[1]/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slc/HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slc/HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   slc/HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   slc/HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   button_sync[1]/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   button_sync[1]/q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slc/HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67   slc/HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69   slc/HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   slc/HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   slc/HexA/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 4.345ns (43.958%)  route 5.540ns (56.042%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.270     4.586    slc/IR_register/Reset_IBUF
    SLICE_X58Y74         LUT5 (Prop_lut5_I1_O)        0.124     4.710 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.270     6.980    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905     9.885 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.885    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.788ns  (logic 4.350ns (44.436%)  route 5.439ns (55.564%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.219     4.535    slc/IR_register/Reset_IBUF
    SLICE_X59Y75         LUT5 (Prop_lut5_I1_O)        0.124     4.659 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.220     6.879    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909     9.788 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.788    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.732ns  (logic 4.358ns (44.779%)  route 5.374ns (55.221%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.257     4.574    slc/IR_register/Reset_IBUF
    SLICE_X58Y74         LUT5 (Prop_lut5_I2_O)        0.124     4.698 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.117     6.814    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917     9.732 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.732    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.631ns  (logic 4.356ns (45.232%)  route 5.275ns (54.768%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.854     4.170    slc/IR_register/Reset_IBUF
    SLICE_X59Y76         LUT5 (Prop_lut5_I1_O)        0.124     4.294 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.421     6.715    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916     9.631 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.631    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 4.348ns (46.712%)  route 4.960ns (53.288%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.685     4.001    slc/IR_register/Reset_IBUF
    SLICE_X58Y77         LUT5 (Prop_lut5_I3_O)        0.124     4.125 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.276     6.401    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908     9.309 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.309    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 4.346ns (47.586%)  route 4.787ns (52.414%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.870     4.186    slc/PC_register/Reset_IBUF
    SLICE_X64Y76         LUT5 (Prop_lut5_I1_O)        0.124     4.310 r  slc/PC_register/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.917     6.227    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906     9.133 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.133    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.319ns (47.935%)  route 4.691ns (52.065%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.474     3.791    slc/PC_register/Reset_IBUF
    SLICE_X64Y74         LUT5 (Prop_lut5_I1_O)        0.124     3.915 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.217     6.132    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878     9.010 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.010    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.340ns (48.226%)  route 4.660ns (51.774%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.413     3.730    slc/IR_register/Reset_IBUF
    SLICE_X58Y77         LUT5 (Prop_lut5_I1_O)        0.124     3.854 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.246     6.100    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900     9.000 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.000    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 4.342ns (48.827%)  route 4.550ns (51.173%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.348     3.664    slc/PC_register/Reset_IBUF
    SLICE_X63Y72         LUT5 (Prop_lut5_I1_O)        0.124     3.788 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.203     5.991    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901     8.892 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.892    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.338ns (49.328%)  route 4.456ns (50.672%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.009     3.325    slc/PC_register/Reset_IBUF
    SLICE_X65Y75         LUT5 (Prop_lut5_I0_O)        0.124     3.449 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.447     5.897    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898     8.794 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.794    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.621ns (59.404%)  route 1.108ns (40.596%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.712     1.105    slc/PC_register/Reset_IBUF
    SLICE_X64Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.150 r  slc/PC_register/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.396     1.546    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     2.729 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.729    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.623ns (59.469%)  route 1.106ns (40.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.698     1.092    slc/HexA/Reset_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.137 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.408     1.545    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         1.185     2.730 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.730    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.617ns (58.944%)  route 1.126ns (41.056%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.796     1.189    slc/PC_register/Reset_IBUF
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.234 r  slc/PC_register/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.565    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         1.179     2.744 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.744    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.674ns (60.133%)  route 1.110ns (39.867%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.698     1.092    slc/HexA/Reset_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.042     1.134 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.411     1.546    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.239     2.784 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.784    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.603ns (56.051%)  route 1.257ns (43.949%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.831     1.224    slc/HexA/Reset_IBUF
    SLICE_X65Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.269 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.426     1.695    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.164     2.860 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.860    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.603ns (54.183%)  route 1.356ns (45.817%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.698     1.092    slc/HexA/Reset_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.137 r  slc/HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.657     1.794    hex_gridB_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         1.165     2.959 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.959    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.963ns  (logic 1.602ns (54.079%)  route 1.361ns (45.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.904     1.297    slc/PC_register/Reset_IBUF
    SLICE_X64Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.342 r  slc/PC_register/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.457     1.799    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     2.963 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.963    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.614ns (54.091%)  route 1.370ns (45.909%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.831     1.224    slc/HexA/Reset_IBUF
    SLICE_X65Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.269 r  slc/HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.539     1.808    hex_gridB_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     2.984 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.984    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.682ns (55.769%)  route 1.334ns (44.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.831     1.224    slc/HexA/Reset_IBUF
    SLICE_X65Y72         LUT3 (Prop_lut3_I0_O)        0.046     1.270 r  slc/HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.503     1.773    hex_gridB_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.242     3.016 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.016    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.669ns (54.786%)  route 1.377ns (45.214%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         0.698     1.092    slc/HexA/Reset_IBUF
    SLICE_X65Y71         LUT3 (Prop_lut3_I0_O)        0.042     1.134 r  slc/HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     1.813    hex_gridB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         1.233     3.046 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.046    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 3.620ns (39.665%)  route 5.506ns (60.335%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.901     7.336    slc/IR_register/p_0_in[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.460 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.184     8.644    slc/IR_register/hex_seg_OBUF[4]_inst_i_4_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I3_O)        0.124     8.768 r  slc/IR_register/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.421    11.189    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.104 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.104    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.035ns  (logic 3.621ns (40.082%)  route 5.413ns (59.918%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.273     7.708    slc/IR_register/p_0_in[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.832 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           1.024     8.856    slc/IR_register/hex_seg_OBUF[1]_inst_i_4_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I3_O)        0.124     8.980 r  slc/IR_register/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.117    11.096    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.013 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.013    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 3.612ns (40.880%)  route 5.223ns (59.120%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.836     7.271    slc/IR_register/p_0_in[1]
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.395 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.112     8.506    slc/IR_register/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I0_O)        0.124     8.630 r  slc/IR_register/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.276    10.906    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.814 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.814    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 3.604ns (41.519%)  route 5.076ns (58.481%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.244     7.679    slc/IR_register/p_0_in[1]
    SLICE_X58Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.803 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.586     8.389    slc/IR_register/hex_seg_OBUF[0]_inst_i_5_n_0
    SLICE_X58Y77         LUT5 (Prop_lut5_I4_O)        0.124     8.513 r  slc/IR_register/hex_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.246    10.759    hex_seg_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.658 r  hex_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.658    hex_seg[0]
    E6                                                                r  hex_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 3.613ns (41.730%)  route 5.045ns (58.270%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.902     7.337    slc/IR_register/p_0_in[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.923     8.384    slc/IR_register/hex_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.508 r  slc/IR_register/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.220    10.728    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    13.637 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.637    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 3.602ns (41.763%)  route 5.022ns (58.237%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.905     7.339    slc/PC_register/p_0_in[1]
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.463 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.670     8.134    slc/PC_register/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.124     8.258 r  slc/PC_register/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.447    10.705    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.603 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.603    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 3.609ns (42.207%)  route 4.941ns (57.793%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 f  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          2.278     7.713    slc/IR_register/p_0_in[1]
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124     7.837 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.393     8.230    slc/IR_register/hex_seg_OBUF[5]_inst_i_5_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.354 r  slc/IR_register/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.270    10.624    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    13.529 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.529    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 3.618ns (42.945%)  route 4.807ns (57.055%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.902     7.337    slc/IR_register/p_0_in[1]
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.461 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.992     8.453    slc/IR_register/hex_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.124     8.577 r  slc/IR_register/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.913    10.490    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.404 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.404    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.409ns  (logic 3.605ns (42.871%)  route 4.804ns (57.129%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.612     4.980    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  slc/HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.436 r  slc/HexA/counter_reg[15]/Q
                         net (fo=61, routed)          2.028     7.464    slc/PC_register/p_0_in[0]
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.588 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.573     8.161    slc/PC_register/hex_segB_OBUF[5]_inst_i_2_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I0_O)        0.124     8.285 r  slc/PC_register/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.203    10.488    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.389 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.389    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.378ns  (logic 3.582ns (42.758%)  route 4.796ns (57.242%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.611     4.979    slc/HexA/Clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  slc/HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.456     5.435 r  slc/HexA/counter_reg[16]/Q
                         net (fo=61, routed)          1.733     7.168    slc/PC_register/p_0_in[1]
    SLICE_X64Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.292 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.846     8.138    slc/PC_register/hex_segB_OBUF[2]_inst_i_5_n_0
    SLICE_X64Y74         LUT5 (Prop_lut5_I4_O)        0.124     8.262 r  slc/PC_register/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.217    10.479    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.357 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.357    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  slc/MDR_register/Dout_reg[12]/Q
                         net (fo=1, routed)           0.095     1.880    slc/state_controller/Dout_reg[15]_0[12]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  slc/state_controller/myOutput_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.925    slc/bus_mux/Dout_reg[15][12]
    SLICE_X63Y77         LDCE                                         r  slc/bus_mux/myOutput_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.079%)  route 0.200ns (48.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  slc/MDR_register/Dout_reg[10]/Q
                         net (fo=1, routed)           0.200     1.985    slc/state_controller/Dout_reg[15]_0[10]
    SLICE_X63Y77         LUT6 (Prop_lut6_I4_O)        0.045     2.030 r  slc/state_controller/myOutput_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.030    slc/bus_mux/Dout_reg[15][10]
    SLICE_X63Y77         LDCE                                         r  slc/bus_mux/myOutput_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.757%)  route 0.249ns (57.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.580     1.617    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  slc/MDR_register/Dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  slc/MDR_register/Dout_reg[11]/Q
                         net (fo=1, routed)           0.111     1.870    slc/state_controller/Dout_reg[15]_0[11]
    SLICE_X61Y74         LUT6 (Prop_lut6_I4_O)        0.045     1.915 r  slc/state_controller/myOutput_reg[11]_i_1/O
                         net (fo=1, routed)           0.138     2.052    slc/bus_mux/Dout_reg[15][11]
    SLICE_X60Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.657%)  route 0.271ns (59.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X62Y71         FDSE                                         r  slc/MDR_register/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDSE (Prop_fdse_C_Q)         0.141     1.761 r  slc/MDR_register/Dout_reg[1]/Q
                         net (fo=1, routed)           0.162     1.923    slc/state_controller/Dout_reg[15]_0[1]
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.968 r  slc/state_controller/myOutput_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.078    slc/bus_mux/Dout_reg[15][1]
    SLICE_X63Y72         LDCE                                         r  slc/bus_mux/myOutput_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.209ns (45.034%)  route 0.255ns (54.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y71         FDSE                                         r  slc/MDR_register/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDSE (Prop_fdse_C_Q)         0.164     1.784 r  slc/MDR_register/Dout_reg[0]/Q
                         net (fo=1, routed)           0.141     1.925    slc/state_controller/Dout_reg[15]_0[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.970 r  slc/state_controller/myOutput_reg[0]_i_1/O
                         net (fo=1, routed)           0.114     2.084    slc/bus_mux/Dout_reg[15][0]
    SLICE_X61Y72         LDCE                                         r  slc/bus_mux/myOutput_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.209ns (42.693%)  route 0.281ns (57.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.784 r  slc/MDR_register/Dout_reg[9]/Q
                         net (fo=1, routed)           0.281     2.065    slc/state_controller/Dout_reg[15]_0[9]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.110 r  slc/state_controller/myOutput_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.110    slc/bus_mux/Dout_reg[15][9]
    SLICE_X61Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.325%)  route 0.312ns (62.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  slc/MDR_register/Dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/MDR_register/Dout_reg[8]/Q
                         net (fo=1, routed)           0.257     2.018    slc/state_controller/Dout_reg[15]_0[8]
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.063 r  slc/state_controller/myOutput_reg[8]_i_1/O
                         net (fo=1, routed)           0.056     2.119    slc/bus_mux/Dout_reg[15][8]
    SLICE_X60Y75         LDCE                                         r  slc/bus_mux/myOutput_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.227ns (44.933%)  route 0.278ns (55.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.618    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.128     1.746 r  slc/PC_register/Dout_reg[13]/Q
                         net (fo=9, routed)           0.148     1.894    slc/state_controller/Dout_reg[15]_1[13]
    SLICE_X62Y77         LUT6 (Prop_lut6_I2_O)        0.099     1.993 r  slc/state_controller/myOutput_reg[13]_i_1/O
                         net (fo=1, routed)           0.130     2.124    slc/bus_mux/Dout_reg[15][13]
    SLICE_X63Y77         LDCE                                         r  slc/bus_mux/myOutput_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/MDR_register/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.429%)  route 0.339ns (64.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.620    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  slc/MDR_register/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.761 r  slc/MDR_register/Dout_reg[5]/Q
                         net (fo=1, routed)           0.139     1.901    slc/state_controller/Dout_reg[15]_0[5]
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  slc/state_controller/myOutput_reg[5]_i_1/O
                         net (fo=1, routed)           0.200     2.145    slc/bus_mux/Dout_reg[15][5]
    SLICE_X63Y72         LDCE                                         r  slc/bus_mux/myOutput_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc/PC_register/Dout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc/bus_mux/myOutput_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.186ns (33.987%)  route 0.361ns (66.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.581     1.618    slc/PC_register/Clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  slc/PC_register/Dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  slc/PC_register/Dout_reg[14]/Q
                         net (fo=9, routed)           0.126     1.886    slc/state_controller/Dout_reg[15]_1[14]
    SLICE_X63Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.931 r  slc/state_controller/myOutput_reg[14]_i_1/O
                         net (fo=1, routed)           0.235     2.166    slc/bus_mux/Dout_reg[15][14]
    SLICE_X63Y77         LDCE                                         r  slc/bus_mux/myOutput_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay           151 Endpoints
Min Delay           151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.316ns (30.175%)  route 3.046ns (69.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.046     4.363    slc/MDR_register/Reset_IBUF
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495     4.692    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[10]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.316ns (30.175%)  route 3.046ns (69.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.046     4.363    slc/MDR_register/Reset_IBUF
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495     4.692    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.316ns (30.175%)  route 3.046ns (69.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.046     4.363    slc/MDR_register/Reset_IBUF
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495     4.692    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/MDR_register/Dout_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.363ns  (logic 1.316ns (30.175%)  route 3.046ns (69.825%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.046     4.363    slc/MDR_register/Reset_IBUF
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.495     4.692    slc/MDR_register/Clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  slc/MDR_register/Dout_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 1.316ns (30.329%)  route 3.024ns (69.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.024     4.341    slc/state_controller/Reset_IBUF
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 1.316ns (30.329%)  route 3.024ns (69.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.024     4.341    slc/state_controller/Reset_IBUF
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 1.316ns (30.359%)  route 3.020ns (69.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.020     4.336    slc/state_controller/Reset_IBUF
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 1.316ns (30.359%)  route 3.020ns (69.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.020     4.336    slc/state_controller/Reset_IBUF
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/state_controller/FSM_sequential_State_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 1.316ns (30.359%)  route 3.020ns (69.641%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         3.020     4.336    slc/state_controller/Reset_IBUF
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/state_controller/Clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  slc/state_controller/FSM_sequential_State_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            slc/IR_register/Dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.294ns  (logic 1.316ns (30.661%)  route 2.977ns (69.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=104, routed)         2.977     4.294    slc/IR_register/Reset_IBUF
    SLICE_X59Y75         FDRE                                         r  slc/IR_register/Dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.491     4.688    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  slc/IR_register/Dout_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.406%)  route 0.099ns (38.594%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[0]/G
    SLICE_X61Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[0]/Q
                         net (fo=3, routed)           0.099     0.257    slc/IR_register/Dout_reg[15]_2[0]
    SLICE_X60Y72         FDSE                                         r  slc/IR_register/Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     2.271    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X60Y72         FDSE                                         r  slc/IR_register/Dout_reg[0]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.158ns (55.135%)  route 0.129ns (44.865%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[6]/G
    SLICE_X63Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[6]/Q
                         net (fo=3, routed)           0.129     0.287    slc/IR_register/Dout_reg[15]_2[6]
    SLICE_X61Y73         FDRE                                         r  slc/IR_register/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.846     2.269    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  slc/IR_register/Dout_reg[6]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.178ns (61.126%)  route 0.113ns (38.874%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[8]/G
    SLICE_X60Y75         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc/bus_mux/myOutput_reg[8]/Q
                         net (fo=3, routed)           0.113     0.291    slc/IR_register/Dout_reg[15]_2[8]
    SLICE_X59Y75         FDRE                                         r  slc/IR_register/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  slc/IR_register/Dout_reg[8]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.158ns (51.248%)  route 0.150ns (48.752%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[3]/G
    SLICE_X61Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[3]/Q
                         net (fo=3, routed)           0.150     0.308    slc/IR_register/Dout_reg[15]_2[3]
    SLICE_X60Y72         FDRE                                         r  slc/IR_register/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     2.271    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  slc/IR_register/Dout_reg[3]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.158ns (51.083%)  route 0.151ns (48.917%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[2]/G
    SLICE_X61Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[2]/Q
                         net (fo=3, routed)           0.151     0.309    slc/IR_register/Dout_reg[15]_2[2]
    SLICE_X60Y72         FDRE                                         r  slc/IR_register/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.849     2.271    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  slc/IR_register/Dout_reg[2]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.178ns (56.616%)  route 0.136ns (43.384%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[11]/G
    SLICE_X60Y75         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc/bus_mux/myOutput_reg[11]/Q
                         net (fo=3, routed)           0.136     0.314    slc/IR_register/Dout_reg[15]_2[11]
    SLICE_X61Y76         FDRE                                         r  slc/IR_register/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.846     2.269    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  slc/IR_register/Dout_reg[11]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.158ns (49.851%)  route 0.159ns (50.149%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[7]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[7]/Q
                         net (fo=3, routed)           0.159     0.317    slc/RegFile/registerOne/Dout_reg[15]_0[7]
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[7]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.158ns (49.419%)  route 0.162ns (50.581%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[15]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[15]/Q
                         net (fo=3, routed)           0.162     0.320    slc/RegFile/registerOne/Dout_reg[15]_0[15]
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[15]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc/IR_register/Dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.158ns (46.707%)  route 0.180ns (53.293%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[14]/G
    SLICE_X63Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[14]/Q
                         net (fo=3, routed)           0.180     0.338    slc/IR_register/Dout_reg[15]_2[14]
    SLICE_X62Y75         FDRE                                         r  slc/IR_register/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.847     2.270    slc/IR_register/Clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  slc/IR_register/Dout_reg[14]/C

Slack:                    inf
  Source:                 slc/bus_mux/myOutput_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            slc/RegFile/registerOne/Dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.158ns (45.333%)  route 0.191ns (54.667%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         LDCE                         0.000     0.000 r  slc/bus_mux/myOutput_reg[9]/G
    SLICE_X61Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc/bus_mux/myOutput_reg[9]/Q
                         net (fo=3, routed)           0.191     0.349    slc/RegFile/registerOne/Dout_reg[15]_0[9]
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  Clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.845     2.268    slc/RegFile/registerOne/Clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  slc/RegFile/registerOne/Dout_reg[9]/C





