// Seed: 3460899427
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8
    , id_11,
    input wire id_9
);
  logic id_12;
  assign id_0 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd28
) (
    output wand id_0,
    output tri0 id_1,
    output wire id_2,
    output tri id_3,
    input supply0 id_4,
    output wor id_5,
    output wand id_6,
    output supply1 id_7,
    input supply1 id_8
);
  wire _id_10;
  wire id_11 = (id_11), id_12;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_8,
      id_8,
      id_8,
      id_7,
      id_8,
      id_8,
      id_4
  );
  logic [-1 : id_10] id_13;
  parameter id_14 = 1;
endmodule
