{"vcs1":{"timestamp_begin":1728242734.946834565, "rt":5.10, "ut":2.30, "st":0.52}}
{"vcselab":{"timestamp_begin":1728242740.157923555, "rt":1.49, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1728242741.731938052, "rt":1.86, "ut":0.13, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728242733.921068628}
{"VCS_COMP_START_TIME": 1728242733.921068628}
{"VCS_COMP_END_TIME": 1728242744.038409618}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v stopwatch_timer.sv stopwatch_timer_tb.sv"}
{"vcs1": {"peak_mem": 2868895}}
{"stitch_vcselab": {"peak_mem": 2869265}}
