// Seed: 835250229
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4
);
  wire id_6;
endmodule
module module_1 (
    inout tri0 id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output supply1 id_9,
    input supply0 id_10,
    output tri id_11
);
  assign id_9 = id_0;
  logic [7:0] id_13;
  assign id_13[1] = id_2;
  assign id_0 = id_4;
  assign id_11 = 1;
  assign id_13[1] = id_6;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_11,
      id_11
  );
  assign modCall_1.id_4 = 0;
  wire id_14 = id_5;
endmodule
