Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys.qsys --synthesis=VHDL --output-directory=C:\Users\User\Documents\Projet_reverb_FPGA\reverbFPGA\reverbFPGA_Qsys\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading reverbFPGA/reverbFPGA_Qsys.qsys
Progress: Reading input file
Progress: Adding audio_controller [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_controller
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Progress: Parameterizing module audio_pll_0
Progress: Adding clkSampling [clock_source 23.1]
Progress: Parameterizing module clkSampling
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding dampingValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module dampingValue_PIO
Progress: Adding decayValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module decayValue_PIO
Progress: Adding hps_0 [altera_hps 23.1]
Progress: Parameterizing module hps_0
Progress: Adding mixValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module mixValue_PIO
Progress: Adding paramType_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module paramType_PIO
Progress: Adding paramValueUpdate_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module paramValueUpdate_PIO
Progress: Adding preDelayValue_PIO [altera_avalon_pio 23.1]
Progress: Parameterizing module preDelayValue_PIO
Progress: Adding serial_flash_loader [altera_serial_flash_loader 23.1]
Progress: Parameterizing module serial_flash_loader
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: reverbFPGA_Qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: reverbFPGA_Qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: reverbFPGA_Qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: reverbFPGA_Qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: reverbFPGA_Qsys: Generating reverbFPGA_Qsys "reverbFPGA_Qsys" for QUARTUS_SYNTH
Info: audio_controller: Starting Generation of Audio Controller
Info: audio_controller: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio "audio_controller"
Info: audio_pll_0: "reverbFPGA_Qsys" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "reverbFPGA_Qsys" instantiated altera_hps "hps_0"
Info: serial_flash_loader: generating top-level entity altera_serial_flash_loader
Info: altclkctrl_inst: "Generating: altclkctrl_inst"
Info: serial_flash_loader: "reverbFPGA_Qsys" instantiated altera_serial_flash_loader "serial_flash_loader"
Info: rst_controller: "reverbFPGA_Qsys" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: altclkctrl_inst: "serial_flash_loader" instantiated altera_serial_flash_loader "altclkctrl_inst"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: altclkctrl_inst: Generating top-level entity reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst.
Info: altclkctrl_inst: "altclkctrl_inst" instantiated altclkctrl "altclkctrl_inst"
Info: reverbFPGA_Qsys: Done "reverbFPGA_Qsys" with 13 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
