Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Fri Apr 29 23:45:29 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mMapAdd//distilled//time-summary-report
| Design            : mMapAdd
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (107)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (107)
--------------------------------
 There are 107 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                40091        0.010        0.000                      0                40091        1.958        0.000                       0                  8811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.000        0.000                      0                40091        0.010        0.000                      0                40091        1.958        0.000                       0                  8811  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 memMergeIn_QTree_Bool_dbuf_mem_reg_bram_93/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memOut_QTree_Bool_dbuf_d_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 2.584ns (58.028%)  route 1.869ns (41.972%))
  Logic Levels:           9  (LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 7.720 - 5.000 ) 
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.703ns (routing 0.776ns, distribution 1.927ns)
  Clock Net Delay (Destination): 2.015ns (routing 0.710ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=8810, routed)        2.703     3.703    clk_IBUF_BUFG
    RAMB36_X3Y62         RAMB36E2                                     r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_93/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.103     4.806 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_93/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.842    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_93_n_34
    RAMB36_X3Y63         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.052 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_94/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.088    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_94_n_34
    RAMB36_X3Y64         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.298 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_95/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.334    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_95_n_34
    RAMB36_X3Y65         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.544 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_96/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.580    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_96_n_34
    RAMB36_X3Y66         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.790 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_97/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.826    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_97_n_34
    RAMB36_X3Y67         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.036 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_98/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.072    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_98_n_34
    RAMB36_X3Y68         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.282 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_99/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.318    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_99_n_34
    RAMB36_X3Y69         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.435 r  memMergeIn_QTree_Bool_dbuf_mem_reg_bram_100/DOUTADOUT[1]
                         net (fo=1, routed)           0.601     7.036    memMergeIn_QTree_Bool_dbuf_mem_reg_bram_100_n_98
    SLICE_X90Y347        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     7.071 r  memOut_QTree_Bool_buf[39]_i_1/O
                         net (fo=2, routed)           0.999     8.070    memOut_QTree_Bool_d[39]
    SLICE_X117Y354       LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.069     8.139 r  memOut_QTree_Bool_dbuf_d[39]_i_1/O
                         net (fo=1, routed)           0.017     8.156    memOut_QTree_Bool_rbuf_d[39]
    SLICE_X117Y354       FDRE                                         r  memOut_QTree_Bool_dbuf_d_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    BA18                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     5.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     5.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.705 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=8810, routed)        2.015     7.720    clk_IBUF_BUFG
    SLICE_X117Y354       FDRE                                         r  memOut_QTree_Bool_dbuf_d_reg[39]/C
                         clock pessimism              0.447     8.166    
                         clock uncertainty           -0.035     8.131    
    SLICE_X117Y354       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     8.156    memOut_QTree_Bool_dbuf_d_reg[39]
  -------------------------------------------------------------------
                         required time                          8.156    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_d_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_buf_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.061ns (32.620%)  route 0.126ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Net Delay (Source):      2.263ns (routing 0.710ns, distribution 1.553ns)
  Clock Net Delay (Destination): 2.547ns (routing 0.776ns, distribution 1.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.373     0.373 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.373    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.373 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.308     0.681    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.705 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=8810, routed)        2.263     2.968    clk_IBUF_BUFG
    SLICE_X69Y378        FDRE                                         r  lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_d_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y378        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.029 r  lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_d_reg[84]/Q
                         net (fo=2, routed)           0.126     3.155    lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_d__0[84]
    SLICE_X65Y378        FDRE                                         r  lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_buf_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BA18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA18                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    BA18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     0.972    clk_IBUF
    BUFGCE_X0Y144        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.000 r  clk_IBUF_BUFG_inst/O
    X6Y6 (CLOCK_ROOT)    net (fo=8810, routed)        2.547     3.547    clk_IBUF_BUFG
    SLICE_X65Y378        FDRE                                         r  lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_buf_reg[84]/C
                         clock pessimism             -0.464     3.083    
    SLICE_X65Y378        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.145    lizzieLet0_4QNode_Bool_4QNode_Bool_1lizzieLet0_4QNode_Bool_5QNode_Bool_1t1a8o_1lizzieLet0_4QNode_Bool_6QNode_Bool_1t2a8p_1lizzieLet0_4QNode_Bool_7QNode_Bool_1t3a8q_1Lcall_f3_bufchan_buf_reg[84]
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y82  memMergeIn_CTf''''''''_f''''''''_Bool_dbuf_mem_reg_bram_17/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y55   memMergeIn_CTf_dbuf_mem_reg_bram_103/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y82  memMergeIn_CTf''''''''_f''''''''_Bool_dbuf_mem_reg_bram_17/CLKARDCLK



