<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::AMDGPU Namespace Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:abe1ffb7444626273ec47b5526acfdeec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">TargetIndex</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">TI_CONSTDATA_START</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">TI_SCRATCH_RSRC_DWORD0</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">TI_SCRATCH_RSRC_DWORD1</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">TI_SCRATCH_RSRC_DWORD2</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">TI_SCRATCH_RSRC_DWORD3</a>
<br/>
 }</td></tr>
<tr class="separator:abe1ffb7444626273ec47b5526acfdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8ddd5c099b639596437f6520057835"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">Fixups</a> { <br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">fixup_si_sopp_br</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a819532c929b40f7e0397a8ac8826b891">fixup_si_rodata</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835ab5629f56236d2e2234e326d176f366a5">fixup_si_end_of_text</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059">LastTargetFixupKind</a>, 
<br/>
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
<br/>
 }</td></tr>
<tr class="separator:a4b8ddd5c099b639596437f6520057835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad095422c0f9219f6c53f80033fc874e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874e">OperandType</a> { <a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c">OPERAND_REG_IMM32</a> = llvm::MCOI::OPERAND_FIRST_TARGET, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69">OPERAND_REG_INLINE_C</a>
 }</td></tr>
<tr class="separator:aad095422c0f9219f6c53f80033fc874e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3446af075ccd17f35650d8de441903e6"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3446af075ccd17f35650d8de441903e6">getMCOpcode</a> (uint16_t Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:a3446af075ccd17f35650d8de441903e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96fc2c48f4966f446aa082e866338c23"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">getNamedOperandIdx</a> (uint16_t Opcode, uint16_t NamedIndex)</td></tr>
<tr class="separator:a96fc2c48f4966f446aa082e866338c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdea5cc579b732f069fb0eaa5c764dc5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abdea5cc579b732f069fb0eaa5c764dc5">getLDSNoRetOp</a> (uint16_t Opcode)</td></tr>
<tr class="separator:abdea5cc579b732f069fb0eaa5c764dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174a22e4761efae879317ddbdaa599b8"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">getVOPe64</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a174a22e4761efae879317ddbdaa599b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa6f9a7dd7b67941d8bd2b60c6e8ff5d7">getVOPe32</a> (uint16_t Opcode)</td></tr>
<tr class="separator:aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e12da455f5ce0c4a83b4267f82ae366"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">getCommuteRev</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a6e12da455f5ce0c4a83b4267f82ae366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02284451a0c9745add36a0016d9e52e4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">getCommuteOrig</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a02284451a0c9745add36a0016d9e52e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e8b9728b1b2b76c0327d4dc91fb7fd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66e8b9728b1b2b76c0327d4dc91fb7fd">getAddr64Inst</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a66e8b9728b1b2b76c0327d4dc91fb7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a5d6b52ed9db25f6ff7af92dfef543"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03a5d6b52ed9db25f6ff7af92dfef543">getAtomicRetOp</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a03a5d6b52ed9db25f6ff7af92dfef543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e235d22fa05c7fe8bc5236cfb46fb7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34e235d22fa05c7fe8bc5236cfb46fb7">getAtomicNoRetOp</a> (uint16_t Opcode)</td></tr>
<tr class="separator:a34e235d22fa05c7fe8bc5236cfb46fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a062b134de5c9143eab05c83faab131e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr class="separator:a062b134de5c9143eab05c83faab131e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823f64d5695b8da6f9b418bd4dc55176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = 1LL &lt;&lt; 55</td></tr>
<tr class="separator:a823f64d5695b8da6f9b418bd4dc55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a4b8ddd5c099b639596437f6520057835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">llvm::AMDGPU::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"></a>fixup_si_sopp_br</em>&#160;</td><td class="fielddoc">
<p>16-bit PC relative fixup for SOPP branch instructions. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a819532c929b40f7e0397a8ac8826b891"></a>fixup_si_rodata</em>&#160;</td><td class="fielddoc">
<p>fixup for global addresses with constant initializers </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835ab5629f56236d2e2234e326d176f366a5"></a>fixup_si_end_of_text</em>&#160;</td><td class="fielddoc">
<p>fixup for offset from instruction to end of text section </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059"></a>LastTargetFixupKind</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999"></a>NumTargetFixupKinds</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="AMDGPUFixupKinds_8h_source.html#l00017">17</a> of file <a class="el" href="AMDGPUFixupKinds_8h_source.html">AMDGPUFixupKinds.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad095422c0f9219f6c53f80033fc874e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#aad095422c0f9219f6c53f80033fc874e">llvm::AMDGPU::OperandType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="aad095422c0f9219f6c53f80033fc874eaa6eecebb9772532d660c3109181ba21c"></a>OPERAND_REG_IMM32</em>&#160;</td><td class="fielddoc">
<p>Operand with register or 32-bit immediate. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="aad095422c0f9219f6c53f80033fc874ea80352c9a5704490ea64c92cee0bf3d69"></a>OPERAND_REG_INLINE_C</em>&#160;</td><td class="fielddoc">
<p>Operand with register or inline constant. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="SIDefines_8h_source.html#l00044">44</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe1ffb7444626273ec47b5526acfdeec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">llvm::AMDGPU::TargetIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"></a>TI_CONSTDATA_START</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"></a>TI_SCRATCH_RSRC_DWORD0</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"></a>TI_SCRATCH_RSRC_DWORD1</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"></a>TI_SCRATCH_RSRC_DWORD2</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"></a>TI_SCRATCH_RSRC_DWORD3</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="AMDGPU_8h_source.html#l00079">79</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a66e8b9728b1b2b76c0327d4dc91fb7fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getAddr64Inst </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a class="anchor" id="a34e235d22fa05c7fe8bc5236cfb46fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getAtomicNoRetOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01934">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>.</p>

</div>
</div>
<a class="anchor" id="a03a5d6b52ed9db25f6ff7af92dfef543"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getAtomicRetOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a02284451a0c9745add36a0016d9e52e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getCommuteOrig </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00407">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e12da455f5ce0c4a83b4267f82ae366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getCommuteRev </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00407">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="abdea5cc579b732f069fb0eaa5c764dc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getLDSNoRetOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00194">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a class="anchor" id="a3446af075ccd17f35650d8de441903e6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int llvm::AMDGPU::getMCOpcode </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Gen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00344">344</a> of file <a class="el" href="AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00365">llvm::AMDGPUInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a96fc2c48f4966f446aa082e866338c23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int16_t llvm::AMDGPU::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>NamedIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00078">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00709">llvm::SIInstrInfo::commuteInstruction()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00109">llvm::AMDGPUInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00785">llvm::SIInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00182">llvm::SIInstrInfo::getLdStBaseRegImmOfs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02523">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01332">llvm::R600InstrInfo::getOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01055">llvm::SIInstrInfo::hasModifiers()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01497">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00053">nodesHaveSameOperandValue()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01100">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6f9a7dd7b67941d8bd2b60c6e8ff5d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getVOPe32 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01047">llvm::SIInstrInfo::hasVALU32BitEncoding()</a>.</p>

</div>
</div>
<a class="anchor" id="a174a22e4761efae879317ddbdaa599b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getVOPe64 </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a062b134de5c9143eab05c83faab131e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_DATA_FORMAT = 0xf00000000000LL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00332">332</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02532">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>.</p>

</div>
</div>
<a class="anchor" id="a823f64d5695b8da6f9b418bd4dc55176"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_TID_ENABLE = 1LL &lt;&lt; 55</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l00333">333</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02062">llvm::SITargetLowering::buildScratchRSRC()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:09:52 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
