{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 26 22:56:08 2021 " "Info: Processing started: Wed May 26 22:56:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off parking_system -c parking_system --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off parking_system -c parking_system --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } } { "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter_wait\[13\] register current_state.RIGHT_PASS 227.89 MHz 4.388 ns Internal " "Info: Clock \"clk\" has Internal fmax of 227.89 MHz between source register \"counter_wait\[13\]\" and destination register \"current_state.RIGHT_PASS\" (period= 4.388 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.149 ns + Longest register register " "Info: + Longest register to register delay is 4.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_wait\[13\] 1 REG LCFF_X27_Y25_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y25_N27; Fanout = 3; REG Node = 'counter_wait\[13\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_wait[13] } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.545 ns) 1.163 ns LessThan0~2 2 COMB LCCOMB_X26_Y25_N30 1 " "Info: 2: + IC(0.618 ns) + CELL(0.545 ns) = 1.163 ns; Loc. = LCCOMB_X26_Y25_N30; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { counter_wait[13] LessThan0~2 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.545 ns) 2.230 ns LessThan0~4 3 COMB LCCOMB_X26_Y25_N10 1 " "Info: 3: + IC(0.522 ns) + CELL(0.545 ns) = 2.230 ns; Loc. = LCCOMB_X26_Y25_N10; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 3.091 ns LessThan0~9 4 COMB LCCOMB_X26_Y25_N2 3 " "Info: 4: + IC(0.316 ns) + CELL(0.545 ns) = 3.091 ns; Loc. = LCCOMB_X26_Y25_N2; Fanout = 3; COMB Node = 'LessThan0~9'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 3.580 ns Selector3~0 5 COMB LCCOMB_X26_Y25_N12 1 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.580 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'Selector3~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { LessThan0~9 Selector3~0 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.053 ns Selector3~1 6 COMB LCCOMB_X26_Y25_N24 1 " "Info: 6: + IC(0.295 ns) + CELL(0.178 ns) = 4.053 ns; Loc. = LCCOMB_X26_Y25_N24; Fanout = 1; COMB Node = 'Selector3~1'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { Selector3~0 Selector3~1 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.149 ns current_state.RIGHT_PASS 7 REG LCFF_X26_Y25_N25 8 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 4.149 ns; Loc. = LCFF_X26_Y25_N25; Fanout = 8; REG Node = 'current_state.RIGHT_PASS'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector3~1 current_state.RIGHT_PASS } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.087 ns ( 50.30 % ) " "Info: Total cell delay = 2.087 ns ( 50.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.062 ns ( 49.70 % ) " "Info: Total interconnect delay = 2.062 ns ( 49.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { counter_wait[13] LessThan0~2 LessThan0~4 LessThan0~9 Selector3~0 Selector3~1 current_state.RIGHT_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.149 ns" { counter_wait[13] {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} Selector3~0 {} Selector3~1 {} current_state.RIGHT_PASS {} } { 0.000ns 0.618ns 0.522ns 0.316ns 0.311ns 0.295ns 0.000ns } { 0.000ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns current_state.RIGHT_PASS 3 REG LCFF_X26_Y25_N25 8 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X26_Y25_N25; Fanout = 8; REG Node = 'current_state.RIGHT_PASS'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl current_state.RIGHT_PASS } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.RIGHT_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.RIGHT_PASS {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns counter_wait\[13\] 3 REG LCFF_X27_Y25_N27 3 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X27_Y25_N27; Fanout = 3; REG Node = 'counter_wait\[13\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl counter_wait[13] } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl counter_wait[13] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} counter_wait[13] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.RIGHT_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.RIGHT_PASS {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl counter_wait[13] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} counter_wait[13] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.149 ns" { counter_wait[13] LessThan0~2 LessThan0~4 LessThan0~9 Selector3~0 Selector3~1 current_state.RIGHT_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "4.149 ns" { counter_wait[13] {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} Selector3~0 {} Selector3~1 {} current_state.RIGHT_PASS {} } { 0.000ns 0.618ns 0.522ns 0.316ns 0.311ns 0.295ns 0.000ns } { 0.000ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.RIGHT_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.RIGHT_PASS {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl counter_wait[13] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} counter_wait[13] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "current_state.WRONG_PASS password_2\[1\] clk 8.578 ns register " "Info: tsu for register \"current_state.WRONG_PASS\" (data pin = \"password_2\[1\]\", clock pin = \"clk\") is 8.578 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.473 ns + Longest pin register " "Info: + Longest pin to register delay is 11.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns password_2\[1\] 1 PIN PIN_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y7; Fanout = 1; PIN Node = 'password_2\[1\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { password_2[1] } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.121 ns) + CELL(0.178 ns) 7.152 ns always2~2 2 COMB LCCOMB_X2_Y19_N24 3 " "Info: 2: + IC(6.121 ns) + CELL(0.178 ns) = 7.152 ns; Loc. = LCCOMB_X2_Y19_N24; Fanout = 3; COMB Node = 'always2~2'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { password_2[1] always2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.457 ns) 11.377 ns Selector2~0 3 COMB LCCOMB_X26_Y25_N6 1 " "Info: 3: + IC(3.768 ns) + CELL(0.457 ns) = 11.377 ns; Loc. = LCCOMB_X26_Y25_N6; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { always2~2 Selector2~0 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.473 ns current_state.WRONG_PASS 4 REG LCFF_X26_Y25_N7 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 11.473 ns; Loc. = LCFF_X26_Y25_N7; Fanout = 4; REG Node = 'current_state.WRONG_PASS'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~0 current_state.WRONG_PASS } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 13.81 % ) " "Info: Total cell delay = 1.584 ns ( 13.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.889 ns ( 86.19 % ) " "Info: Total interconnect delay = 9.889 ns ( 86.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.473 ns" { password_2[1] always2~2 Selector2~0 current_state.WRONG_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "11.473 ns" { password_2[1] {} password_2[1]~combout {} always2~2 {} Selector2~0 {} current_state.WRONG_PASS {} } { 0.000ns 0.000ns 6.121ns 3.768ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.457ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns current_state.WRONG_PASS 3 REG LCFF_X26_Y25_N7 4 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X26_Y25_N7; Fanout = 4; REG Node = 'current_state.WRONG_PASS'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl current_state.WRONG_PASS } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.WRONG_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.WRONG_PASS {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.473 ns" { password_2[1] always2~2 Selector2~0 current_state.WRONG_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "11.473 ns" { password_2[1] {} password_2[1]~combout {} always2~2 {} Selector2~0 {} current_state.WRONG_PASS {} } { 0.000ns 0.000ns 6.121ns 3.768ns 0.000ns } { 0.000ns 0.853ns 0.178ns 0.457ns 0.096ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.WRONG_PASS } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.WRONG_PASS {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HEX_2\[5\] HEX_2\[5\]~reg0 9.938 ns register " "Info: tco from clock \"clk\" to destination pin \"HEX_2\[5\]\" through register \"HEX_2\[5\]~reg0\" is 9.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.858 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns HEX_2\[5\]~reg0 3 REG LCFF_X29_Y24_N19 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X29_Y24_N19; Fanout = 1; REG Node = 'HEX_2\[5\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl HEX_2[5]~reg0 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl HEX_2[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} HEX_2[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 80 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.803 ns + Longest register pin " "Info: + Longest register to pin delay is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HEX_2\[5\]~reg0 1 REG LCFF_X29_Y24_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N19; Fanout = 1; REG Node = 'HEX_2\[5\]~reg0'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX_2[5]~reg0 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.943 ns) + CELL(2.860 ns) 6.803 ns HEX_2\[5\] 2 PIN PIN_E1 0 " "Info: 2: + IC(3.943 ns) + CELL(2.860 ns) = 6.803 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'HEX_2\[5\]'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { HEX_2[5]~reg0 HEX_2[5] } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 42.04 % ) " "Info: Total cell delay = 2.860 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.943 ns ( 57.96 % ) " "Info: Total interconnect delay = 3.943 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { HEX_2[5]~reg0 HEX_2[5] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { HEX_2[5]~reg0 {} HEX_2[5] {} } { 0.000ns 3.943ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl HEX_2[5]~reg0 } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk {} clk~combout {} clk~clkctrl {} HEX_2[5]~reg0 {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { HEX_2[5]~reg0 HEX_2[5] } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { HEX_2[5]~reg0 {} HEX_2[5] {} } { 0.000ns 3.943ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "current_state.STOP sensor_entrance clk -4.273 ns register " "Info: th for register \"current_state.STOP\" (data pin = \"sensor_entrance\", clock pin = \"clk\") is -4.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 52 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 52; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns current_state.STOP 3 REG LCFF_X26_Y25_N29 5 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X26_Y25_N29; Fanout = 5; REG Node = 'current_state.STOP'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl current_state.STOP } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.STOP } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.STOP {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.416 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns sensor_entrance 1 PIN PIN_AB12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_AB12; Fanout = 3; PIN Node = 'sensor_entrance'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sensor_entrance } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.279 ns) + CELL(0.178 ns) 7.320 ns Selector4~1 2 COMB LCCOMB_X26_Y25_N28 1 " "Info: 2: + IC(6.279 ns) + CELL(0.178 ns) = 7.320 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 1; COMB Node = 'Selector4~1'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { sensor_entrance Selector4~1 } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.416 ns current_state.STOP 3 REG LCFF_X26_Y25_N29 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.416 ns; Loc. = LCFF_X26_Y25_N29; Fanout = 5; REG Node = 'current_state.STOP'" {  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector4~1 current_state.STOP } "NODE_NAME" } } { "parking_system.v" "" { Text "D:/OneDrive - ateneo.edu/School/\[ENGG 125.03\] HARDWARE DESCRIPTION LANGUAGE/Hardware-Description-Language/Final Project - Parking System/parking_system.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 15.33 % ) " "Info: Total cell delay = 1.137 ns ( 15.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.279 ns ( 84.67 % ) " "Info: Total interconnect delay = 6.279 ns ( 84.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { sensor_entrance Selector4~1 current_state.STOP } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { sensor_entrance {} sensor_entrance~combout {} Selector4~1 {} current_state.STOP {} } { 0.000ns 0.000ns 6.279ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk clk~clkctrl current_state.STOP } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk {} clk~combout {} clk~clkctrl {} current_state.STOP {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { sensor_entrance Selector4~1 current_state.STOP } "NODE_NAME" } } { "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/altera/90/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { sensor_entrance {} sensor_entrance~combout {} Selector4~1 {} current_state.STOP {} } { 0.000ns 0.000ns 6.279ns 0.000ns } { 0.000ns 0.863ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 26 22:56:09 2021 " "Info: Processing ended: Wed May 26 22:56:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
