
zad3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005338  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080054c8  080054c8  000064c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005550  08005550  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005550  08005550  00006550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005558  08005558  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005558  08005558  00006558  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800555c  0800555c  0000655c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005560  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  080055c8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  080055c8  000072c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da71  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002272  00000000  00000000  00014b09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00016d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000930  00000000  00000000  00017998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027483  00000000  00000000  000182c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f3f0  00000000  00000000  0003f74b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebafd  00000000  00000000  0004eb3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a638  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000383c  00000000  00000000  0013a67c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0013deb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080054b0 	.word	0x080054b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080054b0 	.word	0x080054b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_uldivmod>:
 80005e8:	b953      	cbnz	r3, 8000600 <__aeabi_uldivmod+0x18>
 80005ea:	b94a      	cbnz	r2, 8000600 <__aeabi_uldivmod+0x18>
 80005ec:	2900      	cmp	r1, #0
 80005ee:	bf08      	it	eq
 80005f0:	2800      	cmpeq	r0, #0
 80005f2:	bf1c      	itt	ne
 80005f4:	f04f 31ff 	movne.w	r1, #4294967295
 80005f8:	f04f 30ff 	movne.w	r0, #4294967295
 80005fc:	f000 b988 	b.w	8000910 <__aeabi_idiv0>
 8000600:	f1ad 0c08 	sub.w	ip, sp, #8
 8000604:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000608:	f000 f806 	bl	8000618 <__udivmoddi4>
 800060c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000610:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000614:	b004      	add	sp, #16
 8000616:	4770      	bx	lr

08000618 <__udivmoddi4>:
 8000618:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800061c:	9d08      	ldr	r5, [sp, #32]
 800061e:	468e      	mov	lr, r1
 8000620:	4604      	mov	r4, r0
 8000622:	4688      	mov	r8, r1
 8000624:	2b00      	cmp	r3, #0
 8000626:	d14a      	bne.n	80006be <__udivmoddi4+0xa6>
 8000628:	428a      	cmp	r2, r1
 800062a:	4617      	mov	r7, r2
 800062c:	d962      	bls.n	80006f4 <__udivmoddi4+0xdc>
 800062e:	fab2 f682 	clz	r6, r2
 8000632:	b14e      	cbz	r6, 8000648 <__udivmoddi4+0x30>
 8000634:	f1c6 0320 	rsb	r3, r6, #32
 8000638:	fa01 f806 	lsl.w	r8, r1, r6
 800063c:	fa20 f303 	lsr.w	r3, r0, r3
 8000640:	40b7      	lsls	r7, r6
 8000642:	ea43 0808 	orr.w	r8, r3, r8
 8000646:	40b4      	lsls	r4, r6
 8000648:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800064c:	fa1f fc87 	uxth.w	ip, r7
 8000650:	fbb8 f1fe 	udiv	r1, r8, lr
 8000654:	0c23      	lsrs	r3, r4, #16
 8000656:	fb0e 8811 	mls	r8, lr, r1, r8
 800065a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800065e:	fb01 f20c 	mul.w	r2, r1, ip
 8000662:	429a      	cmp	r2, r3
 8000664:	d909      	bls.n	800067a <__udivmoddi4+0x62>
 8000666:	18fb      	adds	r3, r7, r3
 8000668:	f101 30ff 	add.w	r0, r1, #4294967295
 800066c:	f080 80ea 	bcs.w	8000844 <__udivmoddi4+0x22c>
 8000670:	429a      	cmp	r2, r3
 8000672:	f240 80e7 	bls.w	8000844 <__udivmoddi4+0x22c>
 8000676:	3902      	subs	r1, #2
 8000678:	443b      	add	r3, r7
 800067a:	1a9a      	subs	r2, r3, r2
 800067c:	b2a3      	uxth	r3, r4
 800067e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000682:	fb0e 2210 	mls	r2, lr, r0, r2
 8000686:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800068a:	fb00 fc0c 	mul.w	ip, r0, ip
 800068e:	459c      	cmp	ip, r3
 8000690:	d909      	bls.n	80006a6 <__udivmoddi4+0x8e>
 8000692:	18fb      	adds	r3, r7, r3
 8000694:	f100 32ff 	add.w	r2, r0, #4294967295
 8000698:	f080 80d6 	bcs.w	8000848 <__udivmoddi4+0x230>
 800069c:	459c      	cmp	ip, r3
 800069e:	f240 80d3 	bls.w	8000848 <__udivmoddi4+0x230>
 80006a2:	443b      	add	r3, r7
 80006a4:	3802      	subs	r0, #2
 80006a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006aa:	eba3 030c 	sub.w	r3, r3, ip
 80006ae:	2100      	movs	r1, #0
 80006b0:	b11d      	cbz	r5, 80006ba <__udivmoddi4+0xa2>
 80006b2:	40f3      	lsrs	r3, r6
 80006b4:	2200      	movs	r2, #0
 80006b6:	e9c5 3200 	strd	r3, r2, [r5]
 80006ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006be:	428b      	cmp	r3, r1
 80006c0:	d905      	bls.n	80006ce <__udivmoddi4+0xb6>
 80006c2:	b10d      	cbz	r5, 80006c8 <__udivmoddi4+0xb0>
 80006c4:	e9c5 0100 	strd	r0, r1, [r5]
 80006c8:	2100      	movs	r1, #0
 80006ca:	4608      	mov	r0, r1
 80006cc:	e7f5      	b.n	80006ba <__udivmoddi4+0xa2>
 80006ce:	fab3 f183 	clz	r1, r3
 80006d2:	2900      	cmp	r1, #0
 80006d4:	d146      	bne.n	8000764 <__udivmoddi4+0x14c>
 80006d6:	4573      	cmp	r3, lr
 80006d8:	d302      	bcc.n	80006e0 <__udivmoddi4+0xc8>
 80006da:	4282      	cmp	r2, r0
 80006dc:	f200 8105 	bhi.w	80008ea <__udivmoddi4+0x2d2>
 80006e0:	1a84      	subs	r4, r0, r2
 80006e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80006e6:	2001      	movs	r0, #1
 80006e8:	4690      	mov	r8, r2
 80006ea:	2d00      	cmp	r5, #0
 80006ec:	d0e5      	beq.n	80006ba <__udivmoddi4+0xa2>
 80006ee:	e9c5 4800 	strd	r4, r8, [r5]
 80006f2:	e7e2      	b.n	80006ba <__udivmoddi4+0xa2>
 80006f4:	2a00      	cmp	r2, #0
 80006f6:	f000 8090 	beq.w	800081a <__udivmoddi4+0x202>
 80006fa:	fab2 f682 	clz	r6, r2
 80006fe:	2e00      	cmp	r6, #0
 8000700:	f040 80a4 	bne.w	800084c <__udivmoddi4+0x234>
 8000704:	1a8a      	subs	r2, r1, r2
 8000706:	0c03      	lsrs	r3, r0, #16
 8000708:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800070c:	b280      	uxth	r0, r0
 800070e:	b2bc      	uxth	r4, r7
 8000710:	2101      	movs	r1, #1
 8000712:	fbb2 fcfe 	udiv	ip, r2, lr
 8000716:	fb0e 221c 	mls	r2, lr, ip, r2
 800071a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800071e:	fb04 f20c 	mul.w	r2, r4, ip
 8000722:	429a      	cmp	r2, r3
 8000724:	d907      	bls.n	8000736 <__udivmoddi4+0x11e>
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	f10c 38ff 	add.w	r8, ip, #4294967295
 800072c:	d202      	bcs.n	8000734 <__udivmoddi4+0x11c>
 800072e:	429a      	cmp	r2, r3
 8000730:	f200 80e0 	bhi.w	80008f4 <__udivmoddi4+0x2dc>
 8000734:	46c4      	mov	ip, r8
 8000736:	1a9b      	subs	r3, r3, r2
 8000738:	fbb3 f2fe 	udiv	r2, r3, lr
 800073c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000740:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000744:	fb02 f404 	mul.w	r4, r2, r4
 8000748:	429c      	cmp	r4, r3
 800074a:	d907      	bls.n	800075c <__udivmoddi4+0x144>
 800074c:	18fb      	adds	r3, r7, r3
 800074e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000752:	d202      	bcs.n	800075a <__udivmoddi4+0x142>
 8000754:	429c      	cmp	r4, r3
 8000756:	f200 80ca 	bhi.w	80008ee <__udivmoddi4+0x2d6>
 800075a:	4602      	mov	r2, r0
 800075c:	1b1b      	subs	r3, r3, r4
 800075e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000762:	e7a5      	b.n	80006b0 <__udivmoddi4+0x98>
 8000764:	f1c1 0620 	rsb	r6, r1, #32
 8000768:	408b      	lsls	r3, r1
 800076a:	fa22 f706 	lsr.w	r7, r2, r6
 800076e:	431f      	orrs	r7, r3
 8000770:	fa0e f401 	lsl.w	r4, lr, r1
 8000774:	fa20 f306 	lsr.w	r3, r0, r6
 8000778:	fa2e fe06 	lsr.w	lr, lr, r6
 800077c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000780:	4323      	orrs	r3, r4
 8000782:	fa00 f801 	lsl.w	r8, r0, r1
 8000786:	fa1f fc87 	uxth.w	ip, r7
 800078a:	fbbe f0f9 	udiv	r0, lr, r9
 800078e:	0c1c      	lsrs	r4, r3, #16
 8000790:	fb09 ee10 	mls	lr, r9, r0, lr
 8000794:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000798:	fb00 fe0c 	mul.w	lr, r0, ip
 800079c:	45a6      	cmp	lr, r4
 800079e:	fa02 f201 	lsl.w	r2, r2, r1
 80007a2:	d909      	bls.n	80007b8 <__udivmoddi4+0x1a0>
 80007a4:	193c      	adds	r4, r7, r4
 80007a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80007aa:	f080 809c 	bcs.w	80008e6 <__udivmoddi4+0x2ce>
 80007ae:	45a6      	cmp	lr, r4
 80007b0:	f240 8099 	bls.w	80008e6 <__udivmoddi4+0x2ce>
 80007b4:	3802      	subs	r0, #2
 80007b6:	443c      	add	r4, r7
 80007b8:	eba4 040e 	sub.w	r4, r4, lr
 80007bc:	fa1f fe83 	uxth.w	lr, r3
 80007c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80007c4:	fb09 4413 	mls	r4, r9, r3, r4
 80007c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80007d0:	45a4      	cmp	ip, r4
 80007d2:	d908      	bls.n	80007e6 <__udivmoddi4+0x1ce>
 80007d4:	193c      	adds	r4, r7, r4
 80007d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80007da:	f080 8082 	bcs.w	80008e2 <__udivmoddi4+0x2ca>
 80007de:	45a4      	cmp	ip, r4
 80007e0:	d97f      	bls.n	80008e2 <__udivmoddi4+0x2ca>
 80007e2:	3b02      	subs	r3, #2
 80007e4:	443c      	add	r4, r7
 80007e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007ea:	eba4 040c 	sub.w	r4, r4, ip
 80007ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80007f2:	4564      	cmp	r4, ip
 80007f4:	4673      	mov	r3, lr
 80007f6:	46e1      	mov	r9, ip
 80007f8:	d362      	bcc.n	80008c0 <__udivmoddi4+0x2a8>
 80007fa:	d05f      	beq.n	80008bc <__udivmoddi4+0x2a4>
 80007fc:	b15d      	cbz	r5, 8000816 <__udivmoddi4+0x1fe>
 80007fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000802:	eb64 0409 	sbc.w	r4, r4, r9
 8000806:	fa04 f606 	lsl.w	r6, r4, r6
 800080a:	fa22 f301 	lsr.w	r3, r2, r1
 800080e:	431e      	orrs	r6, r3
 8000810:	40cc      	lsrs	r4, r1
 8000812:	e9c5 6400 	strd	r6, r4, [r5]
 8000816:	2100      	movs	r1, #0
 8000818:	e74f      	b.n	80006ba <__udivmoddi4+0xa2>
 800081a:	fbb1 fcf2 	udiv	ip, r1, r2
 800081e:	0c01      	lsrs	r1, r0, #16
 8000820:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000824:	b280      	uxth	r0, r0
 8000826:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800082a:	463b      	mov	r3, r7
 800082c:	4638      	mov	r0, r7
 800082e:	463c      	mov	r4, r7
 8000830:	46b8      	mov	r8, r7
 8000832:	46be      	mov	lr, r7
 8000834:	2620      	movs	r6, #32
 8000836:	fbb1 f1f7 	udiv	r1, r1, r7
 800083a:	eba2 0208 	sub.w	r2, r2, r8
 800083e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000842:	e766      	b.n	8000712 <__udivmoddi4+0xfa>
 8000844:	4601      	mov	r1, r0
 8000846:	e718      	b.n	800067a <__udivmoddi4+0x62>
 8000848:	4610      	mov	r0, r2
 800084a:	e72c      	b.n	80006a6 <__udivmoddi4+0x8e>
 800084c:	f1c6 0220 	rsb	r2, r6, #32
 8000850:	fa2e f302 	lsr.w	r3, lr, r2
 8000854:	40b7      	lsls	r7, r6
 8000856:	40b1      	lsls	r1, r6
 8000858:	fa20 f202 	lsr.w	r2, r0, r2
 800085c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000860:	430a      	orrs	r2, r1
 8000862:	fbb3 f8fe 	udiv	r8, r3, lr
 8000866:	b2bc      	uxth	r4, r7
 8000868:	fb0e 3318 	mls	r3, lr, r8, r3
 800086c:	0c11      	lsrs	r1, r2, #16
 800086e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000872:	fb08 f904 	mul.w	r9, r8, r4
 8000876:	40b0      	lsls	r0, r6
 8000878:	4589      	cmp	r9, r1
 800087a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800087e:	b280      	uxth	r0, r0
 8000880:	d93e      	bls.n	8000900 <__udivmoddi4+0x2e8>
 8000882:	1879      	adds	r1, r7, r1
 8000884:	f108 3cff 	add.w	ip, r8, #4294967295
 8000888:	d201      	bcs.n	800088e <__udivmoddi4+0x276>
 800088a:	4589      	cmp	r9, r1
 800088c:	d81f      	bhi.n	80008ce <__udivmoddi4+0x2b6>
 800088e:	eba1 0109 	sub.w	r1, r1, r9
 8000892:	fbb1 f9fe 	udiv	r9, r1, lr
 8000896:	fb09 f804 	mul.w	r8, r9, r4
 800089a:	fb0e 1119 	mls	r1, lr, r9, r1
 800089e:	b292      	uxth	r2, r2
 80008a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008a4:	4542      	cmp	r2, r8
 80008a6:	d229      	bcs.n	80008fc <__udivmoddi4+0x2e4>
 80008a8:	18ba      	adds	r2, r7, r2
 80008aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80008ae:	d2c4      	bcs.n	800083a <__udivmoddi4+0x222>
 80008b0:	4542      	cmp	r2, r8
 80008b2:	d2c2      	bcs.n	800083a <__udivmoddi4+0x222>
 80008b4:	f1a9 0102 	sub.w	r1, r9, #2
 80008b8:	443a      	add	r2, r7
 80008ba:	e7be      	b.n	800083a <__udivmoddi4+0x222>
 80008bc:	45f0      	cmp	r8, lr
 80008be:	d29d      	bcs.n	80007fc <__udivmoddi4+0x1e4>
 80008c0:	ebbe 0302 	subs.w	r3, lr, r2
 80008c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008c8:	3801      	subs	r0, #1
 80008ca:	46e1      	mov	r9, ip
 80008cc:	e796      	b.n	80007fc <__udivmoddi4+0x1e4>
 80008ce:	eba7 0909 	sub.w	r9, r7, r9
 80008d2:	4449      	add	r1, r9
 80008d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80008d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80008dc:	fb09 f804 	mul.w	r8, r9, r4
 80008e0:	e7db      	b.n	800089a <__udivmoddi4+0x282>
 80008e2:	4673      	mov	r3, lr
 80008e4:	e77f      	b.n	80007e6 <__udivmoddi4+0x1ce>
 80008e6:	4650      	mov	r0, sl
 80008e8:	e766      	b.n	80007b8 <__udivmoddi4+0x1a0>
 80008ea:	4608      	mov	r0, r1
 80008ec:	e6fd      	b.n	80006ea <__udivmoddi4+0xd2>
 80008ee:	443b      	add	r3, r7
 80008f0:	3a02      	subs	r2, #2
 80008f2:	e733      	b.n	800075c <__udivmoddi4+0x144>
 80008f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f8:	443b      	add	r3, r7
 80008fa:	e71c      	b.n	8000736 <__udivmoddi4+0x11e>
 80008fc:	4649      	mov	r1, r9
 80008fe:	e79c      	b.n	800083a <__udivmoddi4+0x222>
 8000900:	eba1 0109 	sub.w	r1, r1, r9
 8000904:	46c4      	mov	ip, r8
 8000906:	fbb1 f9fe 	udiv	r9, r1, lr
 800090a:	fb09 f804 	mul.w	r8, r9, r4
 800090e:	e7c4      	b.n	800089a <__udivmoddi4+0x282>

08000910 <__aeabi_idiv0>:
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop

08000914 <BMP280_ReadReg>:
#define BMP_ID         		0xD0

#define BMP280_SPI_READ 	0x80
#define BMP280_SPI_WRITE	0x7F

uint8_t BMP280_ReadReg(BMP280* bmp, uint8_t reg) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af02      	add	r7, sp, #8
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
      uint8_t tx[2];
      uint8_t rx[2];

      tx[0] = reg | BMP280_SPI_READ;
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000926:	b2db      	uxtb	r3, r3
 8000928:	733b      	strb	r3, [r7, #12]
      tx[1] = 0x00;
 800092a:	2300      	movs	r3, #0
 800092c:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6858      	ldr	r0, [r3, #4]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	891b      	ldrh	r3, [r3, #8]
 8000936:	2200      	movs	r2, #0
 8000938:	4619      	mov	r1, r3
 800093a:	f001 f80b 	bl	8001954 <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(bmp->spi, tx, rx, 2, HAL_MAX_DELAY);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	6818      	ldr	r0, [r3, #0]
 8000942:	f107 0208 	add.w	r2, r7, #8
 8000946:	f107 010c 	add.w	r1, r7, #12
 800094a:	f04f 33ff 	mov.w	r3, #4294967295
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	2302      	movs	r3, #2
 8000952:	f002 fd50 	bl	80033f6 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6858      	ldr	r0, [r3, #4]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	891b      	ldrh	r3, [r3, #8]
 800095e:	2201      	movs	r2, #1
 8000960:	4619      	mov	r1, r3
 8000962:	f000 fff7 	bl	8001954 <HAL_GPIO_WritePin>

      return rx[1];
 8000966:	7a7b      	ldrb	r3, [r7, #9]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3710      	adds	r7, #16
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <BMP280_WriteReg>:

void BMP280_WriteReg(BMP280* bmp, uint8_t reg, uint8_t value) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	70fb      	strb	r3, [r7, #3]
 800097c:	4613      	mov	r3, r2
 800097e:	70bb      	strb	r3, [r7, #2]
      uint8_t tx[2];

      tx[0] = reg & BMP280_SPI_WRITE;
 8000980:	78fb      	ldrb	r3, [r7, #3]
 8000982:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000986:	b2db      	uxtb	r3, r3
 8000988:	733b      	strb	r3, [r7, #12]
      tx[1] = value;
 800098a:	78bb      	ldrb	r3, [r7, #2]
 800098c:	737b      	strb	r3, [r7, #13]

      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_RESET);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6858      	ldr	r0, [r3, #4]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	891b      	ldrh	r3, [r3, #8]
 8000996:	2200      	movs	r2, #0
 8000998:	4619      	mov	r1, r3
 800099a:	f000 ffdb 	bl	8001954 <HAL_GPIO_WritePin>
      HAL_SPI_Transmit(bmp->spi, tx, 2, HAL_MAX_DELAY);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6818      	ldr	r0, [r3, #0]
 80009a2:	f107 010c 	add.w	r1, r7, #12
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295
 80009aa:	2202      	movs	r2, #2
 80009ac:	f002 fbad 	bl	800310a <HAL_SPI_Transmit>
      HAL_GPIO_WritePin(bmp->cs.port, bmp->cs.pin, GPIO_PIN_SET);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6858      	ldr	r0, [r3, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	891b      	ldrh	r3, [r3, #8]
 80009b8:	2201      	movs	r2, #1
 80009ba:	4619      	mov	r1, r3
 80009bc:	f000 ffca 	bl	8001954 <HAL_GPIO_WritePin>
}
 80009c0:	bf00      	nop
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <BMP280_setSleep_mode>:


void BMP280_setSleep_mode(BMP280* bmp)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x00);
 80009d0:	2200      	movs	r2, #0
 80009d2:	21f4      	movs	r1, #244	@ 0xf4
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff ffcb 	bl	8000970 <BMP280_WriteReg>
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <BMP280_setStandard_mode>:

void BMP280_setStandard_mode(BMP280* bmp)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CTRL_MEAS, 0x4B);
 80009ea:	224b      	movs	r2, #75	@ 0x4b
 80009ec:	21f4      	movs	r1, #244	@ 0xf4
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffbe 	bl	8000970 <BMP280_WriteReg>
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}

080009fc <BMP280_setPeriod_oneSecond_wihoutFiler>:

void BMP280_setPeriod_oneSecond_wihoutFiler(BMP280* bmp)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
	BMP280_WriteReg(bmp, BMP_CONFIG, 0xA0);
 8000a04:	22a0      	movs	r2, #160	@ 0xa0
 8000a06:	21f5      	movs	r1, #245	@ 0xf5
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ffb1 	bl	8000970 <BMP280_WriteReg>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <BMP280_readCalibration>:

void BMP280_readCalibration(BMP280* bmp)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b084      	sub	sp, #16
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
    uint8_t lsb, msb;

    lsb = BMP280_ReadReg(bmp, 0x88);
 8000a1e:	2188      	movs	r1, #136	@ 0x88
 8000a20:	6878      	ldr	r0, [r7, #4]
 8000a22:	f7ff ff77 	bl	8000914 <BMP280_ReadReg>
 8000a26:	4603      	mov	r3, r0
 8000a28:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x89);
 8000a2a:	2189      	movs	r1, #137	@ 0x89
 8000a2c:	6878      	ldr	r0, [r7, #4]
 8000a2e:	f7ff ff71 	bl	8000914 <BMP280_ReadReg>
 8000a32:	4603      	mov	r3, r0
 8000a34:	73bb      	strb	r3, [r7, #14]

    bmp->dig_T[0] = (uint16_t)(msb << 8 | lsb);
 8000a36:	7bbb      	ldrb	r3, [r7, #14]
 8000a38:	b21b      	sxth	r3, r3
 8000a3a:	021b      	lsls	r3, r3, #8
 8000a3c:	b21a      	sxth	r2, r3
 8000a3e:	7bfb      	ldrb	r3, [r7, #15]
 8000a40:	b21b      	sxth	r3, r3
 8000a42:	4313      	orrs	r3, r2
 8000a44:	b21b      	sxth	r3, r3
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	819a      	strh	r2, [r3, #12]

    lsb = BMP280_ReadReg(bmp, 0x8A);
 8000a4c:	218a      	movs	r1, #138	@ 0x8a
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ff60 	bl	8000914 <BMP280_ReadReg>
 8000a54:	4603      	mov	r3, r0
 8000a56:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x8B);
 8000a58:	218b      	movs	r1, #139	@ 0x8b
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ff5a 	bl	8000914 <BMP280_ReadReg>
 8000a60:	4603      	mov	r3, r0
 8000a62:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[1] = (int16_t)(msb << 8 | lsb);
 8000a64:	7bbb      	ldrb	r3, [r7, #14]
 8000a66:	b21b      	sxth	r3, r3
 8000a68:	021b      	lsls	r3, r3, #8
 8000a6a:	b21a      	sxth	r2, r3
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	b21b      	sxth	r3, r3
 8000a70:	4313      	orrs	r3, r2
 8000a72:	b21b      	sxth	r3, r3
 8000a74:	b29a      	uxth	r2, r3
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	81da      	strh	r2, [r3, #14]

    lsb = BMP280_ReadReg(bmp, 0x8C);
 8000a7a:	218c      	movs	r1, #140	@ 0x8c
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f7ff ff49 	bl	8000914 <BMP280_ReadReg>
 8000a82:	4603      	mov	r3, r0
 8000a84:	73fb      	strb	r3, [r7, #15]
    msb = BMP280_ReadReg(bmp, 0x8D);
 8000a86:	218d      	movs	r1, #141	@ 0x8d
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f7ff ff43 	bl	8000914 <BMP280_ReadReg>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	73bb      	strb	r3, [r7, #14]
    bmp->dig_T[2] = (int16_t)(msb << 8 | lsb);
 8000a92:	7bbb      	ldrb	r3, [r7, #14]
 8000a94:	b21b      	sxth	r3, r3
 8000a96:	021b      	lsls	r3, r3, #8
 8000a98:	b21a      	sxth	r2, r3
 8000a9a:	7bfb      	ldrb	r3, [r7, #15]
 8000a9c:	b21b      	sxth	r3, r3
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	b21b      	sxth	r3, r3
 8000aa2:	b29a      	uxth	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	821a      	strh	r2, [r3, #16]
}
 8000aa8:	bf00      	nop
 8000aaa:	3710      	adds	r7, #16
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <BMP280_init>:



void BMP280_init(BMP280* bmp, SPI_HandleTypeDef* spi,GPIO_TypeDef* gp_port, uint16_t gp_pin)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
 8000abc:	807b      	strh	r3, [r7, #2]
	bmp->spi = spi;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	68ba      	ldr	r2, [r7, #8]
 8000ac2:	601a      	str	r2, [r3, #0]
	bmp->cs.port = gp_port;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	605a      	str	r2, [r3, #4]
	bmp->cs.pin = gp_pin;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	887a      	ldrh	r2, [r7, #2]
 8000ace:	811a      	strh	r2, [r3, #8]
}
 8000ad0:	bf00      	nop
 8000ad2:	3714      	adds	r7, #20
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <BMP280_fast_temp_continous_measurment>:

void BMP280_fast_temp_continous_measurment(BMP280* bmp)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
	BMP280_setSleep_mode(bmp);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff ff6f 	bl	80009c8 <BMP280_setSleep_mode>
	BMP280_setPeriod_oneSecond_wihoutFiler(bmp);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff ff86 	bl	80009fc <BMP280_setPeriod_oneSecond_wihoutFiler>
	BMP280_setStandard_mode(bmp);
 8000af0:	6878      	ldr	r0, [r7, #4]
 8000af2:	f7ff ff76 	bl	80009e2 <BMP280_setStandard_mode>
}
 8000af6:	bf00      	nop
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <BMP280_read_temp_raw>:

int32_t BMP280_read_temp_raw(BMP280* bmp)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b084      	sub	sp, #16
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
    uint8_t msb = BMP280_ReadReg(bmp, BMP_TEMP_MSB);
 8000b06:	21fa      	movs	r1, #250	@ 0xfa
 8000b08:	6878      	ldr	r0, [r7, #4]
 8000b0a:	f7ff ff03 	bl	8000914 <BMP280_ReadReg>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	73fb      	strb	r3, [r7, #15]
    uint8_t lsb = BMP280_ReadReg(bmp, BMP_TEMP_LSB);
 8000b12:	21fb      	movs	r1, #251	@ 0xfb
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f7ff fefd 	bl	8000914 <BMP280_ReadReg>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	73bb      	strb	r3, [r7, #14]
    uint8_t xlsb = BMP280_ReadReg(bmp, BMP_TEMP_XLSB);
 8000b1e:	21fc      	movs	r1, #252	@ 0xfc
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f7ff fef7 	bl	8000914 <BMP280_ReadReg>
 8000b26:	4603      	mov	r3, r0
 8000b28:	737b      	strb	r3, [r7, #13]

    int32_t raw_temp = ((int32_t)msb << 12) | ((int32_t)lsb << 4) | ((int32_t)(xlsb >> 4) & 0x0F);
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	031a      	lsls	r2, r3, #12
 8000b2e:	7bbb      	ldrb	r3, [r7, #14]
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	431a      	orrs	r2, r3
 8000b34:	7b7b      	ldrb	r3, [r7, #13]
 8000b36:	091b      	lsrs	r3, r3, #4
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	f003 030f 	and.w	r3, r3, #15
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	60bb      	str	r3, [r7, #8]
    return raw_temp;
 8000b42:	68bb      	ldr	r3, [r7, #8]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3710      	adds	r7, #16
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <BMP280_read_temperature>:


float BMP280_read_temperature(BMP280* bmp)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
    int32_t raw = BMP280_read_temp_raw(bmp);
 8000b54:	6878      	ldr	r0, [r7, #4]
 8000b56:	f7ff ffd2 	bl	8000afe <BMP280_read_temp_raw>
 8000b5a:	6178      	str	r0, [r7, #20]

    int32_t var1, var2;
    var1 = ((((raw >> 3) - ((int32_t)bmp->dig_T[0] << 1))) * ((int32_t)bmp->dig_T[1])) >> 11;
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	10da      	asrs	r2, r3, #3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	899b      	ldrh	r3, [r3, #12]
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	1ad3      	subs	r3, r2, r3
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	89d2      	ldrh	r2, [r2, #14]
 8000b6c:	fb02 f303 	mul.w	r3, r2, r3
 8000b70:	12db      	asrs	r3, r3, #11
 8000b72:	613b      	str	r3, [r7, #16]
    var2 = (((((raw >> 4) - ((int32_t)bmp->dig_T[0])) * ((raw >> 4) - ((int32_t)bmp->dig_T[0]))) >> 12) * ((int32_t)bmp->dig_T[2])) >> 14;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	111b      	asrs	r3, r3, #4
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	8992      	ldrh	r2, [r2, #12]
 8000b7c:	1a9b      	subs	r3, r3, r2
 8000b7e:	697a      	ldr	r2, [r7, #20]
 8000b80:	1112      	asrs	r2, r2, #4
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	8989      	ldrh	r1, [r1, #12]
 8000b86:	1a52      	subs	r2, r2, r1
 8000b88:	fb02 f303 	mul.w	r3, r2, r3
 8000b8c:	131b      	asrs	r3, r3, #12
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	8a12      	ldrh	r2, [r2, #16]
 8000b92:	fb02 f303 	mul.w	r3, r2, r3
 8000b96:	139b      	asrs	r3, r3, #14
 8000b98:	60fb      	str	r3, [r7, #12]
    bmp->t_fine = var1 + var2;
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	441a      	add	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	615a      	str	r2, [r3, #20]

    float T = (bmp->t_fine * 5 + 128) >> 8;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	695a      	ldr	r2, [r3, #20]
 8000ba8:	4613      	mov	r3, r2
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	4413      	add	r3, r2
 8000bae:	3380      	adds	r3, #128	@ 0x80
 8000bb0:	121b      	asrs	r3, r3, #8
 8000bb2:	ee07 3a90 	vmov	s15, r3
 8000bb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bba:	edc7 7a02 	vstr	s15, [r7, #8]
    return T / 100.0f;
 8000bbe:	edd7 7a02 	vldr	s15, [r7, #8]
 8000bc2:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8000bd8 <BMP280_read_temperature+0x8c>
 8000bc6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000bca:	eef0 7a66 	vmov.f32	s15, s13
}
 8000bce:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	42c80000 	.word	0x42c80000

08000bdc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b08a      	sub	sp, #40	@ 0x28
 8000be0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be2:	f107 0314 	add.w	r3, r7, #20
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
 8000bf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf2:	4b35      	ldr	r3, [pc, #212]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bf6:	4a34      	ldr	r2, [pc, #208]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000bf8:	f043 0304 	orr.w	r3, r3, #4
 8000bfc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bfe:	4b32      	ldr	r3, [pc, #200]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	f003 0304 	and.w	r3, r3, #4
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	4a2e      	ldr	r2, [pc, #184]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c16:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c26:	4a28      	ldr	r2, [pc, #160]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c28:	f043 0301 	orr.w	r3, r3, #1
 8000c2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c2e:	4b26      	ldr	r3, [pc, #152]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	60bb      	str	r3, [r7, #8]
 8000c38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c3a:	4b23      	ldr	r3, [pc, #140]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c3e:	4a22      	ldr	r2, [pc, #136]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c40:	f043 0302 	orr.w	r3, r3, #2
 8000c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c46:	4b20      	ldr	r3, [pc, #128]	@ (8000cc8 <MX_GPIO_Init+0xec>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	f003 0302 	and.w	r3, r3, #2
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	2102      	movs	r1, #2
 8000c56:	481d      	ldr	r0, [pc, #116]	@ (8000ccc <MX_GPIO_Init+0xf0>)
 8000c58:	f000 fe7c 	bl	8001954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2120      	movs	r1, #32
 8000c60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c64:	f000 fe76 	bl	8001954 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c6e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4813      	ldr	r0, [pc, #76]	@ (8000ccc <MX_GPIO_Init+0xf0>)
 8000c80:	f000 fcbe 	bl	8001600 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000c84:	2302      	movs	r3, #2
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480c      	ldr	r0, [pc, #48]	@ (8000ccc <MX_GPIO_Init+0xf0>)
 8000c9c:	f000 fcb0 	bl	8001600 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ca0:	2320      	movs	r3, #32
 8000ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cac:	2300      	movs	r3, #0
 8000cae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cba:	f000 fca1 	bl	8001600 <HAL_GPIO_Init>

}
 8000cbe:	bf00      	nop
 8000cc0:	3728      	adds	r7, #40	@ 0x28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	48000800 	.word	0x48000800

08000cd0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
    uint8_t c = (uint8_t)ch;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	73fb      	strb	r3, [r7, #15]

    if(c == '\n')
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
 8000ce0:	2b0a      	cmp	r3, #10
 8000ce2:	d109      	bne.n	8000cf8 <__io_putchar+0x28>
    {
        uint8_t cr = '\r';
 8000ce4:	230d      	movs	r3, #13
 8000ce6:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart2, &cr, 1, HAL_MAX_DELAY);
 8000ce8:	f107 010e 	add.w	r1, r7, #14
 8000cec:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	4808      	ldr	r0, [pc, #32]	@ (8000d14 <__io_putchar+0x44>)
 8000cf4:	f002 ff50 	bl	8003b98 <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 8000cf8:	f107 010f 	add.w	r1, r7, #15
 8000cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000d00:	2201      	movs	r2, #1
 8000d02:	4804      	ldr	r0, [pc, #16]	@ (8000d14 <__io_putchar+0x44>)
 8000d04:	f002 ff48 	bl	8003b98 <HAL_UART_Transmit>
    return 1;
 8000d08:	2301      	movs	r3, #1
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3710      	adds	r7, #16
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	200000ec 	.word	0x200000ec

08000d18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b088      	sub	sp, #32
 8000d1c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d1e:	f000 fae9 	bl	80012f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d22:	f000 f831 	bl	8000d88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d26:	f7ff ff59 	bl	8000bdc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d2a:	f000 fa2d 	bl	8001188 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000d2e:	f000 f883 	bl	8000e38 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BMP280 bmp;

  BMP280_init(&bmp, &hspi2, SPI2_CS_GPIO_Port, SPI2_CS_Pin);
 8000d32:	1d38      	adds	r0, r7, #4
 8000d34:	2302      	movs	r3, #2
 8000d36:	4a11      	ldr	r2, [pc, #68]	@ (8000d7c <main+0x64>)
 8000d38:	4911      	ldr	r1, [pc, #68]	@ (8000d80 <main+0x68>)
 8000d3a:	f7ff feb9 	bl	8000ab0 <BMP280_init>
  BMP280_readCalibration(&bmp);
 8000d3e:	1d3b      	adds	r3, r7, #4
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fe68 	bl	8000a16 <BMP280_readCalibration>
  BMP280_fast_temp_continous_measurment(&bmp);
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff fec7 	bl	8000adc <BMP280_fast_temp_continous_measurment>


  float tempC = 0;
 8000d4e:	f04f 0300 	mov.w	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tempC = BMP280_read_temperature(&bmp);
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fef8 	bl	8000b4c <BMP280_read_temperature>
 8000d5c:	ed87 0a07 	vstr	s0, [r7, #28]
	  printf("temp: %.1f", tempC);
 8000d60:	69f8      	ldr	r0, [r7, #28]
 8000d62:	f7ff fbe9 	bl	8000538 <__aeabi_f2d>
 8000d66:	4602      	mov	r2, r0
 8000d68:	460b      	mov	r3, r1
 8000d6a:	4806      	ldr	r0, [pc, #24]	@ (8000d84 <main+0x6c>)
 8000d6c:	f003 fd34 	bl	80047d8 <iprintf>
	  HAL_Delay(1000);
 8000d70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d74:	f000 fb3a 	bl	80013ec <HAL_Delay>
	  tempC = BMP280_read_temperature(&bmp);
 8000d78:	bf00      	nop
 8000d7a:	e7eb      	b.n	8000d54 <main+0x3c>
 8000d7c:	48000800 	.word	0x48000800
 8000d80:	20000084 	.word	0x20000084
 8000d84:	080054c8 	.word	0x080054c8

08000d88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b096      	sub	sp, #88	@ 0x58
 8000d8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	2244      	movs	r2, #68	@ 0x44
 8000d94:	2100      	movs	r1, #0
 8000d96:	4618      	mov	r0, r3
 8000d98:	f003 fd73 	bl	8004882 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000daa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dae:	f000 fdf7 	bl	80019a0 <HAL_PWREx_ControlVoltageScaling>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000db8:	f000 f837 	bl	8000e2a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dc4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc6:	2310      	movs	r3, #16
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dd6:	230a      	movs	r3, #10
 8000dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dda:	2307      	movs	r3, #7
 8000ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dde:	2302      	movs	r3, #2
 8000de0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000de2:	2302      	movs	r3, #2
 8000de4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 fe2e 	bl	8001a4c <HAL_RCC_OscConfig>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000df6:	f000 f818 	bl	8000e2a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dfa:	230f      	movs	r3, #15
 8000dfc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e0e:	463b      	mov	r3, r7
 8000e10:	2104      	movs	r1, #4
 8000e12:	4618      	mov	r0, r3
 8000e14:	f001 f9f6 	bl	8002204 <HAL_RCC_ClockConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e1e:	f000 f804 	bl	8000e2a <Error_Handler>
  }
}
 8000e22:	bf00      	nop
 8000e24:	3758      	adds	r7, #88	@ 0x58
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e2a:	b480      	push	{r7}
 8000e2c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e2e:	b672      	cpsid	i
}
 8000e30:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e32:	bf00      	nop
 8000e34:	e7fd      	b.n	8000e32 <Error_Handler+0x8>
	...

08000e38 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000eb0 <MX_SPI2_Init+0x78>)
 8000e40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e52:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e56:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e58:	4b14      	ldr	r3, [pc, #80]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e6a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e6e:	2210      	movs	r2, #16
 8000e70:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000e84:	4b09      	ldr	r3, [pc, #36]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e86:	2207      	movs	r2, #7
 8000e88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e92:	2208      	movs	r2, #8
 8000e94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	@ (8000eac <MX_SPI2_Init+0x74>)
 8000e98:	f002 f894 	bl	8002fc4 <HAL_SPI_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ea2:	f7ff ffc2 	bl	8000e2a <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000084 	.word	0x20000084
 8000eb0:	40003800 	.word	0x40003800

08000eb4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b08a      	sub	sp, #40	@ 0x28
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 0314 	add.w	r3, r7, #20
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a25      	ldr	r2, [pc, #148]	@ (8000f68 <HAL_SPI_MspInit+0xb4>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d144      	bne.n	8000f60 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ed6:	4b25      	ldr	r3, [pc, #148]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eda:	4a24      	ldr	r2, [pc, #144]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000edc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ee2:	4b22      	ldr	r3, [pc, #136]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eee:	4b1f      	ldr	r3, [pc, #124]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efa:	4b1c      	ldr	r3, [pc, #112]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f06:	4b19      	ldr	r3, [pc, #100]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	4a18      	ldr	r2, [pc, #96]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f12:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_SPI_MspInit+0xb8>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	f003 0302 	and.w	r3, r3, #2
 8000f1a:	60bb      	str	r3, [r7, #8]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f1e:	230c      	movs	r3, #12
 8000f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f2e:	2305      	movs	r3, #5
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	480d      	ldr	r0, [pc, #52]	@ (8000f70 <HAL_SPI_MspInit+0xbc>)
 8000f3a:	f000 fb61 	bl	8001600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f44:	2302      	movs	r3, #2
 8000f46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f50:	2305      	movs	r3, #5
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4806      	ldr	r0, [pc, #24]	@ (8000f74 <HAL_SPI_MspInit+0xc0>)
 8000f5c:	f000 fb50 	bl	8001600 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000f60:	bf00      	nop
 8000f62:	3728      	adds	r7, #40	@ 0x28
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40003800 	.word	0x40003800
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000800 	.word	0x48000800
 8000f74:	48000400 	.word	0x48000400

08000f78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <HAL_MspInit+0x44>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f82:	4a0e      	ldr	r2, [pc, #56]	@ (8000fbc <HAL_MspInit+0x44>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <HAL_MspInit+0x44>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	607b      	str	r3, [r7, #4]
 8000f94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <HAL_MspInit+0x44>)
 8000f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9a:	4a08      	ldr	r2, [pc, #32]	@ (8000fbc <HAL_MspInit+0x44>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <HAL_MspInit+0x44>)
 8000fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000faa:	603b      	str	r3, [r7, #0]
 8000fac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fae:	bf00      	nop
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	40021000 	.word	0x40021000

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <NMI_Handler+0x4>

08000fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr

08000ff6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001016:	f000 f9c9 	bl	80013ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}

0800101e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b086      	sub	sp, #24
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
 800102e:	e00a      	b.n	8001046 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001030:	f3af 8000 	nop.w
 8001034:	4601      	mov	r1, r0
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	1c5a      	adds	r2, r3, #1
 800103a:	60ba      	str	r2, [r7, #8]
 800103c:	b2ca      	uxtb	r2, r1
 800103e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3301      	adds	r3, #1
 8001044:	617b      	str	r3, [r7, #20]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	429a      	cmp	r2, r3
 800104c:	dbf0      	blt.n	8001030 <_read+0x12>
  }

  return len;
 800104e:	687b      	ldr	r3, [r7, #4]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b086      	sub	sp, #24
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	e009      	b.n	800107e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	1c5a      	adds	r2, r3, #1
 800106e:	60ba      	str	r2, [r7, #8]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fe2c 	bl	8000cd0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	3301      	adds	r3, #1
 800107c:	617b      	str	r3, [r7, #20]
 800107e:	697a      	ldr	r2, [r7, #20]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	429a      	cmp	r2, r3
 8001084:	dbf1      	blt.n	800106a <_write+0x12>
  }
  return len;
 8001086:	687b      	ldr	r3, [r7, #4]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <_close>:

int _close(int file)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800109c:	4618      	mov	r0, r3
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010b8:	605a      	str	r2, [r3, #4]
  return 0;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <_isatty>:

int _isatty(int file)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010d0:	2301      	movs	r3, #1
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010de:	b480      	push	{r7}
 80010e0:	b085      	sub	sp, #20
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	60f8      	str	r0, [r7, #12]
 80010e6:	60b9      	str	r1, [r7, #8]
 80010e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b086      	sub	sp, #24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001100:	4a14      	ldr	r2, [pc, #80]	@ (8001154 <_sbrk+0x5c>)
 8001102:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <_sbrk+0x60>)
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800110c:	4b13      	ldr	r3, [pc, #76]	@ (800115c <_sbrk+0x64>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d102      	bne.n	800111a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001114:	4b11      	ldr	r3, [pc, #68]	@ (800115c <_sbrk+0x64>)
 8001116:	4a12      	ldr	r2, [pc, #72]	@ (8001160 <_sbrk+0x68>)
 8001118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800111a:	4b10      	ldr	r3, [pc, #64]	@ (800115c <_sbrk+0x64>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	429a      	cmp	r2, r3
 8001126:	d207      	bcs.n	8001138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001128:	f003 fbfa 	bl	8004920 <__errno>
 800112c:	4603      	mov	r3, r0
 800112e:	220c      	movs	r2, #12
 8001130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001132:	f04f 33ff 	mov.w	r3, #4294967295
 8001136:	e009      	b.n	800114c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001138:	4b08      	ldr	r3, [pc, #32]	@ (800115c <_sbrk+0x64>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800113e:	4b07      	ldr	r3, [pc, #28]	@ (800115c <_sbrk+0x64>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4413      	add	r3, r2
 8001146:	4a05      	ldr	r2, [pc, #20]	@ (800115c <_sbrk+0x64>)
 8001148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800114a:	68fb      	ldr	r3, [r7, #12]
}
 800114c:	4618      	mov	r0, r3
 800114e:	3718      	adds	r7, #24
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	20018000 	.word	0x20018000
 8001158:	00000400 	.word	0x00000400
 800115c:	200000e8 	.word	0x200000e8
 8001160:	200002c8 	.word	0x200002c8

08001164 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <SystemInit+0x20>)
 800116a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800116e:	4a05      	ldr	r2, [pc, #20]	@ (8001184 <SystemInit+0x20>)
 8001170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	e000ed00 	.word	0xe000ed00

08001188 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 800118e:	4a15      	ldr	r2, [pc, #84]	@ (80011e4 <MX_USART2_UART_Init+0x5c>)
 8001190:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001192:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 8001194:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001198:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800119a:	4b11      	ldr	r3, [pc, #68]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011ae:	220c      	movs	r2, #12
 80011b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011b2:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_USART2_UART_Init+0x58>)
 80011cc:	f002 fc96 	bl	8003afc <HAL_UART_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011d6:	f7ff fe28 	bl	8000e2a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200000ec 	.word	0x200000ec
 80011e4:	40004400 	.word	0x40004400

080011e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b0ac      	sub	sp, #176	@ 0xb0
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	2288      	movs	r2, #136	@ 0x88
 8001206:	2100      	movs	r1, #0
 8001208:	4618      	mov	r0, r3
 800120a:	f003 fb3a 	bl	8004882 <memset>
  if(uartHandle->Instance==USART2)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a21      	ldr	r2, [pc, #132]	@ (8001298 <HAL_UART_MspInit+0xb0>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d13b      	bne.n	8001290 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001218:	2302      	movs	r3, #2
 800121a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800121c:	2300      	movs	r3, #0
 800121e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	4618      	mov	r0, r3
 8001226:	f001 fa11 	bl	800264c <HAL_RCCEx_PeriphCLKConfig>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001230:	f7ff fdfb 	bl	8000e2a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001234:	4b19      	ldr	r3, [pc, #100]	@ (800129c <HAL_UART_MspInit+0xb4>)
 8001236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001238:	4a18      	ldr	r2, [pc, #96]	@ (800129c <HAL_UART_MspInit+0xb4>)
 800123a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800123e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <HAL_UART_MspInit+0xb4>)
 8001242:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001244:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001248:	613b      	str	r3, [r7, #16]
 800124a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124c:	4b13      	ldr	r3, [pc, #76]	@ (800129c <HAL_UART_MspInit+0xb4>)
 800124e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001250:	4a12      	ldr	r2, [pc, #72]	@ (800129c <HAL_UART_MspInit+0xb4>)
 8001252:	f043 0301 	orr.w	r3, r3, #1
 8001256:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001258:	4b10      	ldr	r3, [pc, #64]	@ (800129c <HAL_UART_MspInit+0xb4>)
 800125a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125c:	f003 0301 	and.w	r3, r3, #1
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001264:	230c      	movs	r3, #12
 8001266:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001276:	2303      	movs	r3, #3
 8001278:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800127c:	2307      	movs	r3, #7
 800127e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001282:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001286:	4619      	mov	r1, r3
 8001288:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800128c:	f000 f9b8 	bl	8001600 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001290:	bf00      	nop
 8001292:	37b0      	adds	r7, #176	@ 0xb0
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40004400 	.word	0x40004400
 800129c:	40021000 	.word	0x40021000

080012a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012a4:	f7ff ff5e 	bl	8001164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a8:	480c      	ldr	r0, [pc, #48]	@ (80012dc <LoopForever+0x6>)
  ldr r1, =_edata
 80012aa:	490d      	ldr	r1, [pc, #52]	@ (80012e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012ac:	4a0d      	ldr	r2, [pc, #52]	@ (80012e4 <LoopForever+0xe>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b0:	e002      	b.n	80012b8 <LoopCopyDataInit>

080012b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012b6:	3304      	adds	r3, #4

080012b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012bc:	d3f9      	bcc.n	80012b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012be:	4a0a      	ldr	r2, [pc, #40]	@ (80012e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012c0:	4c0a      	ldr	r4, [pc, #40]	@ (80012ec <LoopForever+0x16>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c4:	e001      	b.n	80012ca <LoopFillZerobss>

080012c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c8:	3204      	adds	r2, #4

080012ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012cc:	d3fb      	bcc.n	80012c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ce:	f003 fb2d 	bl	800492c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012d2:	f7ff fd21 	bl	8000d18 <main>

080012d6 <LoopForever>:

LoopForever:
    b LoopForever
 80012d6:	e7fe      	b.n	80012d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012d8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012e4:	08005560 	.word	0x08005560
  ldr r2, =_sbss
 80012e8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012ec:	200002c4 	.word	0x200002c4

080012f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012f0:	e7fe      	b.n	80012f0 <ADC1_2_IRQHandler>
	...

080012f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <HAL_Init+0x3c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a0b      	ldr	r2, [pc, #44]	@ (8001330 <HAL_Init+0x3c>)
 8001304:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001308:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130a:	2003      	movs	r0, #3
 800130c:	f000 f944 	bl	8001598 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001310:	2000      	movs	r0, #0
 8001312:	f000 f80f 	bl	8001334 <HAL_InitTick>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d002      	beq.n	8001322 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	71fb      	strb	r3, [r7, #7]
 8001320:	e001      	b.n	8001326 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001322:	f7ff fe29 	bl	8000f78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001326:	79fb      	ldrb	r3, [r7, #7]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40022000 	.word	0x40022000

08001334 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800133c:	2300      	movs	r3, #0
 800133e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001340:	4b17      	ldr	r3, [pc, #92]	@ (80013a0 <HAL_InitTick+0x6c>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d023      	beq.n	8001390 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001348:	4b16      	ldr	r3, [pc, #88]	@ (80013a4 <HAL_InitTick+0x70>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <HAL_InitTick+0x6c>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4619      	mov	r1, r3
 8001352:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001356:	fbb3 f3f1 	udiv	r3, r3, r1
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f000 f941 	bl	80015e6 <HAL_SYSTICK_Config>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d10f      	bne.n	800138a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2b0f      	cmp	r3, #15
 800136e:	d809      	bhi.n	8001384 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001370:	2200      	movs	r2, #0
 8001372:	6879      	ldr	r1, [r7, #4]
 8001374:	f04f 30ff 	mov.w	r0, #4294967295
 8001378:	f000 f919 	bl	80015ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800137c:	4a0a      	ldr	r2, [pc, #40]	@ (80013a8 <HAL_InitTick+0x74>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6013      	str	r3, [r2, #0]
 8001382:	e007      	b.n	8001394 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001384:	2301      	movs	r3, #1
 8001386:	73fb      	strb	r3, [r7, #15]
 8001388:	e004      	b.n	8001394 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	73fb      	strb	r3, [r7, #15]
 800138e:	e001      	b.n	8001394 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001394:	7bfb      	ldrb	r3, [r7, #15]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000008 	.word	0x20000008
 80013a4:	20000000 	.word	0x20000000
 80013a8:	20000004 	.word	0x20000004

080013ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <HAL_IncTick+0x20>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	461a      	mov	r2, r3
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <HAL_IncTick+0x24>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	4a04      	ldr	r2, [pc, #16]	@ (80013d0 <HAL_IncTick+0x24>)
 80013be:	6013      	str	r3, [r2, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000008 	.word	0x20000008
 80013d0:	20000174 	.word	0x20000174

080013d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  return uwTick;
 80013d8:	4b03      	ldr	r3, [pc, #12]	@ (80013e8 <HAL_GetTick+0x14>)
 80013da:	681b      	ldr	r3, [r3, #0]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000174 	.word	0x20000174

080013ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013f4:	f7ff ffee 	bl	80013d4 <HAL_GetTick>
 80013f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001404:	d005      	beq.n	8001412 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001406:	4b0a      	ldr	r3, [pc, #40]	@ (8001430 <HAL_Delay+0x44>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	4413      	add	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001412:	bf00      	nop
 8001414:	f7ff ffde 	bl	80013d4 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	429a      	cmp	r2, r3
 8001422:	d8f7      	bhi.n	8001414 <HAL_Delay+0x28>
  {
  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	20000008 	.word	0x20000008

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800145c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001460:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001466:	4a04      	ldr	r2, [pc, #16]	@ (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	60d3      	str	r3, [r2, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	db0a      	blt.n	80014c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	490c      	ldr	r1, [pc, #48]	@ (80014e4 <__NVIC_SetPriority+0x4c>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	440b      	add	r3, r1
 80014bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c0:	e00a      	b.n	80014d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4908      	ldr	r1, [pc, #32]	@ (80014e8 <__NVIC_SetPriority+0x50>)
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	3b04      	subs	r3, #4
 80014d0:	0112      	lsls	r2, r2, #4
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	440b      	add	r3, r1
 80014d6:	761a      	strb	r2, [r3, #24]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	@ 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f1c3 0307 	rsb	r3, r3, #7
 8001506:	2b04      	cmp	r3, #4
 8001508:	bf28      	it	cs
 800150a:	2304      	movcs	r3, #4
 800150c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3304      	adds	r3, #4
 8001512:	2b06      	cmp	r3, #6
 8001514:	d902      	bls.n	800151c <NVIC_EncodePriority+0x30>
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	3b03      	subs	r3, #3
 800151a:	e000      	b.n	800151e <NVIC_EncodePriority+0x32>
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001520:	f04f 32ff 	mov.w	r2, #4294967295
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43da      	mvns	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	401a      	ands	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001534:	f04f 31ff 	mov.w	r1, #4294967295
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43d9      	mvns	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	4313      	orrs	r3, r2
         );
}
 8001546:	4618      	mov	r0, r3
 8001548:	3724      	adds	r7, #36	@ 0x24
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001564:	d301      	bcc.n	800156a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <SysTick_Config+0x40>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001572:	210f      	movs	r1, #15
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f7ff ff8e 	bl	8001498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <SysTick_Config+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001582:	4b04      	ldr	r3, [pc, #16]	@ (8001594 <SysTick_Config+0x40>)
 8001584:	2207      	movs	r2, #7
 8001586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	e000e010 	.word	0xe000e010

08001598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff47 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80015c0:	f7ff ff5c 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	6978      	ldr	r0, [r7, #20]
 80015cc:	f7ff ff8e 	bl	80014ec <NVIC_EncodePriority>
 80015d0:	4602      	mov	r2, r0
 80015d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff ff5d 	bl	8001498 <__NVIC_SetPriority>
}
 80015de:	bf00      	nop
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ffb0 	bl	8001554 <SysTick_Config>
 80015f4:	4603      	mov	r3, r0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001600:	b480      	push	{r7}
 8001602:	b087      	sub	sp, #28
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800160e:	e17f      	b.n	8001910 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	2101      	movs	r1, #1
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	fa01 f303 	lsl.w	r3, r1, r3
 800161c:	4013      	ands	r3, r2
 800161e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 8171 	beq.w	800190a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0303 	and.w	r3, r3, #3
 8001630:	2b01      	cmp	r3, #1
 8001632:	d005      	beq.n	8001640 <HAL_GPIO_Init+0x40>
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d130      	bne.n	80016a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	2203      	movs	r2, #3
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	693a      	ldr	r2, [r7, #16]
 8001654:	4013      	ands	r3, r2
 8001656:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	4313      	orrs	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001676:	2201      	movs	r2, #1
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa02 f303 	lsl.w	r3, r2, r3
 800167e:	43db      	mvns	r3, r3
 8001680:	693a      	ldr	r2, [r7, #16]
 8001682:	4013      	ands	r3, r2
 8001684:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	091b      	lsrs	r3, r3, #4
 800168c:	f003 0201 	and.w	r2, r3, #1
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	693a      	ldr	r2, [r7, #16]
 8001698:	4313      	orrs	r3, r2
 800169a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f003 0303 	and.w	r3, r3, #3
 80016aa:	2b03      	cmp	r3, #3
 80016ac:	d118      	bne.n	80016e0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016b4:	2201      	movs	r2, #1
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	4013      	ands	r3, r2
 80016c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	08db      	lsrs	r3, r3, #3
 80016ca:	f003 0201 	and.w	r2, r3, #1
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	4313      	orrs	r3, r2
 80016d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f003 0303 	and.w	r3, r3, #3
 80016e8:	2b03      	cmp	r3, #3
 80016ea:	d017      	beq.n	800171c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	2203      	movs	r2, #3
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4013      	ands	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	005b      	lsls	r3, r3, #1
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	693a      	ldr	r2, [r7, #16]
 8001712:	4313      	orrs	r3, r2
 8001714:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d123      	bne.n	8001770 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	08da      	lsrs	r2, r3, #3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3208      	adds	r2, #8
 8001730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001734:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	f003 0307 	and.w	r3, r3, #7
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	220f      	movs	r2, #15
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	43db      	mvns	r3, r3
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	4013      	ands	r3, r2
 800174a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	691a      	ldr	r2, [r3, #16]
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4313      	orrs	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	08da      	lsrs	r2, r3, #3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	3208      	adds	r2, #8
 800176a:	6939      	ldr	r1, [r7, #16]
 800176c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	2203      	movs	r2, #3
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	43db      	mvns	r3, r3
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	4013      	ands	r3, r2
 8001786:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 0203 	and.w	r2, r3, #3
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	4313      	orrs	r3, r2
 800179c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	f000 80ac 	beq.w	800190a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001930 <HAL_GPIO_Init+0x330>)
 80017b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001930 <HAL_GPIO_Init+0x330>)
 80017b8:	f043 0301 	orr.w	r3, r3, #1
 80017bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80017be:	4b5c      	ldr	r3, [pc, #368]	@ (8001930 <HAL_GPIO_Init+0x330>)
 80017c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017c2:	f003 0301 	and.w	r3, r3, #1
 80017c6:	60bb      	str	r3, [r7, #8]
 80017c8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017ca:	4a5a      	ldr	r2, [pc, #360]	@ (8001934 <HAL_GPIO_Init+0x334>)
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	3302      	adds	r3, #2
 80017d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	f003 0303 	and.w	r3, r3, #3
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	4013      	ands	r3, r2
 80017ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017f4:	d025      	beq.n	8001842 <HAL_GPIO_Init+0x242>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a4f      	ldr	r2, [pc, #316]	@ (8001938 <HAL_GPIO_Init+0x338>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d01f      	beq.n	800183e <HAL_GPIO_Init+0x23e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a4e      	ldr	r2, [pc, #312]	@ (800193c <HAL_GPIO_Init+0x33c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d019      	beq.n	800183a <HAL_GPIO_Init+0x23a>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4d      	ldr	r2, [pc, #308]	@ (8001940 <HAL_GPIO_Init+0x340>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d013      	beq.n	8001836 <HAL_GPIO_Init+0x236>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4c      	ldr	r2, [pc, #304]	@ (8001944 <HAL_GPIO_Init+0x344>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d00d      	beq.n	8001832 <HAL_GPIO_Init+0x232>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4b      	ldr	r2, [pc, #300]	@ (8001948 <HAL_GPIO_Init+0x348>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d007      	beq.n	800182e <HAL_GPIO_Init+0x22e>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4a      	ldr	r2, [pc, #296]	@ (800194c <HAL_GPIO_Init+0x34c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d101      	bne.n	800182a <HAL_GPIO_Init+0x22a>
 8001826:	2306      	movs	r3, #6
 8001828:	e00c      	b.n	8001844 <HAL_GPIO_Init+0x244>
 800182a:	2307      	movs	r3, #7
 800182c:	e00a      	b.n	8001844 <HAL_GPIO_Init+0x244>
 800182e:	2305      	movs	r3, #5
 8001830:	e008      	b.n	8001844 <HAL_GPIO_Init+0x244>
 8001832:	2304      	movs	r3, #4
 8001834:	e006      	b.n	8001844 <HAL_GPIO_Init+0x244>
 8001836:	2303      	movs	r3, #3
 8001838:	e004      	b.n	8001844 <HAL_GPIO_Init+0x244>
 800183a:	2302      	movs	r3, #2
 800183c:	e002      	b.n	8001844 <HAL_GPIO_Init+0x244>
 800183e:	2301      	movs	r3, #1
 8001840:	e000      	b.n	8001844 <HAL_GPIO_Init+0x244>
 8001842:	2300      	movs	r3, #0
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	f002 0203 	and.w	r2, r2, #3
 800184a:	0092      	lsls	r2, r2, #2
 800184c:	4093      	lsls	r3, r2
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001854:	4937      	ldr	r1, [pc, #220]	@ (8001934 <HAL_GPIO_Init+0x334>)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	089b      	lsrs	r3, r3, #2
 800185a:	3302      	adds	r3, #2
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001862:	4b3b      	ldr	r3, [pc, #236]	@ (8001950 <HAL_GPIO_Init+0x350>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	43db      	mvns	r3, r3
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	4013      	ands	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4313      	orrs	r3, r2
 8001884:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001886:	4a32      	ldr	r2, [pc, #200]	@ (8001950 <HAL_GPIO_Init+0x350>)
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800188c:	4b30      	ldr	r3, [pc, #192]	@ (8001950 <HAL_GPIO_Init+0x350>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	43db      	mvns	r3, r3
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80018a8:	693a      	ldr	r2, [r7, #16]
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80018b0:	4a27      	ldr	r2, [pc, #156]	@ (8001950 <HAL_GPIO_Init+0x350>)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018b6:	4b26      	ldr	r3, [pc, #152]	@ (8001950 <HAL_GPIO_Init+0x350>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	43db      	mvns	r3, r3
 80018c0:	693a      	ldr	r2, [r7, #16]
 80018c2:	4013      	ands	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d003      	beq.n	80018da <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018da:	4a1d      	ldr	r2, [pc, #116]	@ (8001950 <HAL_GPIO_Init+0x350>)
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <HAL_GPIO_Init+0x350>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	4313      	orrs	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001904:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <HAL_GPIO_Init+0x350>)
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	fa22 f303 	lsr.w	r3, r2, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	f47f ae78 	bne.w	8001610 <HAL_GPIO_Init+0x10>
  }
}
 8001920:	bf00      	nop
 8001922:	bf00      	nop
 8001924:	371c      	adds	r7, #28
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	40010000 	.word	0x40010000
 8001938:	48000400 	.word	0x48000400
 800193c:	48000800 	.word	0x48000800
 8001940:	48000c00 	.word	0x48000c00
 8001944:	48001000 	.word	0x48001000
 8001948:	48001400 	.word	0x48001400
 800194c:	48001800 	.word	0x48001800
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	807b      	strh	r3, [r7, #2]
 8001960:	4613      	mov	r3, r2
 8001962:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001964:	787b      	ldrb	r3, [r7, #1]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800196a:	887a      	ldrh	r2, [r7, #2]
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001970:	e002      	b.n	8001978 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001972:	887a      	ldrh	r2, [r7, #2]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr

08001984 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001988:	4b04      	ldr	r3, [pc, #16]	@ (800199c <HAL_PWREx_GetVoltageRange+0x18>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001990:	4618      	mov	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	40007000 	.word	0x40007000

080019a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019ae:	d130      	bne.n	8001a12 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019b0:	4b23      	ldr	r3, [pc, #140]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80019b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019bc:	d038      	beq.n	8001a30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019be:	4b20      	ldr	r3, [pc, #128]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80019c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001a44 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2232      	movs	r2, #50	@ 0x32
 80019d4:	fb02 f303 	mul.w	r3, r2, r3
 80019d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001a48 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019da:	fba2 2303 	umull	r2, r3, r2, r3
 80019de:	0c9b      	lsrs	r3, r3, #18
 80019e0:	3301      	adds	r3, #1
 80019e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019e4:	e002      	b.n	80019ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	3b01      	subs	r3, #1
 80019ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ec:	4b14      	ldr	r3, [pc, #80]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019ee:	695b      	ldr	r3, [r3, #20]
 80019f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019f8:	d102      	bne.n	8001a00 <HAL_PWREx_ControlVoltageScaling+0x60>
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d1f2      	bne.n	80019e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a00:	4b0f      	ldr	r3, [pc, #60]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a0c:	d110      	bne.n	8001a30 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e00f      	b.n	8001a32 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a12:	4b0b      	ldr	r3, [pc, #44]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a1e:	d007      	beq.n	8001a30 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a20:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001a28:	4a05      	ldr	r2, [pc, #20]	@ (8001a40 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a2e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	40007000 	.word	0x40007000
 8001a44:	20000000 	.word	0x20000000
 8001a48:	431bde83 	.word	0x431bde83

08001a4c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b088      	sub	sp, #32
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d101      	bne.n	8001a5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e3ca      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a5e:	4b97      	ldr	r3, [pc, #604]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a68:	4b94      	ldr	r3, [pc, #592]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	f003 0303 	and.w	r3, r3, #3
 8001a70:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0310 	and.w	r3, r3, #16
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f000 80e4 	beq.w	8001c48 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d007      	beq.n	8001a96 <HAL_RCC_OscConfig+0x4a>
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	2b0c      	cmp	r3, #12
 8001a8a:	f040 808b 	bne.w	8001ba4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	2b01      	cmp	r3, #1
 8001a92:	f040 8087 	bne.w	8001ba4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001a96:	4b89      	ldr	r3, [pc, #548]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d005      	beq.n	8001aae <HAL_RCC_OscConfig+0x62>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e3a2      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1a      	ldr	r2, [r3, #32]
 8001ab2:	4b82      	ldr	r3, [pc, #520]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0308 	and.w	r3, r3, #8
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d004      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x7c>
 8001abe:	4b7f      	ldr	r3, [pc, #508]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ac6:	e005      	b.n	8001ad4 <HAL_RCC_OscConfig+0x88>
 8001ac8:	4b7c      	ldr	r3, [pc, #496]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001aca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ace:	091b      	lsrs	r3, r3, #4
 8001ad0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d223      	bcs.n	8001b20 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fd55 	bl	800258c <RCC_SetFlashLatencyFromMSIRange>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e383      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001aec:	4b73      	ldr	r3, [pc, #460]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a72      	ldr	r2, [pc, #456]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001af2:	f043 0308 	orr.w	r3, r3, #8
 8001af6:	6013      	str	r3, [r2, #0]
 8001af8:	4b70      	ldr	r3, [pc, #448]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a1b      	ldr	r3, [r3, #32]
 8001b04:	496d      	ldr	r1, [pc, #436]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b0a:	4b6c      	ldr	r3, [pc, #432]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	69db      	ldr	r3, [r3, #28]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	4968      	ldr	r1, [pc, #416]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	604b      	str	r3, [r1, #4]
 8001b1e:	e025      	b.n	8001b6c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b20:	4b66      	ldr	r3, [pc, #408]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a65      	ldr	r2, [pc, #404]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b26:	f043 0308 	orr.w	r3, r3, #8
 8001b2a:	6013      	str	r3, [r2, #0]
 8001b2c:	4b63      	ldr	r3, [pc, #396]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	4960      	ldr	r1, [pc, #384]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	021b      	lsls	r3, r3, #8
 8001b4c:	495b      	ldr	r1, [pc, #364]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d109      	bne.n	8001b6c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fd15 	bl	800258c <RCC_SetFlashLatencyFromMSIRange>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e343      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b6c:	f000 fc4a 	bl	8002404 <HAL_RCC_GetSysClockFreq>
 8001b70:	4602      	mov	r2, r0
 8001b72:	4b52      	ldr	r3, [pc, #328]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	091b      	lsrs	r3, r3, #4
 8001b78:	f003 030f 	and.w	r3, r3, #15
 8001b7c:	4950      	ldr	r1, [pc, #320]	@ (8001cc0 <HAL_RCC_OscConfig+0x274>)
 8001b7e:	5ccb      	ldrb	r3, [r1, r3]
 8001b80:	f003 031f 	and.w	r3, r3, #31
 8001b84:	fa22 f303 	lsr.w	r3, r2, r3
 8001b88:	4a4e      	ldr	r2, [pc, #312]	@ (8001cc4 <HAL_RCC_OscConfig+0x278>)
 8001b8a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001b8c:	4b4e      	ldr	r3, [pc, #312]	@ (8001cc8 <HAL_RCC_OscConfig+0x27c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f7ff fbcf 	bl	8001334 <HAL_InitTick>
 8001b96:	4603      	mov	r3, r0
 8001b98:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001b9a:	7bfb      	ldrb	r3, [r7, #15]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d052      	beq.n	8001c46 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001ba0:	7bfb      	ldrb	r3, [r7, #15]
 8001ba2:	e327      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d032      	beq.n	8001c12 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bac:	4b43      	ldr	r3, [pc, #268]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a42      	ldr	r2, [pc, #264]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fc0c 	bl	80013d4 <HAL_GetTick>
 8001bbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001bc0:	f7ff fc08 	bl	80013d4 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e310      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bd2:	4b3a      	ldr	r3, [pc, #232]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001bde:	4b37      	ldr	r3, [pc, #220]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a36      	ldr	r2, [pc, #216]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001be4:	f043 0308 	orr.w	r3, r3, #8
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	4b34      	ldr	r3, [pc, #208]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	4931      	ldr	r1, [pc, #196]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	69db      	ldr	r3, [r3, #28]
 8001c08:	021b      	lsls	r3, r3, #8
 8001c0a:	492c      	ldr	r1, [pc, #176]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
 8001c10:	e01a      	b.n	8001c48 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c12:	4b2a      	ldr	r3, [pc, #168]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a29      	ldr	r2, [pc, #164]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fbd9 	bl	80013d4 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c26:	f7ff fbd5 	bl	80013d4 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e2dd      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c38:	4b20      	ldr	r3, [pc, #128]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f0      	bne.n	8001c26 <HAL_RCC_OscConfig+0x1da>
 8001c44:	e000      	b.n	8001c48 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c46:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d074      	beq.n	8001d3e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d005      	beq.n	8001c66 <HAL_RCC_OscConfig+0x21a>
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	2b0c      	cmp	r3, #12
 8001c5e:	d10e      	bne.n	8001c7e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	d10b      	bne.n	8001c7e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d064      	beq.n	8001d3c <HAL_RCC_OscConfig+0x2f0>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d160      	bne.n	8001d3c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e2ba      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x24a>
 8001c88:	4b0c      	ldr	r3, [pc, #48]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a0b      	ldr	r2, [pc, #44]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001c8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	e026      	b.n	8001ce4 <HAL_RCC_OscConfig+0x298>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001c9e:	d115      	bne.n	8001ccc <HAL_RCC_OscConfig+0x280>
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a05      	ldr	r2, [pc, #20]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001ca6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	4b03      	ldr	r3, [pc, #12]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a02      	ldr	r2, [pc, #8]	@ (8001cbc <HAL_RCC_OscConfig+0x270>)
 8001cb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	e014      	b.n	8001ce4 <HAL_RCC_OscConfig+0x298>
 8001cba:	bf00      	nop
 8001cbc:	40021000 	.word	0x40021000
 8001cc0:	080054d4 	.word	0x080054d4
 8001cc4:	20000000 	.word	0x20000000
 8001cc8:	20000004 	.word	0x20000004
 8001ccc:	4ba0      	ldr	r3, [pc, #640]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a9f      	ldr	r2, [pc, #636]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cd6:	6013      	str	r3, [r2, #0]
 8001cd8:	4b9d      	ldr	r3, [pc, #628]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a9c      	ldr	r2, [pc, #624]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001cde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d013      	beq.n	8001d14 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff fb72 	bl	80013d4 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fb6e 	bl	80013d4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	@ 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e276      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d06:	4b92      	ldr	r3, [pc, #584]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d0f0      	beq.n	8001cf4 <HAL_RCC_OscConfig+0x2a8>
 8001d12:	e014      	b.n	8001d3e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d14:	f7ff fb5e 	bl	80013d4 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff fb5a 	bl	80013d4 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e262      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d2e:	4b88      	ldr	r3, [pc, #544]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x2d0>
 8001d3a:	e000      	b.n	8001d3e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d060      	beq.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	2b04      	cmp	r3, #4
 8001d4e:	d005      	beq.n	8001d5c <HAL_RCC_OscConfig+0x310>
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	2b0c      	cmp	r3, #12
 8001d54:	d119      	bne.n	8001d8a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d116      	bne.n	8001d8a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d5c:	4b7c      	ldr	r3, [pc, #496]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_OscConfig+0x328>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e23f      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d74:	4b76      	ldr	r3, [pc, #472]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	061b      	lsls	r3, r3, #24
 8001d82:	4973      	ldr	r1, [pc, #460]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d84:	4313      	orrs	r3, r2
 8001d86:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d88:	e040      	b.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d023      	beq.n	8001dda <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d92:	4b6f      	ldr	r3, [pc, #444]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a6e      	ldr	r2, [pc, #440]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9e:	f7ff fb19 	bl	80013d4 <HAL_GetTick>
 8001da2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001da6:	f7ff fb15 	bl	80013d4 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e21d      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001db8:	4b65      	ldr	r3, [pc, #404]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d0f0      	beq.n	8001da6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc4:	4b62      	ldr	r3, [pc, #392]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	495f      	ldr	r1, [pc, #380]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]
 8001dd8:	e018      	b.n	8001e0c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dda:	4b5d      	ldr	r3, [pc, #372]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a5c      	ldr	r2, [pc, #368]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001de4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de6:	f7ff faf5 	bl	80013d4 <HAL_GetTick>
 8001dea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001dec:	e008      	b.n	8001e00 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dee:	f7ff faf1 	bl	80013d4 <HAL_GetTick>
 8001df2:	4602      	mov	r2, r0
 8001df4:	693b      	ldr	r3, [r7, #16]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d901      	bls.n	8001e00 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	e1f9      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e00:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1f0      	bne.n	8001dee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 0308 	and.w	r3, r3, #8
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d03c      	beq.n	8001e92 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	695b      	ldr	r3, [r3, #20]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d01c      	beq.n	8001e5a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e20:	4b4b      	ldr	r3, [pc, #300]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e26:	4a4a      	ldr	r2, [pc, #296]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e30:	f7ff fad0 	bl	80013d4 <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e38:	f7ff facc 	bl	80013d4 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e1d4      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e4a:	4b41      	ldr	r3, [pc, #260]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e50:	f003 0302 	and.w	r3, r3, #2
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d0ef      	beq.n	8001e38 <HAL_RCC_OscConfig+0x3ec>
 8001e58:	e01b      	b.n	8001e92 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e60:	4a3b      	ldr	r2, [pc, #236]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e62:	f023 0301 	bic.w	r3, r3, #1
 8001e66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6a:	f7ff fab3 	bl	80013d4 <HAL_GetTick>
 8001e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e70:	e008      	b.n	8001e84 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e72:	f7ff faaf 	bl	80013d4 <HAL_GetTick>
 8001e76:	4602      	mov	r2, r0
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	1ad3      	subs	r3, r2, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d901      	bls.n	8001e84 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001e80:	2303      	movs	r3, #3
 8001e82:	e1b7      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e84:	4b32      	ldr	r3, [pc, #200]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d1ef      	bne.n	8001e72 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f000 80a6 	beq.w	8001fec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ea4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10d      	bne.n	8001ecc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eb0:	4b27      	ldr	r3, [pc, #156]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eb4:	4a26      	ldr	r2, [pc, #152]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001eb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001eba:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ebc:	4b24      	ldr	r3, [pc, #144]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001ebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ecc:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <HAL_RCC_OscConfig+0x508>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d118      	bne.n	8001f0a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ed8:	4b1e      	ldr	r3, [pc, #120]	@ (8001f54 <HAL_RCC_OscConfig+0x508>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a1d      	ldr	r2, [pc, #116]	@ (8001f54 <HAL_RCC_OscConfig+0x508>)
 8001ede:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ee2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ee4:	f7ff fa76 	bl	80013d4 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001eec:	f7ff fa72 	bl	80013d4 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e17a      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001efe:	4b15      	ldr	r3, [pc, #84]	@ (8001f54 <HAL_RCC_OscConfig+0x508>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d0f0      	beq.n	8001eec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d108      	bne.n	8001f24 <HAL_RCC_OscConfig+0x4d8>
 8001f12:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f18:	4a0d      	ldr	r2, [pc, #52]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f1a:	f043 0301 	orr.w	r3, r3, #1
 8001f1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f22:	e029      	b.n	8001f78 <HAL_RCC_OscConfig+0x52c>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	2b05      	cmp	r3, #5
 8001f2a:	d115      	bne.n	8001f58 <HAL_RCC_OscConfig+0x50c>
 8001f2c:	4b08      	ldr	r3, [pc, #32]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f32:	4a07      	ldr	r2, [pc, #28]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f34:	f043 0304 	orr.w	r3, r3, #4
 8001f38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f3c:	4b04      	ldr	r3, [pc, #16]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f42:	4a03      	ldr	r2, [pc, #12]	@ (8001f50 <HAL_RCC_OscConfig+0x504>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f4c:	e014      	b.n	8001f78 <HAL_RCC_OscConfig+0x52c>
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40007000 	.word	0x40007000
 8001f58:	4b9c      	ldr	r3, [pc, #624]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f5e:	4a9b      	ldr	r2, [pc, #620]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001f60:	f023 0301 	bic.w	r3, r3, #1
 8001f64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001f68:	4b98      	ldr	r3, [pc, #608]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f6e:	4a97      	ldr	r2, [pc, #604]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001f70:	f023 0304 	bic.w	r3, r3, #4
 8001f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d016      	beq.n	8001fae <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f80:	f7ff fa28 	bl	80013d4 <HAL_GetTick>
 8001f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f86:	e00a      	b.n	8001f9e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f88:	f7ff fa24 	bl	80013d4 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	1ad3      	subs	r3, r2, r3
 8001f92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e12a      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f9e:	4b8b      	ldr	r3, [pc, #556]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0ed      	beq.n	8001f88 <HAL_RCC_OscConfig+0x53c>
 8001fac:	e015      	b.n	8001fda <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fae:	f7ff fa11 	bl	80013d4 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fb4:	e00a      	b.n	8001fcc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fb6:	f7ff fa0d 	bl	80013d4 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e113      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fcc:	4b7f      	ldr	r3, [pc, #508]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1ed      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001fda:	7ffb      	ldrb	r3, [r7, #31]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d105      	bne.n	8001fec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fe0:	4b7a      	ldr	r3, [pc, #488]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe4:	4a79      	ldr	r2, [pc, #484]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8001fe6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001fea:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 80fe 	beq.w	80021f2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	f040 80d0 	bne.w	80021a0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002000:	4b72      	ldr	r3, [pc, #456]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	f003 0203 	and.w	r2, r3, #3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002010:	429a      	cmp	r2, r3
 8002012:	d130      	bne.n	8002076 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	3b01      	subs	r3, #1
 8002020:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002022:	429a      	cmp	r2, r3
 8002024:	d127      	bne.n	8002076 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002030:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002032:	429a      	cmp	r2, r3
 8002034:	d11f      	bne.n	8002076 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002040:	2a07      	cmp	r2, #7
 8002042:	bf14      	ite	ne
 8002044:	2201      	movne	r2, #1
 8002046:	2200      	moveq	r2, #0
 8002048:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800204a:	4293      	cmp	r3, r2
 800204c:	d113      	bne.n	8002076 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002058:	085b      	lsrs	r3, r3, #1
 800205a:	3b01      	subs	r3, #1
 800205c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800205e:	429a      	cmp	r2, r3
 8002060:	d109      	bne.n	8002076 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206c:	085b      	lsrs	r3, r3, #1
 800206e:	3b01      	subs	r3, #1
 8002070:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002072:	429a      	cmp	r2, r3
 8002074:	d06e      	beq.n	8002154 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d069      	beq.n	8002150 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800207c:	4b53      	ldr	r3, [pc, #332]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002088:	4b50      	ldr	r3, [pc, #320]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e0ad      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002098:	4b4c      	ldr	r3, [pc, #304]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a4b      	ldr	r2, [pc, #300]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800209e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020a2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80020a4:	f7ff f996 	bl	80013d4 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020aa:	e008      	b.n	80020be <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020ac:	f7ff f992 	bl	80013d4 <HAL_GetTick>
 80020b0:	4602      	mov	r2, r0
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	2b02      	cmp	r3, #2
 80020b8:	d901      	bls.n	80020be <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e09a      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80020be:	4b43      	ldr	r3, [pc, #268]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f0      	bne.n	80020ac <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020ca:	4b40      	ldr	r3, [pc, #256]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	4b40      	ldr	r3, [pc, #256]	@ (80021d0 <HAL_RCC_OscConfig+0x784>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80020da:	3a01      	subs	r2, #1
 80020dc:	0112      	lsls	r2, r2, #4
 80020de:	4311      	orrs	r1, r2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80020e4:	0212      	lsls	r2, r2, #8
 80020e6:	4311      	orrs	r1, r2
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80020ec:	0852      	lsrs	r2, r2, #1
 80020ee:	3a01      	subs	r2, #1
 80020f0:	0552      	lsls	r2, r2, #21
 80020f2:	4311      	orrs	r1, r2
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80020f8:	0852      	lsrs	r2, r2, #1
 80020fa:	3a01      	subs	r2, #1
 80020fc:	0652      	lsls	r2, r2, #25
 80020fe:	4311      	orrs	r1, r2
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002104:	0912      	lsrs	r2, r2, #4
 8002106:	0452      	lsls	r2, r2, #17
 8002108:	430a      	orrs	r2, r1
 800210a:	4930      	ldr	r1, [pc, #192]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800210c:	4313      	orrs	r3, r2
 800210e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002110:	4b2e      	ldr	r3, [pc, #184]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a2d      	ldr	r2, [pc, #180]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002116:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800211a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800211c:	4b2b      	ldr	r3, [pc, #172]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4a2a      	ldr	r2, [pc, #168]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002122:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002126:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002128:	f7ff f954 	bl	80013d4 <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002130:	f7ff f950 	bl	80013d4 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e058      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002142:	4b22      	ldr	r3, [pc, #136]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800214e:	e050      	b.n	80021f2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e04f      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002154:	4b1d      	ldr	r3, [pc, #116]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d148      	bne.n	80021f2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002160:	4b1a      	ldr	r3, [pc, #104]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a19      	ldr	r2, [pc, #100]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002166:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800216a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800216c:	4b17      	ldr	r3, [pc, #92]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	4a16      	ldr	r2, [pc, #88]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002172:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002176:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002178:	f7ff f92c 	bl	80013d4 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002180:	f7ff f928 	bl	80013d4 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e030      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0f0      	beq.n	8002180 <HAL_RCC_OscConfig+0x734>
 800219e:	e028      	b.n	80021f2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2b0c      	cmp	r3, #12
 80021a4:	d023      	beq.n	80021ee <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a6:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a08      	ldr	r2, [pc, #32]	@ (80021cc <HAL_RCC_OscConfig+0x780>)
 80021ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b2:	f7ff f90f 	bl	80013d4 <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021b8:	e00c      	b.n	80021d4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021ba:	f7ff f90b 	bl	80013d4 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d905      	bls.n	80021d4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e013      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
 80021cc:	40021000 	.word	0x40021000
 80021d0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021d4:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HAL_RCC_OscConfig+0x7b0>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1ec      	bne.n	80021ba <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80021e0:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_RCC_OscConfig+0x7b0>)
 80021e2:	68da      	ldr	r2, [r3, #12]
 80021e4:	4905      	ldr	r1, [pc, #20]	@ (80021fc <HAL_RCC_OscConfig+0x7b0>)
 80021e6:	4b06      	ldr	r3, [pc, #24]	@ (8002200 <HAL_RCC_OscConfig+0x7b4>)
 80021e8:	4013      	ands	r3, r2
 80021ea:	60cb      	str	r3, [r1, #12]
 80021ec:	e001      	b.n	80021f2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e000      	b.n	80021f4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3720      	adds	r7, #32
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000
 8002200:	feeefffc 	.word	0xfeeefffc

08002204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d101      	bne.n	8002218 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	e0e7      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002218:	4b75      	ldr	r3, [pc, #468]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	429a      	cmp	r2, r3
 8002224:	d910      	bls.n	8002248 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002226:	4b72      	ldr	r3, [pc, #456]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 0207 	bic.w	r2, r3, #7
 800222e:	4970      	ldr	r1, [pc, #448]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002236:	4b6e      	ldr	r3, [pc, #440]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	429a      	cmp	r2, r3
 8002242:	d001      	beq.n	8002248 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002244:	2301      	movs	r3, #1
 8002246:	e0cf      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d010      	beq.n	8002276 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	4b66      	ldr	r3, [pc, #408]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002260:	429a      	cmp	r2, r3
 8002262:	d908      	bls.n	8002276 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002264:	4b63      	ldr	r3, [pc, #396]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	4960      	ldr	r1, [pc, #384]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002272:	4313      	orrs	r3, r2
 8002274:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d04c      	beq.n	800231c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b03      	cmp	r3, #3
 8002288:	d107      	bne.n	800229a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800228a:	4b5a      	ldr	r3, [pc, #360]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d121      	bne.n	80022da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e0a6      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d107      	bne.n	80022b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022a2:	4b54      	ldr	r3, [pc, #336]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d115      	bne.n	80022da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e09a      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d107      	bne.n	80022ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80022ba:	4b4e      	ldr	r3, [pc, #312]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d109      	bne.n	80022da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e08e      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80022ca:	4b4a      	ldr	r3, [pc, #296]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e086      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80022da:	4b46      	ldr	r3, [pc, #280]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f023 0203 	bic.w	r2, r3, #3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4943      	ldr	r1, [pc, #268]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022ec:	f7ff f872 	bl	80013d4 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f2:	e00a      	b.n	800230a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f4:	f7ff f86e 	bl	80013d4 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e06e      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	4b3a      	ldr	r3, [pc, #232]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 020c 	and.w	r2, r3, #12
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	429a      	cmp	r2, r3
 800231a:	d1eb      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d010      	beq.n	800234a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689a      	ldr	r2, [r3, #8]
 800232c:	4b31      	ldr	r3, [pc, #196]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002334:	429a      	cmp	r2, r3
 8002336:	d208      	bcs.n	800234a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002338:	4b2e      	ldr	r3, [pc, #184]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	492b      	ldr	r1, [pc, #172]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002346:	4313      	orrs	r3, r2
 8002348:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800234a:	4b29      	ldr	r3, [pc, #164]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d210      	bcs.n	800237a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002358:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f023 0207 	bic.w	r2, r3, #7
 8002360:	4923      	ldr	r1, [pc, #140]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	4313      	orrs	r3, r2
 8002366:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002368:	4b21      	ldr	r3, [pc, #132]	@ (80023f0 <HAL_RCC_ClockConfig+0x1ec>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	429a      	cmp	r2, r3
 8002374:	d001      	beq.n	800237a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e036      	b.n	80023e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0304 	and.w	r3, r3, #4
 8002382:	2b00      	cmp	r3, #0
 8002384:	d008      	beq.n	8002398 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002386:	4b1b      	ldr	r3, [pc, #108]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002388:	689b      	ldr	r3, [r3, #8]
 800238a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	4918      	ldr	r1, [pc, #96]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 8002394:	4313      	orrs	r3, r2
 8002396:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0308 	and.w	r3, r3, #8
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d009      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023a4:	4b13      	ldr	r3, [pc, #76]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	691b      	ldr	r3, [r3, #16]
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	4910      	ldr	r1, [pc, #64]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80023b8:	f000 f824 	bl	8002404 <HAL_RCC_GetSysClockFreq>
 80023bc:	4602      	mov	r2, r0
 80023be:	4b0d      	ldr	r3, [pc, #52]	@ (80023f4 <HAL_RCC_ClockConfig+0x1f0>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	490b      	ldr	r1, [pc, #44]	@ (80023f8 <HAL_RCC_ClockConfig+0x1f4>)
 80023ca:	5ccb      	ldrb	r3, [r1, r3]
 80023cc:	f003 031f 	and.w	r3, r3, #31
 80023d0:	fa22 f303 	lsr.w	r3, r2, r3
 80023d4:	4a09      	ldr	r2, [pc, #36]	@ (80023fc <HAL_RCC_ClockConfig+0x1f8>)
 80023d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80023d8:	4b09      	ldr	r3, [pc, #36]	@ (8002400 <HAL_RCC_ClockConfig+0x1fc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe ffa9 	bl	8001334 <HAL_InitTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80023e6:	7afb      	ldrb	r3, [r7, #11]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40022000 	.word	0x40022000
 80023f4:	40021000 	.word	0x40021000
 80023f8:	080054d4 	.word	0x080054d4
 80023fc:	20000000 	.word	0x20000000
 8002400:	20000004 	.word	0x20000004

08002404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002404:	b480      	push	{r7}
 8002406:	b089      	sub	sp, #36	@ 0x24
 8002408:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800240a:	2300      	movs	r3, #0
 800240c:	61fb      	str	r3, [r7, #28]
 800240e:	2300      	movs	r3, #0
 8002410:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002412:	4b3e      	ldr	r3, [pc, #248]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f003 030c 	and.w	r3, r3, #12
 800241a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800241c:	4b3b      	ldr	r3, [pc, #236]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d005      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x34>
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	2b0c      	cmp	r3, #12
 8002430:	d121      	bne.n	8002476 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d11e      	bne.n	8002476 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002438:	4b34      	ldr	r3, [pc, #208]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	2b00      	cmp	r3, #0
 8002442:	d107      	bne.n	8002454 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002444:	4b31      	ldr	r3, [pc, #196]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 8002446:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800244a:	0a1b      	lsrs	r3, r3, #8
 800244c:	f003 030f 	and.w	r3, r3, #15
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	e005      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002454:	4b2d      	ldr	r3, [pc, #180]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	091b      	lsrs	r3, r3, #4
 800245a:	f003 030f 	and.w	r3, r3, #15
 800245e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002460:	4a2b      	ldr	r2, [pc, #172]	@ (8002510 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002468:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10d      	bne.n	800248c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002474:	e00a      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	2b04      	cmp	r3, #4
 800247a:	d102      	bne.n	8002482 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800247c:	4b25      	ldr	r3, [pc, #148]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x110>)
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	e004      	b.n	800248c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	2b08      	cmp	r3, #8
 8002486:	d101      	bne.n	800248c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002488:	4b23      	ldr	r3, [pc, #140]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x114>)
 800248a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	2b0c      	cmp	r3, #12
 8002490:	d134      	bne.n	80024fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002492:	4b1e      	ldr	r3, [pc, #120]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 0303 	and.w	r3, r3, #3
 800249a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d003      	beq.n	80024aa <HAL_RCC_GetSysClockFreq+0xa6>
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	2b03      	cmp	r3, #3
 80024a6:	d003      	beq.n	80024b0 <HAL_RCC_GetSysClockFreq+0xac>
 80024a8:	e005      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80024aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002514 <HAL_RCC_GetSysClockFreq+0x110>)
 80024ac:	617b      	str	r3, [r7, #20]
      break;
 80024ae:	e005      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80024b0:	4b19      	ldr	r3, [pc, #100]	@ (8002518 <HAL_RCC_GetSysClockFreq+0x114>)
 80024b2:	617b      	str	r3, [r7, #20]
      break;
 80024b4:	e002      	b.n	80024bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	617b      	str	r3, [r7, #20]
      break;
 80024ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80024bc:	4b13      	ldr	r3, [pc, #76]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	3301      	adds	r3, #1
 80024c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80024ca:	4b10      	ldr	r3, [pc, #64]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 80024cc:	68db      	ldr	r3, [r3, #12]
 80024ce:	0a1b      	lsrs	r3, r3, #8
 80024d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	fb03 f202 	mul.w	r2, r3, r2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80024e2:	4b0a      	ldr	r3, [pc, #40]	@ (800250c <HAL_RCC_GetSysClockFreq+0x108>)
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	0e5b      	lsrs	r3, r3, #25
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	3301      	adds	r3, #1
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80024fc:	69bb      	ldr	r3, [r7, #24]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3724      	adds	r7, #36	@ 0x24
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	40021000 	.word	0x40021000
 8002510:	080054ec 	.word	0x080054ec
 8002514:	00f42400 	.word	0x00f42400
 8002518:	007a1200 	.word	0x007a1200

0800251c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002520:	4b03      	ldr	r3, [pc, #12]	@ (8002530 <HAL_RCC_GetHCLKFreq+0x14>)
 8002522:	681b      	ldr	r3, [r3, #0]
}
 8002524:	4618      	mov	r0, r3
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr
 800252e:	bf00      	nop
 8002530:	20000000 	.word	0x20000000

08002534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002538:	f7ff fff0 	bl	800251c <HAL_RCC_GetHCLKFreq>
 800253c:	4602      	mov	r2, r0
 800253e:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	0a1b      	lsrs	r3, r3, #8
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	4904      	ldr	r1, [pc, #16]	@ (800255c <HAL_RCC_GetPCLK1Freq+0x28>)
 800254a:	5ccb      	ldrb	r3, [r1, r3]
 800254c:	f003 031f 	and.w	r3, r3, #31
 8002550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40021000 	.word	0x40021000
 800255c:	080054e4 	.word	0x080054e4

08002560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002564:	f7ff ffda 	bl	800251c <HAL_RCC_GetHCLKFreq>
 8002568:	4602      	mov	r2, r0
 800256a:	4b06      	ldr	r3, [pc, #24]	@ (8002584 <HAL_RCC_GetPCLK2Freq+0x24>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	0adb      	lsrs	r3, r3, #11
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	4904      	ldr	r1, [pc, #16]	@ (8002588 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002576:	5ccb      	ldrb	r3, [r1, r3]
 8002578:	f003 031f 	and.w	r3, r3, #31
 800257c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002580:	4618      	mov	r0, r3
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40021000 	.word	0x40021000
 8002588:	080054e4 	.word	0x080054e4

0800258c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002594:	2300      	movs	r3, #0
 8002596:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002598:	4b2a      	ldr	r3, [pc, #168]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800259a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800259c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025a4:	f7ff f9ee 	bl	8001984 <HAL_PWREx_GetVoltageRange>
 80025a8:	6178      	str	r0, [r7, #20]
 80025aa:	e014      	b.n	80025d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025ac:	4b25      	ldr	r3, [pc, #148]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025b0:	4a24      	ldr	r2, [pc, #144]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80025b8:	4b22      	ldr	r3, [pc, #136]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c0:	60fb      	str	r3, [r7, #12]
 80025c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025c4:	f7ff f9de 	bl	8001984 <HAL_PWREx_GetVoltageRange>
 80025c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002644 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025dc:	d10b      	bne.n	80025f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b80      	cmp	r3, #128	@ 0x80
 80025e2:	d919      	bls.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2ba0      	cmp	r3, #160	@ 0xa0
 80025e8:	d902      	bls.n	80025f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025ea:	2302      	movs	r3, #2
 80025ec:	613b      	str	r3, [r7, #16]
 80025ee:	e013      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025f0:	2301      	movs	r3, #1
 80025f2:	613b      	str	r3, [r7, #16]
 80025f4:	e010      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2b80      	cmp	r3, #128	@ 0x80
 80025fa:	d902      	bls.n	8002602 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025fc:	2303      	movs	r3, #3
 80025fe:	613b      	str	r3, [r7, #16]
 8002600:	e00a      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b80      	cmp	r3, #128	@ 0x80
 8002606:	d102      	bne.n	800260e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002608:	2302      	movs	r3, #2
 800260a:	613b      	str	r3, [r7, #16]
 800260c:	e004      	b.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2b70      	cmp	r3, #112	@ 0x70
 8002612:	d101      	bne.n	8002618 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002614:	2301      	movs	r3, #1
 8002616:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002618:	4b0b      	ldr	r3, [pc, #44]	@ (8002648 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f023 0207 	bic.w	r2, r3, #7
 8002620:	4909      	ldr	r1, [pc, #36]	@ (8002648 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002628:	4b07      	ldr	r3, [pc, #28]	@ (8002648 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	429a      	cmp	r2, r3
 8002634:	d001      	beq.n	800263a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800263a:	2300      	movs	r3, #0
}
 800263c:	4618      	mov	r0, r3
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	40022000 	.word	0x40022000

0800264c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002654:	2300      	movs	r3, #0
 8002656:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002658:	2300      	movs	r3, #0
 800265a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002664:	2b00      	cmp	r3, #0
 8002666:	d041      	beq.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800266c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002670:	d02a      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002672:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002676:	d824      	bhi.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002678:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800267c:	d008      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800267e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002682:	d81e      	bhi.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002688:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800268c:	d010      	beq.n	80026b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800268e:	e018      	b.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002690:	4b86      	ldr	r3, [pc, #536]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	4a85      	ldr	r2, [pc, #532]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002696:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800269a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800269c:	e015      	b.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3304      	adds	r3, #4
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f000 fabb 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 80026aa:	4603      	mov	r3, r0
 80026ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026ae:	e00c      	b.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	3320      	adds	r3, #32
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f000 fba6 	bl	8002e08 <RCCEx_PLLSAI2_Config>
 80026bc:	4603      	mov	r3, r0
 80026be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026c0:	e003      	b.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	74fb      	strb	r3, [r7, #19]
      break;
 80026c6:	e000      	b.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80026c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026ca:	7cfb      	ldrb	r3, [r7, #19]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10b      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026d0:	4b76      	ldr	r3, [pc, #472]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026d6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026de:	4973      	ldr	r1, [pc, #460]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80026e6:	e001      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026e8:	7cfb      	ldrb	r3, [r7, #19]
 80026ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d041      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80026fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002700:	d02a      	beq.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002702:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002706:	d824      	bhi.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002708:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800270c:	d008      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800270e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002712:	d81e      	bhi.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002718:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800271c:	d010      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800271e:	e018      	b.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002720:	4b62      	ldr	r3, [pc, #392]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a61      	ldr	r2, [pc, #388]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002726:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800272a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800272c:	e015      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3304      	adds	r3, #4
 8002732:	2100      	movs	r1, #0
 8002734:	4618      	mov	r0, r3
 8002736:	f000 fa73 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 800273a:	4603      	mov	r3, r0
 800273c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800273e:	e00c      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3320      	adds	r3, #32
 8002744:	2100      	movs	r1, #0
 8002746:	4618      	mov	r0, r3
 8002748:	f000 fb5e 	bl	8002e08 <RCCEx_PLLSAI2_Config>
 800274c:	4603      	mov	r3, r0
 800274e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002750:	e003      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	74fb      	strb	r3, [r7, #19]
      break;
 8002756:	e000      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002758:	bf00      	nop
    }

    if(ret == HAL_OK)
 800275a:	7cfb      	ldrb	r3, [r7, #19]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d10b      	bne.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002760:	4b52      	ldr	r3, [pc, #328]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002766:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800276e:	494f      	ldr	r1, [pc, #316]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002770:	4313      	orrs	r3, r2
 8002772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002776:	e001      	b.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002778:	7cfb      	ldrb	r3, [r7, #19]
 800277a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 80a0 	beq.w	80028ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800278a:	2300      	movs	r3, #0
 800278c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800278e:	4b47      	ldr	r3, [pc, #284]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800279e:	2300      	movs	r3, #0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d00d      	beq.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027a4:	4b41      	ldr	r3, [pc, #260]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a8:	4a40      	ldr	r2, [pc, #256]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80027b0:	4b3e      	ldr	r3, [pc, #248]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027bc:	2301      	movs	r3, #1
 80027be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027c0:	4b3b      	ldr	r3, [pc, #236]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a3a      	ldr	r2, [pc, #232]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027cc:	f7fe fe02 	bl	80013d4 <HAL_GetTick>
 80027d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027d2:	e009      	b.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d4:	f7fe fdfe 	bl	80013d4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d902      	bls.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	74fb      	strb	r3, [r7, #19]
        break;
 80027e6:	e005      	b.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80027e8:	4b31      	ldr	r3, [pc, #196]	@ (80028b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0ef      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80027f4:	7cfb      	ldrb	r3, [r7, #19]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d15c      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027fa:	4b2c      	ldr	r3, [pc, #176]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002800:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002804:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d01f      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	429a      	cmp	r2, r3
 8002816:	d019      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002818:	4b24      	ldr	r3, [pc, #144]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002822:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002824:	4b21      	ldr	r3, [pc, #132]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282a:	4a20      	ldr	r2, [pc, #128]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800282c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002834:	4b1d      	ldr	r3, [pc, #116]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800283a:	4a1c      	ldr	r2, [pc, #112]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800283c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002840:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002844:	4a19      	ldr	r2, [pc, #100]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d016      	beq.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f7fe fdbd 	bl	80013d4 <HAL_GetTick>
 800285a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800285c:	e00b      	b.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285e:	f7fe fdb9 	bl	80013d4 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800286c:	4293      	cmp	r3, r2
 800286e:	d902      	bls.n	8002876 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	74fb      	strb	r3, [r7, #19]
            break;
 8002874:	e006      	b.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002876:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002878:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0ec      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002884:	7cfb      	ldrb	r3, [r7, #19]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10c      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800288a:	4b08      	ldr	r3, [pc, #32]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002890:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800289a:	4904      	ldr	r1, [pc, #16]	@ (80028ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80028a2:	e009      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028a4:	7cfb      	ldrb	r3, [r7, #19]
 80028a6:	74bb      	strb	r3, [r7, #18]
 80028a8:	e006      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80028aa:	bf00      	nop
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028b4:	7cfb      	ldrb	r3, [r7, #19]
 80028b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028b8:	7c7b      	ldrb	r3, [r7, #17]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d105      	bne.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028be:	4b9e      	ldr	r3, [pc, #632]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	4a9d      	ldr	r2, [pc, #628]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028c8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00a      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028d6:	4b98      	ldr	r3, [pc, #608]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028dc:	f023 0203 	bic.w	r2, r3, #3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028e4:	4994      	ldr	r1, [pc, #592]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d00a      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028f8:	4b8f      	ldr	r3, [pc, #572]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028fe:	f023 020c 	bic.w	r2, r3, #12
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002906:	498c      	ldr	r1, [pc, #560]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002908:	4313      	orrs	r3, r2
 800290a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0304 	and.w	r3, r3, #4
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00a      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800291a:	4b87      	ldr	r3, [pc, #540]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002920:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002928:	4983      	ldr	r1, [pc, #524]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800292a:	4313      	orrs	r3, r2
 800292c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0308 	and.w	r3, r3, #8
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00a      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800293c:	4b7e      	ldr	r3, [pc, #504]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002942:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	497b      	ldr	r1, [pc, #492]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800294c:	4313      	orrs	r3, r2
 800294e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0310 	and.w	r3, r3, #16
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00a      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800295e:	4b76      	ldr	r3, [pc, #472]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002960:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002964:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296c:	4972      	ldr	r1, [pc, #456]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800296e:	4313      	orrs	r3, r2
 8002970:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0320 	and.w	r3, r3, #32
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00a      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002980:	4b6d      	ldr	r3, [pc, #436]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002986:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298e:	496a      	ldr	r1, [pc, #424]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002990:	4313      	orrs	r3, r2
 8002992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00a      	beq.n	80029b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029a2:	4b65      	ldr	r3, [pc, #404]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b0:	4961      	ldr	r1, [pc, #388]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d00a      	beq.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80029c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029d2:	4959      	ldr	r1, [pc, #356]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00a      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80029e6:	4b54      	ldr	r3, [pc, #336]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029f4:	4950      	ldr	r1, [pc, #320]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029f6:	4313      	orrs	r3, r2
 80029f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d00a      	beq.n	8002a1e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a08:	4b4b      	ldr	r3, [pc, #300]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a16:	4948      	ldr	r1, [pc, #288]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d00a      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a2a:	4b43      	ldr	r3, [pc, #268]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a38:	493f      	ldr	r1, [pc, #252]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d028      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a4c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a52:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a5a:	4937      	ldr	r1, [pc, #220]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002a6a:	d106      	bne.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a6c:	4b32      	ldr	r3, [pc, #200]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	4a31      	ldr	r2, [pc, #196]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002a76:	60d3      	str	r3, [r2, #12]
 8002a78:	e011      	b.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002a82:	d10c      	bne.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3304      	adds	r3, #4
 8002a88:	2101      	movs	r1, #1
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f000 f8c8 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 8002a90:	4603      	mov	r3, r0
 8002a92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002a94:	7cfb      	ldrb	r3, [r7, #19]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002a9a:	7cfb      	ldrb	r3, [r7, #19]
 8002a9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d028      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002aaa:	4b23      	ldr	r3, [pc, #140]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab8:	491f      	ldr	r1, [pc, #124]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ac8:	d106      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aca:	4b1b      	ldr	r3, [pc, #108]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	4a1a      	ldr	r2, [pc, #104]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ad0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ad4:	60d3      	str	r3, [r2, #12]
 8002ad6:	e011      	b.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002adc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ae0:	d10c      	bne.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f000 f899 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 8002aee:	4603      	mov	r3, r0
 8002af0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002af2:	7cfb      	ldrb	r3, [r7, #19]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002af8:	7cfb      	ldrb	r3, [r7, #19]
 8002afa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d02b      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b08:	4b0b      	ldr	r3, [pc, #44]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b16:	4908      	ldr	r1, [pc, #32]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b26:	d109      	bne.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b28:	4b03      	ldr	r3, [pc, #12]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4a02      	ldr	r2, [pc, #8]	@ (8002b38 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b32:	60d3      	str	r3, [r2, #12]
 8002b34:	e014      	b.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b44:	d10c      	bne.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f000 f867 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 8002b52:	4603      	mov	r3, r0
 8002b54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b56:	7cfb      	ldrb	r3, [r7, #19]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002b5c:	7cfb      	ldrb	r3, [r7, #19]
 8002b5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d02f      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b72:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b7a:	4928      	ldr	r1, [pc, #160]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002b86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002b8a:	d10d      	bne.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3304      	adds	r3, #4
 8002b90:	2102      	movs	r1, #2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f844 	bl	8002c20 <RCCEx_PLLSAI1_Config>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b9c:	7cfb      	ldrb	r3, [r7, #19]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d014      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ba2:	7cfb      	ldrb	r3, [r7, #19]
 8002ba4:	74bb      	strb	r3, [r7, #18]
 8002ba6:	e011      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002bac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bb0:	d10c      	bne.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3320      	adds	r3, #32
 8002bb6:	2102      	movs	r1, #2
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f000 f925 	bl	8002e08 <RCCEx_PLLSAI2_Config>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bc2:	7cfb      	ldrb	r3, [r7, #19]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bc8:	7cfb      	ldrb	r3, [r7, #19]
 8002bca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002bd8:	4b10      	ldr	r3, [pc, #64]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002be6:	490d      	ldr	r1, [pc, #52]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00b      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002c0a:	4904      	ldr	r1, [pc, #16]	@ (8002c1c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c12:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40021000 	.word	0x40021000

08002c20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c2e:	4b75      	ldr	r3, [pc, #468]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f003 0303 	and.w	r3, r3, #3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d018      	beq.n	8002c6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c3a:	4b72      	ldr	r3, [pc, #456]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	f003 0203 	and.w	r2, r3, #3
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d10d      	bne.n	8002c66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d009      	beq.n	8002c66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002c52:	4b6c      	ldr	r3, [pc, #432]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c54:	68db      	ldr	r3, [r3, #12]
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
       ||
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d047      	beq.n	8002cf6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	73fb      	strb	r3, [r7, #15]
 8002c6a:	e044      	b.n	8002cf6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b03      	cmp	r3, #3
 8002c72:	d018      	beq.n	8002ca6 <RCCEx_PLLSAI1_Config+0x86>
 8002c74:	2b03      	cmp	r3, #3
 8002c76:	d825      	bhi.n	8002cc4 <RCCEx_PLLSAI1_Config+0xa4>
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d002      	beq.n	8002c82 <RCCEx_PLLSAI1_Config+0x62>
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d009      	beq.n	8002c94 <RCCEx_PLLSAI1_Config+0x74>
 8002c80:	e020      	b.n	8002cc4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c82:	4b60      	ldr	r3, [pc, #384]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 0302 	and.w	r3, r3, #2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d11d      	bne.n	8002cca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c92:	e01a      	b.n	8002cca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c94:	4b5b      	ldr	r3, [pc, #364]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d116      	bne.n	8002cce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ca4:	e013      	b.n	8002cce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ca6:	4b57      	ldr	r3, [pc, #348]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10f      	bne.n	8002cd2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cb2:	4b54      	ldr	r3, [pc, #336]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d109      	bne.n	8002cd2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002cc2:	e006      	b.n	8002cd2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002cc8:	e004      	b.n	8002cd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cca:	bf00      	nop
 8002ccc:	e002      	b.n	8002cd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cce:	bf00      	nop
 8002cd0:	e000      	b.n	8002cd4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002cd2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002cd4:	7bfb      	ldrb	r3, [r7, #15]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10d      	bne.n	8002cf6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cda:	4b4a      	ldr	r3, [pc, #296]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6819      	ldr	r1, [r3, #0]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	430b      	orrs	r3, r1
 8002cf0:	4944      	ldr	r1, [pc, #272]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002cf6:	7bfb      	ldrb	r3, [r7, #15]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d17d      	bne.n	8002df8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002cfc:	4b41      	ldr	r3, [pc, #260]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a40      	ldr	r2, [pc, #256]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002d06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d08:	f7fe fb64 	bl	80013d4 <HAL_GetTick>
 8002d0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d0e:	e009      	b.n	8002d24 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d10:	f7fe fb60 	bl	80013d4 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d902      	bls.n	8002d24 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	73fb      	strb	r3, [r7, #15]
        break;
 8002d22:	e005      	b.n	8002d30 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d24:	4b37      	ldr	r3, [pc, #220]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1ef      	bne.n	8002d10 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d160      	bne.n	8002df8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d111      	bne.n	8002d60 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d3c:	4b31      	ldr	r3, [pc, #196]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	6892      	ldr	r2, [r2, #8]
 8002d4c:	0211      	lsls	r1, r2, #8
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	68d2      	ldr	r2, [r2, #12]
 8002d52:	0912      	lsrs	r2, r2, #4
 8002d54:	0452      	lsls	r2, r2, #17
 8002d56:	430a      	orrs	r2, r1
 8002d58:	492a      	ldr	r1, [pc, #168]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	610b      	str	r3, [r1, #16]
 8002d5e:	e027      	b.n	8002db0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d112      	bne.n	8002d8c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d66:	4b27      	ldr	r3, [pc, #156]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002d6e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	6892      	ldr	r2, [r2, #8]
 8002d76:	0211      	lsls	r1, r2, #8
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6912      	ldr	r2, [r2, #16]
 8002d7c:	0852      	lsrs	r2, r2, #1
 8002d7e:	3a01      	subs	r2, #1
 8002d80:	0552      	lsls	r2, r2, #21
 8002d82:	430a      	orrs	r2, r1
 8002d84:	491f      	ldr	r1, [pc, #124]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	610b      	str	r3, [r1, #16]
 8002d8a:	e011      	b.n	8002db0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d8e:	691b      	ldr	r3, [r3, #16]
 8002d90:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002d94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6892      	ldr	r2, [r2, #8]
 8002d9c:	0211      	lsls	r1, r2, #8
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6952      	ldr	r2, [r2, #20]
 8002da2:	0852      	lsrs	r2, r2, #1
 8002da4:	3a01      	subs	r2, #1
 8002da6:	0652      	lsls	r2, r2, #25
 8002da8:	430a      	orrs	r2, r1
 8002daa:	4916      	ldr	r1, [pc, #88]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002db0:	4b14      	ldr	r3, [pc, #80]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a13      	ldr	r2, [pc, #76]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002dba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbc:	f7fe fb0a 	bl	80013d4 <HAL_GetTick>
 8002dc0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002dc2:	e009      	b.n	8002dd8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002dc4:	f7fe fb06 	bl	80013d4 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d902      	bls.n	8002dd8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	73fb      	strb	r3, [r7, #15]
          break;
 8002dd6:	e005      	b.n	8002de4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d0ef      	beq.n	8002dc4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002de4:	7bfb      	ldrb	r3, [r7, #15]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d106      	bne.n	8002df8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dec:	691a      	ldr	r2, [r3, #16]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	4904      	ldr	r1, [pc, #16]	@ (8002e04 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	40021000 	.word	0x40021000

08002e08 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e16:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d018      	beq.n	8002e54 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e22:	4b67      	ldr	r3, [pc, #412]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 0203 	and.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d10d      	bne.n	8002e4e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
       ||
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d009      	beq.n	8002e4e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e3a:	4b61      	ldr	r3, [pc, #388]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	091b      	lsrs	r3, r3, #4
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	1c5a      	adds	r2, r3, #1
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
       ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d047      	beq.n	8002ede <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	73fb      	strb	r3, [r7, #15]
 8002e52:	e044      	b.n	8002ede <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2b03      	cmp	r3, #3
 8002e5a:	d018      	beq.n	8002e8e <RCCEx_PLLSAI2_Config+0x86>
 8002e5c:	2b03      	cmp	r3, #3
 8002e5e:	d825      	bhi.n	8002eac <RCCEx_PLLSAI2_Config+0xa4>
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d002      	beq.n	8002e6a <RCCEx_PLLSAI2_Config+0x62>
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d009      	beq.n	8002e7c <RCCEx_PLLSAI2_Config+0x74>
 8002e68:	e020      	b.n	8002eac <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e6a:	4b55      	ldr	r3, [pc, #340]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0302 	and.w	r3, r3, #2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d11d      	bne.n	8002eb2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e7a:	e01a      	b.n	8002eb2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002e7c:	4b50      	ldr	r3, [pc, #320]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d116      	bne.n	8002eb6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e8c:	e013      	b.n	8002eb6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002e8e:	4b4c      	ldr	r3, [pc, #304]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10f      	bne.n	8002eba <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002e9a:	4b49      	ldr	r3, [pc, #292]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d109      	bne.n	8002eba <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002eaa:	e006      	b.n	8002eba <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	73fb      	strb	r3, [r7, #15]
      break;
 8002eb0:	e004      	b.n	8002ebc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002eb2:	bf00      	nop
 8002eb4:	e002      	b.n	8002ebc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002eb6:	bf00      	nop
 8002eb8:	e000      	b.n	8002ebc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002eba:	bf00      	nop
    }

    if(status == HAL_OK)
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10d      	bne.n	8002ede <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ec2:	4b3f      	ldr	r3, [pc, #252]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6819      	ldr	r1, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	3b01      	subs	r3, #1
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	430b      	orrs	r3, r1
 8002ed8:	4939      	ldr	r1, [pc, #228]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002ede:	7bfb      	ldrb	r3, [r7, #15]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d167      	bne.n	8002fb4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002ee4:	4b36      	ldr	r3, [pc, #216]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a35      	ldr	r2, [pc, #212]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002eea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ef0:	f7fe fa70 	bl	80013d4 <HAL_GetTick>
 8002ef4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ef6:	e009      	b.n	8002f0c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ef8:	f7fe fa6c 	bl	80013d4 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d902      	bls.n	8002f0c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	73fb      	strb	r3, [r7, #15]
        break;
 8002f0a:	e005      	b.n	8002f18 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1ef      	bne.n	8002ef8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f18:	7bfb      	ldrb	r3, [r7, #15]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d14a      	bne.n	8002fb4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d111      	bne.n	8002f48 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f24:	4b26      	ldr	r3, [pc, #152]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002f2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	6892      	ldr	r2, [r2, #8]
 8002f34:	0211      	lsls	r1, r2, #8
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	68d2      	ldr	r2, [r2, #12]
 8002f3a:	0912      	lsrs	r2, r2, #4
 8002f3c:	0452      	lsls	r2, r2, #17
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	491f      	ldr	r1, [pc, #124]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	614b      	str	r3, [r1, #20]
 8002f46:	e011      	b.n	8002f6c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f48:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f4a:	695b      	ldr	r3, [r3, #20]
 8002f4c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002f50:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6892      	ldr	r2, [r2, #8]
 8002f58:	0211      	lsls	r1, r2, #8
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6912      	ldr	r2, [r2, #16]
 8002f5e:	0852      	lsrs	r2, r2, #1
 8002f60:	3a01      	subs	r2, #1
 8002f62:	0652      	lsls	r2, r2, #25
 8002f64:	430a      	orrs	r2, r1
 8002f66:	4916      	ldr	r1, [pc, #88]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002f6c:	4b14      	ldr	r3, [pc, #80]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a13      	ldr	r2, [pc, #76]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f76:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7fe fa2c 	bl	80013d4 <HAL_GetTick>
 8002f7c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f7e:	e009      	b.n	8002f94 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f80:	f7fe fa28 	bl	80013d4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d902      	bls.n	8002f94 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	73fb      	strb	r3, [r7, #15]
          break;
 8002f92:	e005      	b.n	8002fa0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002f94:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0ef      	beq.n	8002f80 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fa8:	695a      	ldr	r2, [r3, #20]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	4904      	ldr	r1, [pc, #16]	@ (8002fc0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	40021000 	.word	0x40021000

08002fc4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e095      	b.n	8003102 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d108      	bne.n	8002ff0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002fe6:	d009      	beq.n	8002ffc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	61da      	str	r2, [r3, #28]
 8002fee:	e005      	b.n	8002ffc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f7fd ff4c 	bl	8000eb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003032:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800303c:	d902      	bls.n	8003044 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	e002      	b.n	800304a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003044:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003048:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003052:	d007      	beq.n	8003064 <HAL_SPI_Init+0xa0>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800305c:	d002      	beq.n	8003064 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003074:	431a      	orrs	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	f003 0301 	and.w	r3, r3, #1
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	69db      	ldr	r3, [r3, #28]
 8003098:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a6:	ea42 0103 	orr.w	r1, r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ae:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	0c1b      	lsrs	r3, r3, #16
 80030c0:	f003 0204 	and.w	r2, r3, #4
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	431a      	orrs	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030d2:	f003 0308 	and.w	r3, r3, #8
 80030d6:	431a      	orrs	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80030e0:	ea42 0103 	orr.w	r1, r2, r3
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800310a:	b580      	push	{r7, lr}
 800310c:	b088      	sub	sp, #32
 800310e:	af00      	add	r7, sp, #0
 8003110:	60f8      	str	r0, [r7, #12]
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	603b      	str	r3, [r7, #0]
 8003116:	4613      	mov	r3, r2
 8003118:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800311a:	f7fe f95b 	bl	80013d4 <HAL_GetTick>
 800311e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003120:	88fb      	ldrh	r3, [r7, #6]
 8003122:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b01      	cmp	r3, #1
 800312e:	d001      	beq.n	8003134 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003130:	2302      	movs	r3, #2
 8003132:	e15c      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_SPI_Transmit+0x36>
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e154      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800314a:	2b01      	cmp	r3, #1
 800314c:	d101      	bne.n	8003152 <HAL_SPI_Transmit+0x48>
 800314e:	2302      	movs	r3, #2
 8003150:	e14d      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2203      	movs	r2, #3
 800315e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	88fa      	ldrh	r2, [r7, #6]
 8003172:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	88fa      	ldrh	r2, [r7, #6]
 8003178:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031a4:	d10f      	bne.n	80031c6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d0:	2b40      	cmp	r3, #64	@ 0x40
 80031d2:	d007      	beq.n	80031e4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80031ec:	d952      	bls.n	8003294 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d002      	beq.n	80031fc <HAL_SPI_Transmit+0xf2>
 80031f6:	8b7b      	ldrh	r3, [r7, #26]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d145      	bne.n	8003288 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003200:	881a      	ldrh	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320c:	1c9a      	adds	r2, r3, #2
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003220:	e032      	b.n	8003288 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 0302 	and.w	r3, r3, #2
 800322c:	2b02      	cmp	r3, #2
 800322e:	d112      	bne.n	8003256 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003234:	881a      	ldrh	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003240:	1c9a      	adds	r2, r3, #2
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003254:	e018      	b.n	8003288 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003256:	f7fe f8bd 	bl	80013d4 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d803      	bhi.n	800326e <HAL_SPI_Transmit+0x164>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326c:	d102      	bne.n	8003274 <HAL_SPI_Transmit+0x16a>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d109      	bne.n	8003288 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e0b2      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1c7      	bne.n	8003222 <HAL_SPI_Transmit+0x118>
 8003292:	e083      	b.n	800339c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d002      	beq.n	80032a2 <HAL_SPI_Transmit+0x198>
 800329c:	8b7b      	ldrh	r3, [r7, #26]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d177      	bne.n	8003392 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d912      	bls.n	80032d2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b0:	881a      	ldrh	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032bc:	1c9a      	adds	r2, r3, #2
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	3b02      	subs	r3, #2
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80032d0:	e05f      	b.n	8003392 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	330c      	adds	r3, #12
 80032dc:	7812      	ldrb	r2, [r2, #0]
 80032de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e4:	1c5a      	adds	r2, r3, #1
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032ee:	b29b      	uxth	r3, r3
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80032f8:	e04b      	b.n	8003392 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b02      	cmp	r3, #2
 8003306:	d12b      	bne.n	8003360 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800330c:	b29b      	uxth	r3, r3
 800330e:	2b01      	cmp	r3, #1
 8003310:	d912      	bls.n	8003338 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	881a      	ldrh	r2, [r3, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003322:	1c9a      	adds	r2, r3, #2
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b02      	subs	r3, #2
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003336:	e02c      	b.n	8003392 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	330c      	adds	r3, #12
 8003342:	7812      	ldrb	r2, [r2, #0]
 8003344:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800334a:	1c5a      	adds	r2, r3, #1
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800335e:	e018      	b.n	8003392 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003360:	f7fe f838 	bl	80013d4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	683a      	ldr	r2, [r7, #0]
 800336c:	429a      	cmp	r2, r3
 800336e:	d803      	bhi.n	8003378 <HAL_SPI_Transmit+0x26e>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003376:	d102      	bne.n	800337e <HAL_SPI_Transmit+0x274>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d109      	bne.n	8003392 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e02d      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003396:	b29b      	uxth	r3, r3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d1ae      	bne.n	80032fa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800339c:	69fa      	ldr	r2, [r7, #28]
 800339e:	6839      	ldr	r1, [r7, #0]
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 fb65 	bl	8003a70 <SPI_EndRxTxTransaction>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d002      	beq.n	80033b2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2220      	movs	r2, #32
 80033b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10a      	bne.n	80033d0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033ba:	2300      	movs	r3, #0
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	617b      	str	r3, [r7, #20]
 80033ce:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80033ec:	2300      	movs	r3, #0
  }
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3720      	adds	r7, #32
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b08a      	sub	sp, #40	@ 0x28
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003404:	2301      	movs	r3, #1
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003408:	f7fd ffe4 	bl	80013d4 <HAL_GetTick>
 800340c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003414:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800341c:	887b      	ldrh	r3, [r7, #2]
 800341e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003420:	887b      	ldrh	r3, [r7, #2]
 8003422:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003424:	7ffb      	ldrb	r3, [r7, #31]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d00c      	beq.n	8003444 <HAL_SPI_TransmitReceive+0x4e>
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003430:	d106      	bne.n	8003440 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d102      	bne.n	8003440 <HAL_SPI_TransmitReceive+0x4a>
 800343a:	7ffb      	ldrb	r3, [r7, #31]
 800343c:	2b04      	cmp	r3, #4
 800343e:	d001      	beq.n	8003444 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003440:	2302      	movs	r3, #2
 8003442:	e1f3      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_SPI_TransmitReceive+0x60>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d002      	beq.n	8003456 <HAL_SPI_TransmitReceive+0x60>
 8003450:	887b      	ldrh	r3, [r7, #2]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e1e8      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003460:	2b01      	cmp	r3, #1
 8003462:	d101      	bne.n	8003468 <HAL_SPI_TransmitReceive+0x72>
 8003464:	2302      	movs	r3, #2
 8003466:	e1e1      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b04      	cmp	r3, #4
 800347a:	d003      	beq.n	8003484 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2205      	movs	r2, #5
 8003480:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2200      	movs	r2, #0
 8003488:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	887a      	ldrh	r2, [r7, #2]
 8003494:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	887a      	ldrh	r2, [r7, #2]
 800349c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	887a      	ldrh	r2, [r7, #2]
 80034aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034c6:	d802      	bhi.n	80034ce <HAL_SPI_TransmitReceive+0xd8>
 80034c8:	8abb      	ldrh	r3, [r7, #20]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d908      	bls.n	80034e0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	e007      	b.n	80034f0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80034ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034fa:	2b40      	cmp	r3, #64	@ 0x40
 80034fc:	d007      	beq.n	800350e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800350c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003516:	f240 8083 	bls.w	8003620 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d002      	beq.n	8003528 <HAL_SPI_TransmitReceive+0x132>
 8003522:	8afb      	ldrh	r3, [r7, #22]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d16f      	bne.n	8003608 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800352c:	881a      	ldrh	r2, [r3, #0]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	1c9a      	adds	r2, r3, #2
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003542:	b29b      	uxth	r3, r3
 8003544:	3b01      	subs	r3, #1
 8003546:	b29a      	uxth	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800354c:	e05c      	b.n	8003608 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b02      	cmp	r3, #2
 800355a:	d11b      	bne.n	8003594 <HAL_SPI_TransmitReceive+0x19e>
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d016      	beq.n	8003594 <HAL_SPI_TransmitReceive+0x19e>
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	2b01      	cmp	r3, #1
 800356a:	d113      	bne.n	8003594 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003570:	881a      	ldrh	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357c:	1c9a      	adds	r2, r3, #2
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d11c      	bne.n	80035dc <HAL_SPI_TransmitReceive+0x1e6>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d016      	beq.n	80035dc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	b292      	uxth	r2, r2
 80035ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c0:	1c9a      	adds	r2, r3, #2
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	3b01      	subs	r3, #1
 80035d0:	b29a      	uxth	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035d8:	2301      	movs	r3, #1
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035dc:	f7fd fefa 	bl	80013d4 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d80d      	bhi.n	8003608 <HAL_SPI_TransmitReceive+0x212>
 80035ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f2:	d009      	beq.n	8003608 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003604:	2303      	movs	r3, #3
 8003606:	e111      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	2b00      	cmp	r3, #0
 8003610:	d19d      	bne.n	800354e <HAL_SPI_TransmitReceive+0x158>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003618:	b29b      	uxth	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d197      	bne.n	800354e <HAL_SPI_TransmitReceive+0x158>
 800361e:	e0e5      	b.n	80037ec <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_SPI_TransmitReceive+0x23a>
 8003628:	8afb      	ldrh	r3, [r7, #22]
 800362a:	2b01      	cmp	r3, #1
 800362c:	f040 80d1 	bne.w	80037d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003634:	b29b      	uxth	r3, r3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d912      	bls.n	8003660 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800363e:	881a      	ldrh	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364a:	1c9a      	adds	r2, r3, #2
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003654:	b29b      	uxth	r3, r3
 8003656:	3b02      	subs	r3, #2
 8003658:	b29a      	uxth	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800365e:	e0b8      	b.n	80037d2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	330c      	adds	r3, #12
 800366a:	7812      	ldrb	r2, [r2, #0]
 800366c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800367c:	b29b      	uxth	r3, r3
 800367e:	3b01      	subs	r3, #1
 8003680:	b29a      	uxth	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003686:	e0a4      	b.n	80037d2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b02      	cmp	r3, #2
 8003694:	d134      	bne.n	8003700 <HAL_SPI_TransmitReceive+0x30a>
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d02f      	beq.n	8003700 <HAL_SPI_TransmitReceive+0x30a>
 80036a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d12c      	bne.n	8003700 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d912      	bls.n	80036d6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b4:	881a      	ldrh	r2, [r3, #0]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	1c9a      	adds	r2, r3, #2
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b02      	subs	r3, #2
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036d4:	e012      	b.n	80036fc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	330c      	adds	r3, #12
 80036e0:	7812      	ldrb	r2, [r2, #0]
 80036e2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e8:	1c5a      	adds	r2, r3, #1
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	3b01      	subs	r3, #1
 80036f6:	b29a      	uxth	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80036fc:	2300      	movs	r3, #0
 80036fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b01      	cmp	r3, #1
 800370c:	d148      	bne.n	80037a0 <HAL_SPI_TransmitReceive+0x3aa>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003714:	b29b      	uxth	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d042      	beq.n	80037a0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b01      	cmp	r3, #1
 8003724:	d923      	bls.n	800376e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003730:	b292      	uxth	r2, r2
 8003732:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	1c9a      	adds	r2, r3, #2
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003744:	b29b      	uxth	r3, r3
 8003746:	3b02      	subs	r3, #2
 8003748:	b29a      	uxth	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003756:	b29b      	uxth	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d81f      	bhi.n	800379c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800376a:	605a      	str	r2, [r3, #4]
 800376c:	e016      	b.n	800379c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f103 020c 	add.w	r2, r3, #12
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377a:	7812      	ldrb	r2, [r2, #0]
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003790:	b29b      	uxth	r3, r3
 8003792:	3b01      	subs	r3, #1
 8003794:	b29a      	uxth	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800379c:	2301      	movs	r3, #1
 800379e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80037a0:	f7fd fe18 	bl	80013d4 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d803      	bhi.n	80037b8 <HAL_SPI_TransmitReceive+0x3c2>
 80037b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b6:	d102      	bne.n	80037be <HAL_SPI_TransmitReceive+0x3c8>
 80037b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d109      	bne.n	80037d2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e02c      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	2b00      	cmp	r3, #0
 80037da:	f47f af55 	bne.w	8003688 <HAL_SPI_TransmitReceive+0x292>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	f47f af4e 	bne.w	8003688 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80037ec:	6a3a      	ldr	r2, [r7, #32]
 80037ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 f93d 	bl	8003a70 <SPI_EndRxTxTransaction>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d008      	beq.n	800380e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2220      	movs	r2, #32
 8003800:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e00e      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800382a:	2300      	movs	r3, #0
  }
}
 800382c:	4618      	mov	r0, r3
 800382e:	3728      	adds	r7, #40	@ 0x28
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}

08003834 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b088      	sub	sp, #32
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	4613      	mov	r3, r2
 8003842:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003844:	f7fd fdc6 	bl	80013d4 <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	4413      	add	r3, r2
 8003852:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003854:	f7fd fdbe 	bl	80013d4 <HAL_GetTick>
 8003858:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800385a:	4b39      	ldr	r3, [pc, #228]	@ (8003940 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	015b      	lsls	r3, r3, #5
 8003860:	0d1b      	lsrs	r3, r3, #20
 8003862:	69fa      	ldr	r2, [r7, #28]
 8003864:	fb02 f303 	mul.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800386a:	e054      	b.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003872:	d050      	beq.n	8003916 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003874:	f7fd fdae 	bl	80013d4 <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	69bb      	ldr	r3, [r7, #24]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	69fa      	ldr	r2, [r7, #28]
 8003880:	429a      	cmp	r2, r3
 8003882:	d902      	bls.n	800388a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d13d      	bne.n	8003906 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003898:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038a2:	d111      	bne.n	80038c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ac:	d004      	beq.n	80038b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80038b6:	d107      	bne.n	80038c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038d0:	d10f      	bne.n	80038f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80038f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e017      	b.n	8003936 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d101      	bne.n	8003910 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800390c:	2300      	movs	r3, #0
 800390e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	3b01      	subs	r3, #1
 8003914:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4013      	ands	r3, r2
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	429a      	cmp	r2, r3
 8003924:	bf0c      	ite	eq
 8003926:	2301      	moveq	r3, #1
 8003928:	2300      	movne	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	461a      	mov	r2, r3
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	429a      	cmp	r2, r3
 8003932:	d19b      	bne.n	800386c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3720      	adds	r7, #32
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000000 	.word	0x20000000

08003944 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b08a      	sub	sp, #40	@ 0x28
 8003948:	af00      	add	r7, sp, #0
 800394a:	60f8      	str	r0, [r7, #12]
 800394c:	60b9      	str	r1, [r7, #8]
 800394e:	607a      	str	r2, [r7, #4]
 8003950:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003952:	2300      	movs	r3, #0
 8003954:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003956:	f7fd fd3d 	bl	80013d4 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	4413      	add	r3, r2
 8003964:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003966:	f7fd fd35 	bl	80013d4 <HAL_GetTick>
 800396a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003974:	4b3d      	ldr	r3, [pc, #244]	@ (8003a6c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4613      	mov	r3, r2
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	00da      	lsls	r2, r3, #3
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	0d1b      	lsrs	r3, r3, #20
 8003984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003986:	fb02 f303 	mul.w	r3, r2, r3
 800398a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800398c:	e060      	b.n	8003a50 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003994:	d107      	bne.n	80039a6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d104      	bne.n	80039a6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800399c:	69fb      	ldr	r3, [r7, #28]
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80039a4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ac:	d050      	beq.n	8003a50 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80039ae:	f7fd fd11 	bl	80013d4 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	6a3b      	ldr	r3, [r7, #32]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d902      	bls.n	80039c4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80039be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d13d      	bne.n	8003a40 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80039d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039dc:	d111      	bne.n	8003a02 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039e6:	d004      	beq.n	80039f2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f0:	d107      	bne.n	8003a02 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a0a:	d10f      	bne.n	8003a2c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003a3c:	2303      	movs	r3, #3
 8003a3e:	e010      	b.n	8003a62 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	3b01      	subs	r3, #1
 8003a4e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	687a      	ldr	r2, [r7, #4]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d196      	bne.n	800398e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3728      	adds	r7, #40	@ 0x28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20000000 	.word	0x20000000

08003a70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b086      	sub	sp, #24
 8003a74:	af02      	add	r7, sp, #8
 8003a76:	60f8      	str	r0, [r7, #12]
 8003a78:	60b9      	str	r1, [r7, #8]
 8003a7a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f7ff ff5b 	bl	8003944 <SPI_WaitFifoStateUntilTimeout>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d007      	beq.n	8003aa4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a98:	f043 0220 	orr.w	r2, r3, #32
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e027      	b.n	8003af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	2180      	movs	r1, #128	@ 0x80
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7ff fec0 	bl	8003834 <SPI_WaitFlagStateUntilTimeout>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d007      	beq.n	8003aca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003abe:	f043 0220 	orr.w	r2, r3, #32
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e014      	b.n	8003af4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f7ff ff34 	bl	8003944 <SPI_WaitFifoStateUntilTimeout>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d007      	beq.n	8003af2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae6:	f043 0220 	orr.w	r2, r3, #32
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e000      	b.n	8003af4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	3710      	adds	r7, #16
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e040      	b.n	8003b90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d106      	bne.n	8003b24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f7fd fb62 	bl	80011e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2224      	movs	r2, #36	@ 0x24
 8003b28:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0201 	bic.w	r2, r2, #1
 8003b38:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d002      	beq.n	8003b48 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fb6a 	bl	800421c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f8af 	bl	8003cac <UART_SetConfig>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d101      	bne.n	8003b58 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e01b      	b.n	8003b90 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fbe9 	bl	8004360 <UART_CheckIdleState>
 8003b8e:	4603      	mov	r3, r0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08a      	sub	sp, #40	@ 0x28
 8003b9c:	af02      	add	r7, sp, #8
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bac:	2b20      	cmp	r3, #32
 8003bae:	d177      	bne.n	8003ca0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <HAL_UART_Transmit+0x24>
 8003bb6:	88fb      	ldrh	r3, [r7, #6]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e070      	b.n	8003ca2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2221      	movs	r2, #33	@ 0x21
 8003bcc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bce:	f7fd fc01 	bl	80013d4 <HAL_GetTick>
 8003bd2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	88fa      	ldrh	r2, [r7, #6]
 8003bd8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	88fa      	ldrh	r2, [r7, #6]
 8003be0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bec:	d108      	bne.n	8003c00 <HAL_UART_Transmit+0x68>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d104      	bne.n	8003c00 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	61bb      	str	r3, [r7, #24]
 8003bfe:	e003      	b.n	8003c08 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c00:	68bb      	ldr	r3, [r7, #8]
 8003c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c08:	e02f      	b.n	8003c6a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	9300      	str	r3, [sp, #0]
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	2200      	movs	r2, #0
 8003c12:	2180      	movs	r1, #128	@ 0x80
 8003c14:	68f8      	ldr	r0, [r7, #12]
 8003c16:	f000 fc4b 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d004      	beq.n	8003c2a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e03b      	b.n	8003ca2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10b      	bne.n	8003c48 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	881a      	ldrh	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c3c:	b292      	uxth	r2, r2
 8003c3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c40:	69bb      	ldr	r3, [r7, #24]
 8003c42:	3302      	adds	r3, #2
 8003c44:	61bb      	str	r3, [r7, #24]
 8003c46:	e007      	b.n	8003c58 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	781a      	ldrb	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	3301      	adds	r3, #1
 8003c56:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1c9      	bne.n	8003c0a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	2140      	movs	r1, #64	@ 0x40
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fc15 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d004      	beq.n	8003c96 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2220      	movs	r2, #32
 8003c90:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e005      	b.n	8003ca2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2220      	movs	r2, #32
 8003c9a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e000      	b.n	8003ca2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003ca0:	2302      	movs	r3, #2
  }
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3720      	adds	r7, #32
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
	...

08003cac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cb0:	b08a      	sub	sp, #40	@ 0x28
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	695b      	ldr	r3, [r3, #20]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	4ba4      	ldr	r3, [pc, #656]	@ (8003f6c <UART_SetConfig+0x2c0>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	68fa      	ldr	r2, [r7, #12]
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	699b      	ldr	r3, [r3, #24]
 8003d02:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a99      	ldr	r2, [pc, #612]	@ (8003f70 <UART_SetConfig+0x2c4>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d004      	beq.n	8003d18 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d14:	4313      	orrs	r3, r2
 8003d16:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a90      	ldr	r2, [pc, #576]	@ (8003f74 <UART_SetConfig+0x2c8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d126      	bne.n	8003d84 <UART_SetConfig+0xd8>
 8003d36:	4b90      	ldr	r3, [pc, #576]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d81b      	bhi.n	8003d7c <UART_SetConfig+0xd0>
 8003d44:	a201      	add	r2, pc, #4	@ (adr r2, 8003d4c <UART_SetConfig+0xa0>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d5d 	.word	0x08003d5d
 8003d50:	08003d6d 	.word	0x08003d6d
 8003d54:	08003d65 	.word	0x08003d65
 8003d58:	08003d75 	.word	0x08003d75
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d62:	e116      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003d64:	2302      	movs	r3, #2
 8003d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d6a:	e112      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003d6c:	2304      	movs	r3, #4
 8003d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d72:	e10e      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003d74:	2308      	movs	r3, #8
 8003d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d7a:	e10a      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003d7c:	2310      	movs	r3, #16
 8003d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d82:	e106      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a7c      	ldr	r2, [pc, #496]	@ (8003f7c <UART_SetConfig+0x2d0>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d138      	bne.n	8003e00 <UART_SetConfig+0x154>
 8003d8e:	4b7a      	ldr	r3, [pc, #488]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d94:	f003 030c 	and.w	r3, r3, #12
 8003d98:	2b0c      	cmp	r3, #12
 8003d9a:	d82d      	bhi.n	8003df8 <UART_SetConfig+0x14c>
 8003d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8003da4 <UART_SetConfig+0xf8>)
 8003d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da2:	bf00      	nop
 8003da4:	08003dd9 	.word	0x08003dd9
 8003da8:	08003df9 	.word	0x08003df9
 8003dac:	08003df9 	.word	0x08003df9
 8003db0:	08003df9 	.word	0x08003df9
 8003db4:	08003de9 	.word	0x08003de9
 8003db8:	08003df9 	.word	0x08003df9
 8003dbc:	08003df9 	.word	0x08003df9
 8003dc0:	08003df9 	.word	0x08003df9
 8003dc4:	08003de1 	.word	0x08003de1
 8003dc8:	08003df9 	.word	0x08003df9
 8003dcc:	08003df9 	.word	0x08003df9
 8003dd0:	08003df9 	.word	0x08003df9
 8003dd4:	08003df1 	.word	0x08003df1
 8003dd8:	2300      	movs	r3, #0
 8003dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dde:	e0d8      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003de0:	2302      	movs	r3, #2
 8003de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003de6:	e0d4      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003de8:	2304      	movs	r3, #4
 8003dea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dee:	e0d0      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003df0:	2308      	movs	r3, #8
 8003df2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003df6:	e0cc      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003df8:	2310      	movs	r3, #16
 8003dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003dfe:	e0c8      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a5e      	ldr	r2, [pc, #376]	@ (8003f80 <UART_SetConfig+0x2d4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d125      	bne.n	8003e56 <UART_SetConfig+0x1aa>
 8003e0a:	4b5b      	ldr	r3, [pc, #364]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e10:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e14:	2b30      	cmp	r3, #48	@ 0x30
 8003e16:	d016      	beq.n	8003e46 <UART_SetConfig+0x19a>
 8003e18:	2b30      	cmp	r3, #48	@ 0x30
 8003e1a:	d818      	bhi.n	8003e4e <UART_SetConfig+0x1a2>
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d00a      	beq.n	8003e36 <UART_SetConfig+0x18a>
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d814      	bhi.n	8003e4e <UART_SetConfig+0x1a2>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <UART_SetConfig+0x182>
 8003e28:	2b10      	cmp	r3, #16
 8003e2a:	d008      	beq.n	8003e3e <UART_SetConfig+0x192>
 8003e2c:	e00f      	b.n	8003e4e <UART_SetConfig+0x1a2>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e34:	e0ad      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e36:	2302      	movs	r3, #2
 8003e38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e3c:	e0a9      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e3e:	2304      	movs	r3, #4
 8003e40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e44:	e0a5      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e46:	2308      	movs	r3, #8
 8003e48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e4c:	e0a1      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e4e:	2310      	movs	r3, #16
 8003e50:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e54:	e09d      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a4a      	ldr	r2, [pc, #296]	@ (8003f84 <UART_SetConfig+0x2d8>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d125      	bne.n	8003eac <UART_SetConfig+0x200>
 8003e60:	4b45      	ldr	r3, [pc, #276]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003e6a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e6c:	d016      	beq.n	8003e9c <UART_SetConfig+0x1f0>
 8003e6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e70:	d818      	bhi.n	8003ea4 <UART_SetConfig+0x1f8>
 8003e72:	2b80      	cmp	r3, #128	@ 0x80
 8003e74:	d00a      	beq.n	8003e8c <UART_SetConfig+0x1e0>
 8003e76:	2b80      	cmp	r3, #128	@ 0x80
 8003e78:	d814      	bhi.n	8003ea4 <UART_SetConfig+0x1f8>
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <UART_SetConfig+0x1d8>
 8003e7e:	2b40      	cmp	r3, #64	@ 0x40
 8003e80:	d008      	beq.n	8003e94 <UART_SetConfig+0x1e8>
 8003e82:	e00f      	b.n	8003ea4 <UART_SetConfig+0x1f8>
 8003e84:	2300      	movs	r3, #0
 8003e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e8a:	e082      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e8c:	2302      	movs	r3, #2
 8003e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e92:	e07e      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e94:	2304      	movs	r3, #4
 8003e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e9a:	e07a      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003e9c:	2308      	movs	r3, #8
 8003e9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ea2:	e076      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003ea4:	2310      	movs	r3, #16
 8003ea6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eaa:	e072      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a35      	ldr	r2, [pc, #212]	@ (8003f88 <UART_SetConfig+0x2dc>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d12a      	bne.n	8003f0c <UART_SetConfig+0x260>
 8003eb6:	4b30      	ldr	r3, [pc, #192]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ebc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ec0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ec4:	d01a      	beq.n	8003efc <UART_SetConfig+0x250>
 8003ec6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003eca:	d81b      	bhi.n	8003f04 <UART_SetConfig+0x258>
 8003ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ed0:	d00c      	beq.n	8003eec <UART_SetConfig+0x240>
 8003ed2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ed6:	d815      	bhi.n	8003f04 <UART_SetConfig+0x258>
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d003      	beq.n	8003ee4 <UART_SetConfig+0x238>
 8003edc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee0:	d008      	beq.n	8003ef4 <UART_SetConfig+0x248>
 8003ee2:	e00f      	b.n	8003f04 <UART_SetConfig+0x258>
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003eea:	e052      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003eec:	2302      	movs	r3, #2
 8003eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ef2:	e04e      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003ef4:	2304      	movs	r3, #4
 8003ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003efa:	e04a      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003efc:	2308      	movs	r3, #8
 8003efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f02:	e046      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f04:	2310      	movs	r3, #16
 8003f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f0a:	e042      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a17      	ldr	r2, [pc, #92]	@ (8003f70 <UART_SetConfig+0x2c4>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d13a      	bne.n	8003f8c <UART_SetConfig+0x2e0>
 8003f16:	4b18      	ldr	r3, [pc, #96]	@ (8003f78 <UART_SetConfig+0x2cc>)
 8003f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f20:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f24:	d01a      	beq.n	8003f5c <UART_SetConfig+0x2b0>
 8003f26:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f2a:	d81b      	bhi.n	8003f64 <UART_SetConfig+0x2b8>
 8003f2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f30:	d00c      	beq.n	8003f4c <UART_SetConfig+0x2a0>
 8003f32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f36:	d815      	bhi.n	8003f64 <UART_SetConfig+0x2b8>
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <UART_SetConfig+0x298>
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f40:	d008      	beq.n	8003f54 <UART_SetConfig+0x2a8>
 8003f42:	e00f      	b.n	8003f64 <UART_SetConfig+0x2b8>
 8003f44:	2300      	movs	r3, #0
 8003f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f4a:	e022      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f4c:	2302      	movs	r3, #2
 8003f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f52:	e01e      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f54:	2304      	movs	r3, #4
 8003f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f5a:	e01a      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f5c:	2308      	movs	r3, #8
 8003f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f62:	e016      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f64:	2310      	movs	r3, #16
 8003f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003f6a:	e012      	b.n	8003f92 <UART_SetConfig+0x2e6>
 8003f6c:	efff69f3 	.word	0xefff69f3
 8003f70:	40008000 	.word	0x40008000
 8003f74:	40013800 	.word	0x40013800
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	40004400 	.word	0x40004400
 8003f80:	40004800 	.word	0x40004800
 8003f84:	40004c00 	.word	0x40004c00
 8003f88:	40005000 	.word	0x40005000
 8003f8c:	2310      	movs	r3, #16
 8003f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a9f      	ldr	r2, [pc, #636]	@ (8004214 <UART_SetConfig+0x568>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d17a      	bne.n	8004092 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003f9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d824      	bhi.n	8003fee <UART_SetConfig+0x342>
 8003fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8003fac <UART_SetConfig+0x300>)
 8003fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003faa:	bf00      	nop
 8003fac:	08003fd1 	.word	0x08003fd1
 8003fb0:	08003fef 	.word	0x08003fef
 8003fb4:	08003fd9 	.word	0x08003fd9
 8003fb8:	08003fef 	.word	0x08003fef
 8003fbc:	08003fdf 	.word	0x08003fdf
 8003fc0:	08003fef 	.word	0x08003fef
 8003fc4:	08003fef 	.word	0x08003fef
 8003fc8:	08003fef 	.word	0x08003fef
 8003fcc:	08003fe7 	.word	0x08003fe7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fd0:	f7fe fab0 	bl	8002534 <HAL_RCC_GetPCLK1Freq>
 8003fd4:	61f8      	str	r0, [r7, #28]
        break;
 8003fd6:	e010      	b.n	8003ffa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fd8:	4b8f      	ldr	r3, [pc, #572]	@ (8004218 <UART_SetConfig+0x56c>)
 8003fda:	61fb      	str	r3, [r7, #28]
        break;
 8003fdc:	e00d      	b.n	8003ffa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fde:	f7fe fa11 	bl	8002404 <HAL_RCC_GetSysClockFreq>
 8003fe2:	61f8      	str	r0, [r7, #28]
        break;
 8003fe4:	e009      	b.n	8003ffa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fe6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fea:	61fb      	str	r3, [r7, #28]
        break;
 8003fec:	e005      	b.n	8003ffa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ff8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80fb 	beq.w	80041f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	4413      	add	r3, r2
 800400c:	69fa      	ldr	r2, [r7, #28]
 800400e:	429a      	cmp	r2, r3
 8004010:	d305      	bcc.n	800401e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004018:	69fa      	ldr	r2, [r7, #28]
 800401a:	429a      	cmp	r2, r3
 800401c:	d903      	bls.n	8004026 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004024:	e0e8      	b.n	80041f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	2200      	movs	r2, #0
 800402a:	461c      	mov	r4, r3
 800402c:	4615      	mov	r5, r2
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	022b      	lsls	r3, r5, #8
 8004038:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800403c:	0222      	lsls	r2, r4, #8
 800403e:	68f9      	ldr	r1, [r7, #12]
 8004040:	6849      	ldr	r1, [r1, #4]
 8004042:	0849      	lsrs	r1, r1, #1
 8004044:	2000      	movs	r0, #0
 8004046:	4688      	mov	r8, r1
 8004048:	4681      	mov	r9, r0
 800404a:	eb12 0a08 	adds.w	sl, r2, r8
 800404e:	eb43 0b09 	adc.w	fp, r3, r9
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	603b      	str	r3, [r7, #0]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004060:	4650      	mov	r0, sl
 8004062:	4659      	mov	r1, fp
 8004064:	f7fc fac0 	bl	80005e8 <__aeabi_uldivmod>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4613      	mov	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004076:	d308      	bcc.n	800408a <UART_SetConfig+0x3de>
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800407e:	d204      	bcs.n	800408a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	60da      	str	r2, [r3, #12]
 8004088:	e0b6      	b.n	80041f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004090:	e0b2      	b.n	80041f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800409a:	d15e      	bne.n	800415a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800409c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040a0:	2b08      	cmp	r3, #8
 80040a2:	d828      	bhi.n	80040f6 <UART_SetConfig+0x44a>
 80040a4:	a201      	add	r2, pc, #4	@ (adr r2, 80040ac <UART_SetConfig+0x400>)
 80040a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040aa:	bf00      	nop
 80040ac:	080040d1 	.word	0x080040d1
 80040b0:	080040d9 	.word	0x080040d9
 80040b4:	080040e1 	.word	0x080040e1
 80040b8:	080040f7 	.word	0x080040f7
 80040bc:	080040e7 	.word	0x080040e7
 80040c0:	080040f7 	.word	0x080040f7
 80040c4:	080040f7 	.word	0x080040f7
 80040c8:	080040f7 	.word	0x080040f7
 80040cc:	080040ef 	.word	0x080040ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040d0:	f7fe fa30 	bl	8002534 <HAL_RCC_GetPCLK1Freq>
 80040d4:	61f8      	str	r0, [r7, #28]
        break;
 80040d6:	e014      	b.n	8004102 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040d8:	f7fe fa42 	bl	8002560 <HAL_RCC_GetPCLK2Freq>
 80040dc:	61f8      	str	r0, [r7, #28]
        break;
 80040de:	e010      	b.n	8004102 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004218 <UART_SetConfig+0x56c>)
 80040e2:	61fb      	str	r3, [r7, #28]
        break;
 80040e4:	e00d      	b.n	8004102 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e6:	f7fe f98d 	bl	8002404 <HAL_RCC_GetSysClockFreq>
 80040ea:	61f8      	str	r0, [r7, #28]
        break;
 80040ec:	e009      	b.n	8004102 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040f2:	61fb      	str	r3, [r7, #28]
        break;
 80040f4:	e005      	b.n	8004102 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004100:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d077      	beq.n	80041f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	005a      	lsls	r2, r3, #1
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	085b      	lsrs	r3, r3, #1
 8004112:	441a      	add	r2, r3
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	fbb2 f3f3 	udiv	r3, r2, r3
 800411c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	2b0f      	cmp	r3, #15
 8004122:	d916      	bls.n	8004152 <UART_SetConfig+0x4a6>
 8004124:	69bb      	ldr	r3, [r7, #24]
 8004126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800412a:	d212      	bcs.n	8004152 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	b29b      	uxth	r3, r3
 8004130:	f023 030f 	bic.w	r3, r3, #15
 8004134:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	085b      	lsrs	r3, r3, #1
 800413a:	b29b      	uxth	r3, r3
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	b29a      	uxth	r2, r3
 8004142:	8afb      	ldrh	r3, [r7, #22]
 8004144:	4313      	orrs	r3, r2
 8004146:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	8afa      	ldrh	r2, [r7, #22]
 800414e:	60da      	str	r2, [r3, #12]
 8004150:	e052      	b.n	80041f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004158:	e04e      	b.n	80041f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800415a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800415e:	2b08      	cmp	r3, #8
 8004160:	d827      	bhi.n	80041b2 <UART_SetConfig+0x506>
 8004162:	a201      	add	r2, pc, #4	@ (adr r2, 8004168 <UART_SetConfig+0x4bc>)
 8004164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004168:	0800418d 	.word	0x0800418d
 800416c:	08004195 	.word	0x08004195
 8004170:	0800419d 	.word	0x0800419d
 8004174:	080041b3 	.word	0x080041b3
 8004178:	080041a3 	.word	0x080041a3
 800417c:	080041b3 	.word	0x080041b3
 8004180:	080041b3 	.word	0x080041b3
 8004184:	080041b3 	.word	0x080041b3
 8004188:	080041ab 	.word	0x080041ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800418c:	f7fe f9d2 	bl	8002534 <HAL_RCC_GetPCLK1Freq>
 8004190:	61f8      	str	r0, [r7, #28]
        break;
 8004192:	e014      	b.n	80041be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004194:	f7fe f9e4 	bl	8002560 <HAL_RCC_GetPCLK2Freq>
 8004198:	61f8      	str	r0, [r7, #28]
        break;
 800419a:	e010      	b.n	80041be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800419c:	4b1e      	ldr	r3, [pc, #120]	@ (8004218 <UART_SetConfig+0x56c>)
 800419e:	61fb      	str	r3, [r7, #28]
        break;
 80041a0:	e00d      	b.n	80041be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041a2:	f7fe f92f 	bl	8002404 <HAL_RCC_GetSysClockFreq>
 80041a6:	61f8      	str	r0, [r7, #28]
        break;
 80041a8:	e009      	b.n	80041be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041ae:	61fb      	str	r3, [r7, #28]
        break;
 80041b0:	e005      	b.n	80041be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80041b2:	2300      	movs	r3, #0
 80041b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80041bc:	bf00      	nop
    }

    if (pclk != 0U)
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d019      	beq.n	80041f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	085a      	lsrs	r2, r3, #1
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	441a      	add	r2, r3
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	2b0f      	cmp	r3, #15
 80041dc:	d909      	bls.n	80041f2 <UART_SetConfig+0x546>
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e4:	d205      	bcs.n	80041f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	60da      	str	r2, [r3, #12]
 80041f0:	e002      	b.n	80041f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2200      	movs	r2, #0
 80041fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2200      	movs	r2, #0
 8004202:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004204:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004208:	4618      	mov	r0, r3
 800420a:	3728      	adds	r7, #40	@ 0x28
 800420c:	46bd      	mov	sp, r7
 800420e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004212:	bf00      	nop
 8004214:	40008000 	.word	0x40008000
 8004218:	00f42400 	.word	0x00f42400

0800421c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00a      	beq.n	8004246 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	430a      	orrs	r2, r1
 8004244:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00a      	beq.n	8004268 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	430a      	orrs	r2, r1
 8004266:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00a      	beq.n	800428a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	430a      	orrs	r2, r1
 8004288:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428e:	f003 0304 	and.w	r3, r3, #4
 8004292:	2b00      	cmp	r3, #0
 8004294:	d00a      	beq.n	80042ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	430a      	orrs	r2, r1
 80042aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	f003 0320 	and.w	r3, r3, #32
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01a      	beq.n	8004332 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800431a:	d10a      	bne.n	8004332 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	430a      	orrs	r2, r1
 8004330:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800433a:	2b00      	cmp	r3, #0
 800433c:	d00a      	beq.n	8004354 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	430a      	orrs	r2, r1
 8004352:	605a      	str	r2, [r3, #4]
  }
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435e:	4770      	bx	lr

08004360 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b098      	sub	sp, #96	@ 0x60
 8004364:	af02      	add	r7, sp, #8
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004370:	f7fd f830 	bl	80013d4 <HAL_GetTick>
 8004374:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	2b08      	cmp	r3, #8
 8004382:	d12e      	bne.n	80043e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004384:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438c:	2200      	movs	r2, #0
 800438e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f88c 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d021      	beq.n	80043e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a6:	e853 3f00 	ldrex	r3, [r3]
 80043aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	461a      	mov	r2, r3
 80043ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80043be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043c4:	e841 2300 	strex	r3, r2, [r1]
 80043c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1e6      	bne.n	800439e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2220      	movs	r2, #32
 80043d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e062      	b.n	80044a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d149      	bne.n	8004484 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043f8:	2200      	movs	r2, #0
 80043fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f856 	bl	80044b0 <UART_WaitOnFlagUntilTimeout>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d03c      	beq.n	8004484 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	623b      	str	r3, [r7, #32]
   return(result);
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800441e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	461a      	mov	r2, r3
 8004426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004428:	633b      	str	r3, [r7, #48]	@ 0x30
 800442a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800442c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800442e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004430:	e841 2300 	strex	r3, r2, [r1]
 8004434:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1e6      	bne.n	800440a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	3308      	adds	r3, #8
 8004442:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	e853 3f00 	ldrex	r3, [r3]
 800444a:	60fb      	str	r3, [r7, #12]
   return(result);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0301 	bic.w	r3, r3, #1
 8004452:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3308      	adds	r3, #8
 800445a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800445c:	61fa      	str	r2, [r7, #28]
 800445e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004460:	69b9      	ldr	r1, [r7, #24]
 8004462:	69fa      	ldr	r2, [r7, #28]
 8004464:	e841 2300 	strex	r3, r2, [r1]
 8004468:	617b      	str	r3, [r7, #20]
   return(result);
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1e5      	bne.n	800443c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2220      	movs	r2, #32
 8004474:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e011      	b.n	80044a8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2220      	movs	r2, #32
 8004488:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2220      	movs	r2, #32
 800448e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3758      	adds	r7, #88	@ 0x58
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	603b      	str	r3, [r7, #0]
 80044bc:	4613      	mov	r3, r2
 80044be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044c0:	e04f      	b.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c8:	d04b      	beq.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044ca:	f7fc ff83 	bl	80013d4 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d302      	bcc.n	80044e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d101      	bne.n	80044e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e04e      	b.n	8004582 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0304 	and.w	r3, r3, #4
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d037      	beq.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b80      	cmp	r3, #128	@ 0x80
 80044f6:	d034      	beq.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2b40      	cmp	r3, #64	@ 0x40
 80044fc:	d031      	beq.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b08      	cmp	r3, #8
 800450a:	d110      	bne.n	800452e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2208      	movs	r2, #8
 8004512:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 f838 	bl	800458a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2208      	movs	r2, #8
 800451e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e029      	b.n	8004582 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800453c:	d111      	bne.n	8004562 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004546:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f000 f81e 	bl	800458a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2220      	movs	r2, #32
 8004552:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e00f      	b.n	8004582 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69da      	ldr	r2, [r3, #28]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	4013      	ands	r3, r2
 800456c:	68ba      	ldr	r2, [r7, #8]
 800456e:	429a      	cmp	r2, r3
 8004570:	bf0c      	ite	eq
 8004572:	2301      	moveq	r3, #1
 8004574:	2300      	movne	r3, #0
 8004576:	b2db      	uxtb	r3, r3
 8004578:	461a      	mov	r2, r3
 800457a:	79fb      	ldrb	r3, [r7, #7]
 800457c:	429a      	cmp	r2, r3
 800457e:	d0a0      	beq.n	80044c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004580:	2300      	movs	r3, #0
}
 8004582:	4618      	mov	r0, r3
 8004584:	3710      	adds	r7, #16
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800458a:	b480      	push	{r7}
 800458c:	b095      	sub	sp, #84	@ 0x54
 800458e:	af00      	add	r7, sp, #0
 8004590:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800459a:	e853 3f00 	ldrex	r3, [r3]
 800459e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80045b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045b8:	e841 2300 	strex	r3, r2, [r1]
 80045bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1e6      	bne.n	8004592 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	3308      	adds	r3, #8
 80045ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045cc:	6a3b      	ldr	r3, [r7, #32]
 80045ce:	e853 3f00 	ldrex	r3, [r3]
 80045d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f023 0301 	bic.w	r3, r3, #1
 80045da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	3308      	adds	r3, #8
 80045e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80045ec:	e841 2300 	strex	r3, r2, [r1]
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80045f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d1e5      	bne.n	80045c4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d118      	bne.n	8004632 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	60bb      	str	r3, [r7, #8]
   return(result);
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	f023 0310 	bic.w	r3, r3, #16
 8004614:	647b      	str	r3, [r7, #68]	@ 0x44
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	461a      	mov	r2, r3
 800461c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800461e:	61bb      	str	r3, [r7, #24]
 8004620:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004622:	6979      	ldr	r1, [r7, #20]
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	e841 2300 	strex	r3, r2, [r1]
 800462a:	613b      	str	r3, [r7, #16]
   return(result);
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1e6      	bne.n	8004600 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2220      	movs	r2, #32
 8004636:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004646:	bf00      	nop
 8004648:	3754      	adds	r7, #84	@ 0x54
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
	...

08004654 <std>:
 8004654:	2300      	movs	r3, #0
 8004656:	b510      	push	{r4, lr}
 8004658:	4604      	mov	r4, r0
 800465a:	e9c0 3300 	strd	r3, r3, [r0]
 800465e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004662:	6083      	str	r3, [r0, #8]
 8004664:	8181      	strh	r1, [r0, #12]
 8004666:	6643      	str	r3, [r0, #100]	@ 0x64
 8004668:	81c2      	strh	r2, [r0, #14]
 800466a:	6183      	str	r3, [r0, #24]
 800466c:	4619      	mov	r1, r3
 800466e:	2208      	movs	r2, #8
 8004670:	305c      	adds	r0, #92	@ 0x5c
 8004672:	f000 f906 	bl	8004882 <memset>
 8004676:	4b0d      	ldr	r3, [pc, #52]	@ (80046ac <std+0x58>)
 8004678:	6263      	str	r3, [r4, #36]	@ 0x24
 800467a:	4b0d      	ldr	r3, [pc, #52]	@ (80046b0 <std+0x5c>)
 800467c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800467e:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <std+0x60>)
 8004680:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004682:	4b0d      	ldr	r3, [pc, #52]	@ (80046b8 <std+0x64>)
 8004684:	6323      	str	r3, [r4, #48]	@ 0x30
 8004686:	4b0d      	ldr	r3, [pc, #52]	@ (80046bc <std+0x68>)
 8004688:	6224      	str	r4, [r4, #32]
 800468a:	429c      	cmp	r4, r3
 800468c:	d006      	beq.n	800469c <std+0x48>
 800468e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004692:	4294      	cmp	r4, r2
 8004694:	d002      	beq.n	800469c <std+0x48>
 8004696:	33d0      	adds	r3, #208	@ 0xd0
 8004698:	429c      	cmp	r4, r3
 800469a:	d105      	bne.n	80046a8 <std+0x54>
 800469c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046a4:	f000 b966 	b.w	8004974 <__retarget_lock_init_recursive>
 80046a8:	bd10      	pop	{r4, pc}
 80046aa:	bf00      	nop
 80046ac:	080047fd 	.word	0x080047fd
 80046b0:	0800481f 	.word	0x0800481f
 80046b4:	08004857 	.word	0x08004857
 80046b8:	0800487b 	.word	0x0800487b
 80046bc:	20000178 	.word	0x20000178

080046c0 <stdio_exit_handler>:
 80046c0:	4a02      	ldr	r2, [pc, #8]	@ (80046cc <stdio_exit_handler+0xc>)
 80046c2:	4903      	ldr	r1, [pc, #12]	@ (80046d0 <stdio_exit_handler+0x10>)
 80046c4:	4803      	ldr	r0, [pc, #12]	@ (80046d4 <stdio_exit_handler+0x14>)
 80046c6:	f000 b869 	b.w	800479c <_fwalk_sglue>
 80046ca:	bf00      	nop
 80046cc:	2000000c 	.word	0x2000000c
 80046d0:	08005211 	.word	0x08005211
 80046d4:	2000001c 	.word	0x2000001c

080046d8 <cleanup_stdio>:
 80046d8:	6841      	ldr	r1, [r0, #4]
 80046da:	4b0c      	ldr	r3, [pc, #48]	@ (800470c <cleanup_stdio+0x34>)
 80046dc:	4299      	cmp	r1, r3
 80046de:	b510      	push	{r4, lr}
 80046e0:	4604      	mov	r4, r0
 80046e2:	d001      	beq.n	80046e8 <cleanup_stdio+0x10>
 80046e4:	f000 fd94 	bl	8005210 <_fflush_r>
 80046e8:	68a1      	ldr	r1, [r4, #8]
 80046ea:	4b09      	ldr	r3, [pc, #36]	@ (8004710 <cleanup_stdio+0x38>)
 80046ec:	4299      	cmp	r1, r3
 80046ee:	d002      	beq.n	80046f6 <cleanup_stdio+0x1e>
 80046f0:	4620      	mov	r0, r4
 80046f2:	f000 fd8d 	bl	8005210 <_fflush_r>
 80046f6:	68e1      	ldr	r1, [r4, #12]
 80046f8:	4b06      	ldr	r3, [pc, #24]	@ (8004714 <cleanup_stdio+0x3c>)
 80046fa:	4299      	cmp	r1, r3
 80046fc:	d004      	beq.n	8004708 <cleanup_stdio+0x30>
 80046fe:	4620      	mov	r0, r4
 8004700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004704:	f000 bd84 	b.w	8005210 <_fflush_r>
 8004708:	bd10      	pop	{r4, pc}
 800470a:	bf00      	nop
 800470c:	20000178 	.word	0x20000178
 8004710:	200001e0 	.word	0x200001e0
 8004714:	20000248 	.word	0x20000248

08004718 <global_stdio_init.part.0>:
 8004718:	b510      	push	{r4, lr}
 800471a:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <global_stdio_init.part.0+0x30>)
 800471c:	4c0b      	ldr	r4, [pc, #44]	@ (800474c <global_stdio_init.part.0+0x34>)
 800471e:	4a0c      	ldr	r2, [pc, #48]	@ (8004750 <global_stdio_init.part.0+0x38>)
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	4620      	mov	r0, r4
 8004724:	2200      	movs	r2, #0
 8004726:	2104      	movs	r1, #4
 8004728:	f7ff ff94 	bl	8004654 <std>
 800472c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004730:	2201      	movs	r2, #1
 8004732:	2109      	movs	r1, #9
 8004734:	f7ff ff8e 	bl	8004654 <std>
 8004738:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800473c:	2202      	movs	r2, #2
 800473e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004742:	2112      	movs	r1, #18
 8004744:	f7ff bf86 	b.w	8004654 <std>
 8004748:	200002b0 	.word	0x200002b0
 800474c:	20000178 	.word	0x20000178
 8004750:	080046c1 	.word	0x080046c1

08004754 <__sfp_lock_acquire>:
 8004754:	4801      	ldr	r0, [pc, #4]	@ (800475c <__sfp_lock_acquire+0x8>)
 8004756:	f000 b90e 	b.w	8004976 <__retarget_lock_acquire_recursive>
 800475a:	bf00      	nop
 800475c:	200002b9 	.word	0x200002b9

08004760 <__sfp_lock_release>:
 8004760:	4801      	ldr	r0, [pc, #4]	@ (8004768 <__sfp_lock_release+0x8>)
 8004762:	f000 b909 	b.w	8004978 <__retarget_lock_release_recursive>
 8004766:	bf00      	nop
 8004768:	200002b9 	.word	0x200002b9

0800476c <__sinit>:
 800476c:	b510      	push	{r4, lr}
 800476e:	4604      	mov	r4, r0
 8004770:	f7ff fff0 	bl	8004754 <__sfp_lock_acquire>
 8004774:	6a23      	ldr	r3, [r4, #32]
 8004776:	b11b      	cbz	r3, 8004780 <__sinit+0x14>
 8004778:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800477c:	f7ff bff0 	b.w	8004760 <__sfp_lock_release>
 8004780:	4b04      	ldr	r3, [pc, #16]	@ (8004794 <__sinit+0x28>)
 8004782:	6223      	str	r3, [r4, #32]
 8004784:	4b04      	ldr	r3, [pc, #16]	@ (8004798 <__sinit+0x2c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d1f5      	bne.n	8004778 <__sinit+0xc>
 800478c:	f7ff ffc4 	bl	8004718 <global_stdio_init.part.0>
 8004790:	e7f2      	b.n	8004778 <__sinit+0xc>
 8004792:	bf00      	nop
 8004794:	080046d9 	.word	0x080046d9
 8004798:	200002b0 	.word	0x200002b0

0800479c <_fwalk_sglue>:
 800479c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a0:	4607      	mov	r7, r0
 80047a2:	4688      	mov	r8, r1
 80047a4:	4614      	mov	r4, r2
 80047a6:	2600      	movs	r6, #0
 80047a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047ac:	f1b9 0901 	subs.w	r9, r9, #1
 80047b0:	d505      	bpl.n	80047be <_fwalk_sglue+0x22>
 80047b2:	6824      	ldr	r4, [r4, #0]
 80047b4:	2c00      	cmp	r4, #0
 80047b6:	d1f7      	bne.n	80047a8 <_fwalk_sglue+0xc>
 80047b8:	4630      	mov	r0, r6
 80047ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047be:	89ab      	ldrh	r3, [r5, #12]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d907      	bls.n	80047d4 <_fwalk_sglue+0x38>
 80047c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047c8:	3301      	adds	r3, #1
 80047ca:	d003      	beq.n	80047d4 <_fwalk_sglue+0x38>
 80047cc:	4629      	mov	r1, r5
 80047ce:	4638      	mov	r0, r7
 80047d0:	47c0      	blx	r8
 80047d2:	4306      	orrs	r6, r0
 80047d4:	3568      	adds	r5, #104	@ 0x68
 80047d6:	e7e9      	b.n	80047ac <_fwalk_sglue+0x10>

080047d8 <iprintf>:
 80047d8:	b40f      	push	{r0, r1, r2, r3}
 80047da:	b507      	push	{r0, r1, r2, lr}
 80047dc:	4906      	ldr	r1, [pc, #24]	@ (80047f8 <iprintf+0x20>)
 80047de:	ab04      	add	r3, sp, #16
 80047e0:	6808      	ldr	r0, [r1, #0]
 80047e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80047e6:	6881      	ldr	r1, [r0, #8]
 80047e8:	9301      	str	r3, [sp, #4]
 80047ea:	f000 f9e9 	bl	8004bc0 <_vfiprintf_r>
 80047ee:	b003      	add	sp, #12
 80047f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80047f4:	b004      	add	sp, #16
 80047f6:	4770      	bx	lr
 80047f8:	20000018 	.word	0x20000018

080047fc <__sread>:
 80047fc:	b510      	push	{r4, lr}
 80047fe:	460c      	mov	r4, r1
 8004800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004804:	f000 f868 	bl	80048d8 <_read_r>
 8004808:	2800      	cmp	r0, #0
 800480a:	bfab      	itete	ge
 800480c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800480e:	89a3      	ldrhlt	r3, [r4, #12]
 8004810:	181b      	addge	r3, r3, r0
 8004812:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004816:	bfac      	ite	ge
 8004818:	6563      	strge	r3, [r4, #84]	@ 0x54
 800481a:	81a3      	strhlt	r3, [r4, #12]
 800481c:	bd10      	pop	{r4, pc}

0800481e <__swrite>:
 800481e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004822:	461f      	mov	r7, r3
 8004824:	898b      	ldrh	r3, [r1, #12]
 8004826:	05db      	lsls	r3, r3, #23
 8004828:	4605      	mov	r5, r0
 800482a:	460c      	mov	r4, r1
 800482c:	4616      	mov	r6, r2
 800482e:	d505      	bpl.n	800483c <__swrite+0x1e>
 8004830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004834:	2302      	movs	r3, #2
 8004836:	2200      	movs	r2, #0
 8004838:	f000 f83c 	bl	80048b4 <_lseek_r>
 800483c:	89a3      	ldrh	r3, [r4, #12]
 800483e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004842:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004846:	81a3      	strh	r3, [r4, #12]
 8004848:	4632      	mov	r2, r6
 800484a:	463b      	mov	r3, r7
 800484c:	4628      	mov	r0, r5
 800484e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004852:	f000 b853 	b.w	80048fc <_write_r>

08004856 <__sseek>:
 8004856:	b510      	push	{r4, lr}
 8004858:	460c      	mov	r4, r1
 800485a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800485e:	f000 f829 	bl	80048b4 <_lseek_r>
 8004862:	1c43      	adds	r3, r0, #1
 8004864:	89a3      	ldrh	r3, [r4, #12]
 8004866:	bf15      	itete	ne
 8004868:	6560      	strne	r0, [r4, #84]	@ 0x54
 800486a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800486e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004872:	81a3      	strheq	r3, [r4, #12]
 8004874:	bf18      	it	ne
 8004876:	81a3      	strhne	r3, [r4, #12]
 8004878:	bd10      	pop	{r4, pc}

0800487a <__sclose>:
 800487a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800487e:	f000 b809 	b.w	8004894 <_close_r>

08004882 <memset>:
 8004882:	4402      	add	r2, r0
 8004884:	4603      	mov	r3, r0
 8004886:	4293      	cmp	r3, r2
 8004888:	d100      	bne.n	800488c <memset+0xa>
 800488a:	4770      	bx	lr
 800488c:	f803 1b01 	strb.w	r1, [r3], #1
 8004890:	e7f9      	b.n	8004886 <memset+0x4>
	...

08004894 <_close_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4d06      	ldr	r5, [pc, #24]	@ (80048b0 <_close_r+0x1c>)
 8004898:	2300      	movs	r3, #0
 800489a:	4604      	mov	r4, r0
 800489c:	4608      	mov	r0, r1
 800489e:	602b      	str	r3, [r5, #0]
 80048a0:	f7fc fbf6 	bl	8001090 <_close>
 80048a4:	1c43      	adds	r3, r0, #1
 80048a6:	d102      	bne.n	80048ae <_close_r+0x1a>
 80048a8:	682b      	ldr	r3, [r5, #0]
 80048aa:	b103      	cbz	r3, 80048ae <_close_r+0x1a>
 80048ac:	6023      	str	r3, [r4, #0]
 80048ae:	bd38      	pop	{r3, r4, r5, pc}
 80048b0:	200002b4 	.word	0x200002b4

080048b4 <_lseek_r>:
 80048b4:	b538      	push	{r3, r4, r5, lr}
 80048b6:	4d07      	ldr	r5, [pc, #28]	@ (80048d4 <_lseek_r+0x20>)
 80048b8:	4604      	mov	r4, r0
 80048ba:	4608      	mov	r0, r1
 80048bc:	4611      	mov	r1, r2
 80048be:	2200      	movs	r2, #0
 80048c0:	602a      	str	r2, [r5, #0]
 80048c2:	461a      	mov	r2, r3
 80048c4:	f7fc fc0b 	bl	80010de <_lseek>
 80048c8:	1c43      	adds	r3, r0, #1
 80048ca:	d102      	bne.n	80048d2 <_lseek_r+0x1e>
 80048cc:	682b      	ldr	r3, [r5, #0]
 80048ce:	b103      	cbz	r3, 80048d2 <_lseek_r+0x1e>
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	bd38      	pop	{r3, r4, r5, pc}
 80048d4:	200002b4 	.word	0x200002b4

080048d8 <_read_r>:
 80048d8:	b538      	push	{r3, r4, r5, lr}
 80048da:	4d07      	ldr	r5, [pc, #28]	@ (80048f8 <_read_r+0x20>)
 80048dc:	4604      	mov	r4, r0
 80048de:	4608      	mov	r0, r1
 80048e0:	4611      	mov	r1, r2
 80048e2:	2200      	movs	r2, #0
 80048e4:	602a      	str	r2, [r5, #0]
 80048e6:	461a      	mov	r2, r3
 80048e8:	f7fc fb99 	bl	800101e <_read>
 80048ec:	1c43      	adds	r3, r0, #1
 80048ee:	d102      	bne.n	80048f6 <_read_r+0x1e>
 80048f0:	682b      	ldr	r3, [r5, #0]
 80048f2:	b103      	cbz	r3, 80048f6 <_read_r+0x1e>
 80048f4:	6023      	str	r3, [r4, #0]
 80048f6:	bd38      	pop	{r3, r4, r5, pc}
 80048f8:	200002b4 	.word	0x200002b4

080048fc <_write_r>:
 80048fc:	b538      	push	{r3, r4, r5, lr}
 80048fe:	4d07      	ldr	r5, [pc, #28]	@ (800491c <_write_r+0x20>)
 8004900:	4604      	mov	r4, r0
 8004902:	4608      	mov	r0, r1
 8004904:	4611      	mov	r1, r2
 8004906:	2200      	movs	r2, #0
 8004908:	602a      	str	r2, [r5, #0]
 800490a:	461a      	mov	r2, r3
 800490c:	f7fc fba4 	bl	8001058 <_write>
 8004910:	1c43      	adds	r3, r0, #1
 8004912:	d102      	bne.n	800491a <_write_r+0x1e>
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	b103      	cbz	r3, 800491a <_write_r+0x1e>
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	bd38      	pop	{r3, r4, r5, pc}
 800491c:	200002b4 	.word	0x200002b4

08004920 <__errno>:
 8004920:	4b01      	ldr	r3, [pc, #4]	@ (8004928 <__errno+0x8>)
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	20000018 	.word	0x20000018

0800492c <__libc_init_array>:
 800492c:	b570      	push	{r4, r5, r6, lr}
 800492e:	4d0d      	ldr	r5, [pc, #52]	@ (8004964 <__libc_init_array+0x38>)
 8004930:	4c0d      	ldr	r4, [pc, #52]	@ (8004968 <__libc_init_array+0x3c>)
 8004932:	1b64      	subs	r4, r4, r5
 8004934:	10a4      	asrs	r4, r4, #2
 8004936:	2600      	movs	r6, #0
 8004938:	42a6      	cmp	r6, r4
 800493a:	d109      	bne.n	8004950 <__libc_init_array+0x24>
 800493c:	4d0b      	ldr	r5, [pc, #44]	@ (800496c <__libc_init_array+0x40>)
 800493e:	4c0c      	ldr	r4, [pc, #48]	@ (8004970 <__libc_init_array+0x44>)
 8004940:	f000 fdb6 	bl	80054b0 <_init>
 8004944:	1b64      	subs	r4, r4, r5
 8004946:	10a4      	asrs	r4, r4, #2
 8004948:	2600      	movs	r6, #0
 800494a:	42a6      	cmp	r6, r4
 800494c:	d105      	bne.n	800495a <__libc_init_array+0x2e>
 800494e:	bd70      	pop	{r4, r5, r6, pc}
 8004950:	f855 3b04 	ldr.w	r3, [r5], #4
 8004954:	4798      	blx	r3
 8004956:	3601      	adds	r6, #1
 8004958:	e7ee      	b.n	8004938 <__libc_init_array+0xc>
 800495a:	f855 3b04 	ldr.w	r3, [r5], #4
 800495e:	4798      	blx	r3
 8004960:	3601      	adds	r6, #1
 8004962:	e7f2      	b.n	800494a <__libc_init_array+0x1e>
 8004964:	08005558 	.word	0x08005558
 8004968:	08005558 	.word	0x08005558
 800496c:	08005558 	.word	0x08005558
 8004970:	0800555c 	.word	0x0800555c

08004974 <__retarget_lock_init_recursive>:
 8004974:	4770      	bx	lr

08004976 <__retarget_lock_acquire_recursive>:
 8004976:	4770      	bx	lr

08004978 <__retarget_lock_release_recursive>:
 8004978:	4770      	bx	lr
	...

0800497c <_free_r>:
 800497c:	b538      	push	{r3, r4, r5, lr}
 800497e:	4605      	mov	r5, r0
 8004980:	2900      	cmp	r1, #0
 8004982:	d041      	beq.n	8004a08 <_free_r+0x8c>
 8004984:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004988:	1f0c      	subs	r4, r1, #4
 800498a:	2b00      	cmp	r3, #0
 800498c:	bfb8      	it	lt
 800498e:	18e4      	addlt	r4, r4, r3
 8004990:	f000 f8e0 	bl	8004b54 <__malloc_lock>
 8004994:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <_free_r+0x90>)
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	b933      	cbnz	r3, 80049a8 <_free_r+0x2c>
 800499a:	6063      	str	r3, [r4, #4]
 800499c:	6014      	str	r4, [r2, #0]
 800499e:	4628      	mov	r0, r5
 80049a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049a4:	f000 b8dc 	b.w	8004b60 <__malloc_unlock>
 80049a8:	42a3      	cmp	r3, r4
 80049aa:	d908      	bls.n	80049be <_free_r+0x42>
 80049ac:	6820      	ldr	r0, [r4, #0]
 80049ae:	1821      	adds	r1, r4, r0
 80049b0:	428b      	cmp	r3, r1
 80049b2:	bf01      	itttt	eq
 80049b4:	6819      	ldreq	r1, [r3, #0]
 80049b6:	685b      	ldreq	r3, [r3, #4]
 80049b8:	1809      	addeq	r1, r1, r0
 80049ba:	6021      	streq	r1, [r4, #0]
 80049bc:	e7ed      	b.n	800499a <_free_r+0x1e>
 80049be:	461a      	mov	r2, r3
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	b10b      	cbz	r3, 80049c8 <_free_r+0x4c>
 80049c4:	42a3      	cmp	r3, r4
 80049c6:	d9fa      	bls.n	80049be <_free_r+0x42>
 80049c8:	6811      	ldr	r1, [r2, #0]
 80049ca:	1850      	adds	r0, r2, r1
 80049cc:	42a0      	cmp	r0, r4
 80049ce:	d10b      	bne.n	80049e8 <_free_r+0x6c>
 80049d0:	6820      	ldr	r0, [r4, #0]
 80049d2:	4401      	add	r1, r0
 80049d4:	1850      	adds	r0, r2, r1
 80049d6:	4283      	cmp	r3, r0
 80049d8:	6011      	str	r1, [r2, #0]
 80049da:	d1e0      	bne.n	800499e <_free_r+0x22>
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	6053      	str	r3, [r2, #4]
 80049e2:	4408      	add	r0, r1
 80049e4:	6010      	str	r0, [r2, #0]
 80049e6:	e7da      	b.n	800499e <_free_r+0x22>
 80049e8:	d902      	bls.n	80049f0 <_free_r+0x74>
 80049ea:	230c      	movs	r3, #12
 80049ec:	602b      	str	r3, [r5, #0]
 80049ee:	e7d6      	b.n	800499e <_free_r+0x22>
 80049f0:	6820      	ldr	r0, [r4, #0]
 80049f2:	1821      	adds	r1, r4, r0
 80049f4:	428b      	cmp	r3, r1
 80049f6:	bf04      	itt	eq
 80049f8:	6819      	ldreq	r1, [r3, #0]
 80049fa:	685b      	ldreq	r3, [r3, #4]
 80049fc:	6063      	str	r3, [r4, #4]
 80049fe:	bf04      	itt	eq
 8004a00:	1809      	addeq	r1, r1, r0
 8004a02:	6021      	streq	r1, [r4, #0]
 8004a04:	6054      	str	r4, [r2, #4]
 8004a06:	e7ca      	b.n	800499e <_free_r+0x22>
 8004a08:	bd38      	pop	{r3, r4, r5, pc}
 8004a0a:	bf00      	nop
 8004a0c:	200002c0 	.word	0x200002c0

08004a10 <sbrk_aligned>:
 8004a10:	b570      	push	{r4, r5, r6, lr}
 8004a12:	4e0f      	ldr	r6, [pc, #60]	@ (8004a50 <sbrk_aligned+0x40>)
 8004a14:	460c      	mov	r4, r1
 8004a16:	6831      	ldr	r1, [r6, #0]
 8004a18:	4605      	mov	r5, r0
 8004a1a:	b911      	cbnz	r1, 8004a22 <sbrk_aligned+0x12>
 8004a1c:	f000 fcb4 	bl	8005388 <_sbrk_r>
 8004a20:	6030      	str	r0, [r6, #0]
 8004a22:	4621      	mov	r1, r4
 8004a24:	4628      	mov	r0, r5
 8004a26:	f000 fcaf 	bl	8005388 <_sbrk_r>
 8004a2a:	1c43      	adds	r3, r0, #1
 8004a2c:	d103      	bne.n	8004a36 <sbrk_aligned+0x26>
 8004a2e:	f04f 34ff 	mov.w	r4, #4294967295
 8004a32:	4620      	mov	r0, r4
 8004a34:	bd70      	pop	{r4, r5, r6, pc}
 8004a36:	1cc4      	adds	r4, r0, #3
 8004a38:	f024 0403 	bic.w	r4, r4, #3
 8004a3c:	42a0      	cmp	r0, r4
 8004a3e:	d0f8      	beq.n	8004a32 <sbrk_aligned+0x22>
 8004a40:	1a21      	subs	r1, r4, r0
 8004a42:	4628      	mov	r0, r5
 8004a44:	f000 fca0 	bl	8005388 <_sbrk_r>
 8004a48:	3001      	adds	r0, #1
 8004a4a:	d1f2      	bne.n	8004a32 <sbrk_aligned+0x22>
 8004a4c:	e7ef      	b.n	8004a2e <sbrk_aligned+0x1e>
 8004a4e:	bf00      	nop
 8004a50:	200002bc 	.word	0x200002bc

08004a54 <_malloc_r>:
 8004a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a58:	1ccd      	adds	r5, r1, #3
 8004a5a:	f025 0503 	bic.w	r5, r5, #3
 8004a5e:	3508      	adds	r5, #8
 8004a60:	2d0c      	cmp	r5, #12
 8004a62:	bf38      	it	cc
 8004a64:	250c      	movcc	r5, #12
 8004a66:	2d00      	cmp	r5, #0
 8004a68:	4606      	mov	r6, r0
 8004a6a:	db01      	blt.n	8004a70 <_malloc_r+0x1c>
 8004a6c:	42a9      	cmp	r1, r5
 8004a6e:	d904      	bls.n	8004a7a <_malloc_r+0x26>
 8004a70:	230c      	movs	r3, #12
 8004a72:	6033      	str	r3, [r6, #0]
 8004a74:	2000      	movs	r0, #0
 8004a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b50 <_malloc_r+0xfc>
 8004a7e:	f000 f869 	bl	8004b54 <__malloc_lock>
 8004a82:	f8d8 3000 	ldr.w	r3, [r8]
 8004a86:	461c      	mov	r4, r3
 8004a88:	bb44      	cbnz	r4, 8004adc <_malloc_r+0x88>
 8004a8a:	4629      	mov	r1, r5
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	f7ff ffbf 	bl	8004a10 <sbrk_aligned>
 8004a92:	1c43      	adds	r3, r0, #1
 8004a94:	4604      	mov	r4, r0
 8004a96:	d158      	bne.n	8004b4a <_malloc_r+0xf6>
 8004a98:	f8d8 4000 	ldr.w	r4, [r8]
 8004a9c:	4627      	mov	r7, r4
 8004a9e:	2f00      	cmp	r7, #0
 8004aa0:	d143      	bne.n	8004b2a <_malloc_r+0xd6>
 8004aa2:	2c00      	cmp	r4, #0
 8004aa4:	d04b      	beq.n	8004b3e <_malloc_r+0xea>
 8004aa6:	6823      	ldr	r3, [r4, #0]
 8004aa8:	4639      	mov	r1, r7
 8004aaa:	4630      	mov	r0, r6
 8004aac:	eb04 0903 	add.w	r9, r4, r3
 8004ab0:	f000 fc6a 	bl	8005388 <_sbrk_r>
 8004ab4:	4581      	cmp	r9, r0
 8004ab6:	d142      	bne.n	8004b3e <_malloc_r+0xea>
 8004ab8:	6821      	ldr	r1, [r4, #0]
 8004aba:	1a6d      	subs	r5, r5, r1
 8004abc:	4629      	mov	r1, r5
 8004abe:	4630      	mov	r0, r6
 8004ac0:	f7ff ffa6 	bl	8004a10 <sbrk_aligned>
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d03a      	beq.n	8004b3e <_malloc_r+0xea>
 8004ac8:	6823      	ldr	r3, [r4, #0]
 8004aca:	442b      	add	r3, r5
 8004acc:	6023      	str	r3, [r4, #0]
 8004ace:	f8d8 3000 	ldr.w	r3, [r8]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	bb62      	cbnz	r2, 8004b30 <_malloc_r+0xdc>
 8004ad6:	f8c8 7000 	str.w	r7, [r8]
 8004ada:	e00f      	b.n	8004afc <_malloc_r+0xa8>
 8004adc:	6822      	ldr	r2, [r4, #0]
 8004ade:	1b52      	subs	r2, r2, r5
 8004ae0:	d420      	bmi.n	8004b24 <_malloc_r+0xd0>
 8004ae2:	2a0b      	cmp	r2, #11
 8004ae4:	d917      	bls.n	8004b16 <_malloc_r+0xc2>
 8004ae6:	1961      	adds	r1, r4, r5
 8004ae8:	42a3      	cmp	r3, r4
 8004aea:	6025      	str	r5, [r4, #0]
 8004aec:	bf18      	it	ne
 8004aee:	6059      	strne	r1, [r3, #4]
 8004af0:	6863      	ldr	r3, [r4, #4]
 8004af2:	bf08      	it	eq
 8004af4:	f8c8 1000 	streq.w	r1, [r8]
 8004af8:	5162      	str	r2, [r4, r5]
 8004afa:	604b      	str	r3, [r1, #4]
 8004afc:	4630      	mov	r0, r6
 8004afe:	f000 f82f 	bl	8004b60 <__malloc_unlock>
 8004b02:	f104 000b 	add.w	r0, r4, #11
 8004b06:	1d23      	adds	r3, r4, #4
 8004b08:	f020 0007 	bic.w	r0, r0, #7
 8004b0c:	1ac2      	subs	r2, r0, r3
 8004b0e:	bf1c      	itt	ne
 8004b10:	1a1b      	subne	r3, r3, r0
 8004b12:	50a3      	strne	r3, [r4, r2]
 8004b14:	e7af      	b.n	8004a76 <_malloc_r+0x22>
 8004b16:	6862      	ldr	r2, [r4, #4]
 8004b18:	42a3      	cmp	r3, r4
 8004b1a:	bf0c      	ite	eq
 8004b1c:	f8c8 2000 	streq.w	r2, [r8]
 8004b20:	605a      	strne	r2, [r3, #4]
 8004b22:	e7eb      	b.n	8004afc <_malloc_r+0xa8>
 8004b24:	4623      	mov	r3, r4
 8004b26:	6864      	ldr	r4, [r4, #4]
 8004b28:	e7ae      	b.n	8004a88 <_malloc_r+0x34>
 8004b2a:	463c      	mov	r4, r7
 8004b2c:	687f      	ldr	r7, [r7, #4]
 8004b2e:	e7b6      	b.n	8004a9e <_malloc_r+0x4a>
 8004b30:	461a      	mov	r2, r3
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	42a3      	cmp	r3, r4
 8004b36:	d1fb      	bne.n	8004b30 <_malloc_r+0xdc>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	6053      	str	r3, [r2, #4]
 8004b3c:	e7de      	b.n	8004afc <_malloc_r+0xa8>
 8004b3e:	230c      	movs	r3, #12
 8004b40:	6033      	str	r3, [r6, #0]
 8004b42:	4630      	mov	r0, r6
 8004b44:	f000 f80c 	bl	8004b60 <__malloc_unlock>
 8004b48:	e794      	b.n	8004a74 <_malloc_r+0x20>
 8004b4a:	6005      	str	r5, [r0, #0]
 8004b4c:	e7d6      	b.n	8004afc <_malloc_r+0xa8>
 8004b4e:	bf00      	nop
 8004b50:	200002c0 	.word	0x200002c0

08004b54 <__malloc_lock>:
 8004b54:	4801      	ldr	r0, [pc, #4]	@ (8004b5c <__malloc_lock+0x8>)
 8004b56:	f7ff bf0e 	b.w	8004976 <__retarget_lock_acquire_recursive>
 8004b5a:	bf00      	nop
 8004b5c:	200002b8 	.word	0x200002b8

08004b60 <__malloc_unlock>:
 8004b60:	4801      	ldr	r0, [pc, #4]	@ (8004b68 <__malloc_unlock+0x8>)
 8004b62:	f7ff bf09 	b.w	8004978 <__retarget_lock_release_recursive>
 8004b66:	bf00      	nop
 8004b68:	200002b8 	.word	0x200002b8

08004b6c <__sfputc_r>:
 8004b6c:	6893      	ldr	r3, [r2, #8]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	b410      	push	{r4}
 8004b74:	6093      	str	r3, [r2, #8]
 8004b76:	da08      	bge.n	8004b8a <__sfputc_r+0x1e>
 8004b78:	6994      	ldr	r4, [r2, #24]
 8004b7a:	42a3      	cmp	r3, r4
 8004b7c:	db01      	blt.n	8004b82 <__sfputc_r+0x16>
 8004b7e:	290a      	cmp	r1, #10
 8004b80:	d103      	bne.n	8004b8a <__sfputc_r+0x1e>
 8004b82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b86:	f000 bb6b 	b.w	8005260 <__swbuf_r>
 8004b8a:	6813      	ldr	r3, [r2, #0]
 8004b8c:	1c58      	adds	r0, r3, #1
 8004b8e:	6010      	str	r0, [r2, #0]
 8004b90:	7019      	strb	r1, [r3, #0]
 8004b92:	4608      	mov	r0, r1
 8004b94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <__sfputs_r>:
 8004b9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9c:	4606      	mov	r6, r0
 8004b9e:	460f      	mov	r7, r1
 8004ba0:	4614      	mov	r4, r2
 8004ba2:	18d5      	adds	r5, r2, r3
 8004ba4:	42ac      	cmp	r4, r5
 8004ba6:	d101      	bne.n	8004bac <__sfputs_r+0x12>
 8004ba8:	2000      	movs	r0, #0
 8004baa:	e007      	b.n	8004bbc <__sfputs_r+0x22>
 8004bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bb0:	463a      	mov	r2, r7
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f7ff ffda 	bl	8004b6c <__sfputc_r>
 8004bb8:	1c43      	adds	r3, r0, #1
 8004bba:	d1f3      	bne.n	8004ba4 <__sfputs_r+0xa>
 8004bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004bc0 <_vfiprintf_r>:
 8004bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc4:	460d      	mov	r5, r1
 8004bc6:	b09d      	sub	sp, #116	@ 0x74
 8004bc8:	4614      	mov	r4, r2
 8004bca:	4698      	mov	r8, r3
 8004bcc:	4606      	mov	r6, r0
 8004bce:	b118      	cbz	r0, 8004bd8 <_vfiprintf_r+0x18>
 8004bd0:	6a03      	ldr	r3, [r0, #32]
 8004bd2:	b90b      	cbnz	r3, 8004bd8 <_vfiprintf_r+0x18>
 8004bd4:	f7ff fdca 	bl	800476c <__sinit>
 8004bd8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004bda:	07d9      	lsls	r1, r3, #31
 8004bdc:	d405      	bmi.n	8004bea <_vfiprintf_r+0x2a>
 8004bde:	89ab      	ldrh	r3, [r5, #12]
 8004be0:	059a      	lsls	r2, r3, #22
 8004be2:	d402      	bmi.n	8004bea <_vfiprintf_r+0x2a>
 8004be4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004be6:	f7ff fec6 	bl	8004976 <__retarget_lock_acquire_recursive>
 8004bea:	89ab      	ldrh	r3, [r5, #12]
 8004bec:	071b      	lsls	r3, r3, #28
 8004bee:	d501      	bpl.n	8004bf4 <_vfiprintf_r+0x34>
 8004bf0:	692b      	ldr	r3, [r5, #16]
 8004bf2:	b99b      	cbnz	r3, 8004c1c <_vfiprintf_r+0x5c>
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	f000 fb70 	bl	80052dc <__swsetup_r>
 8004bfc:	b170      	cbz	r0, 8004c1c <_vfiprintf_r+0x5c>
 8004bfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c00:	07dc      	lsls	r4, r3, #31
 8004c02:	d504      	bpl.n	8004c0e <_vfiprintf_r+0x4e>
 8004c04:	f04f 30ff 	mov.w	r0, #4294967295
 8004c08:	b01d      	add	sp, #116	@ 0x74
 8004c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c0e:	89ab      	ldrh	r3, [r5, #12]
 8004c10:	0598      	lsls	r0, r3, #22
 8004c12:	d4f7      	bmi.n	8004c04 <_vfiprintf_r+0x44>
 8004c14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c16:	f7ff feaf 	bl	8004978 <__retarget_lock_release_recursive>
 8004c1a:	e7f3      	b.n	8004c04 <_vfiprintf_r+0x44>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c20:	2320      	movs	r3, #32
 8004c22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c26:	f8cd 800c 	str.w	r8, [sp, #12]
 8004c2a:	2330      	movs	r3, #48	@ 0x30
 8004c2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004ddc <_vfiprintf_r+0x21c>
 8004c30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004c34:	f04f 0901 	mov.w	r9, #1
 8004c38:	4623      	mov	r3, r4
 8004c3a:	469a      	mov	sl, r3
 8004c3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c40:	b10a      	cbz	r2, 8004c46 <_vfiprintf_r+0x86>
 8004c42:	2a25      	cmp	r2, #37	@ 0x25
 8004c44:	d1f9      	bne.n	8004c3a <_vfiprintf_r+0x7a>
 8004c46:	ebba 0b04 	subs.w	fp, sl, r4
 8004c4a:	d00b      	beq.n	8004c64 <_vfiprintf_r+0xa4>
 8004c4c:	465b      	mov	r3, fp
 8004c4e:	4622      	mov	r2, r4
 8004c50:	4629      	mov	r1, r5
 8004c52:	4630      	mov	r0, r6
 8004c54:	f7ff ffa1 	bl	8004b9a <__sfputs_r>
 8004c58:	3001      	adds	r0, #1
 8004c5a:	f000 80a7 	beq.w	8004dac <_vfiprintf_r+0x1ec>
 8004c5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c60:	445a      	add	r2, fp
 8004c62:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c64:	f89a 3000 	ldrb.w	r3, [sl]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 809f 	beq.w	8004dac <_vfiprintf_r+0x1ec>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	f04f 32ff 	mov.w	r2, #4294967295
 8004c74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c78:	f10a 0a01 	add.w	sl, sl, #1
 8004c7c:	9304      	str	r3, [sp, #16]
 8004c7e:	9307      	str	r3, [sp, #28]
 8004c80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004c84:	931a      	str	r3, [sp, #104]	@ 0x68
 8004c86:	4654      	mov	r4, sl
 8004c88:	2205      	movs	r2, #5
 8004c8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c8e:	4853      	ldr	r0, [pc, #332]	@ (8004ddc <_vfiprintf_r+0x21c>)
 8004c90:	f7fb fa9e 	bl	80001d0 <memchr>
 8004c94:	9a04      	ldr	r2, [sp, #16]
 8004c96:	b9d8      	cbnz	r0, 8004cd0 <_vfiprintf_r+0x110>
 8004c98:	06d1      	lsls	r1, r2, #27
 8004c9a:	bf44      	itt	mi
 8004c9c:	2320      	movmi	r3, #32
 8004c9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ca2:	0713      	lsls	r3, r2, #28
 8004ca4:	bf44      	itt	mi
 8004ca6:	232b      	movmi	r3, #43	@ 0x2b
 8004ca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004cac:	f89a 3000 	ldrb.w	r3, [sl]
 8004cb0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cb2:	d015      	beq.n	8004ce0 <_vfiprintf_r+0x120>
 8004cb4:	9a07      	ldr	r2, [sp, #28]
 8004cb6:	4654      	mov	r4, sl
 8004cb8:	2000      	movs	r0, #0
 8004cba:	f04f 0c0a 	mov.w	ip, #10
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004cc4:	3b30      	subs	r3, #48	@ 0x30
 8004cc6:	2b09      	cmp	r3, #9
 8004cc8:	d94b      	bls.n	8004d62 <_vfiprintf_r+0x1a2>
 8004cca:	b1b0      	cbz	r0, 8004cfa <_vfiprintf_r+0x13a>
 8004ccc:	9207      	str	r2, [sp, #28]
 8004cce:	e014      	b.n	8004cfa <_vfiprintf_r+0x13a>
 8004cd0:	eba0 0308 	sub.w	r3, r0, r8
 8004cd4:	fa09 f303 	lsl.w	r3, r9, r3
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	9304      	str	r3, [sp, #16]
 8004cdc:	46a2      	mov	sl, r4
 8004cde:	e7d2      	b.n	8004c86 <_vfiprintf_r+0xc6>
 8004ce0:	9b03      	ldr	r3, [sp, #12]
 8004ce2:	1d19      	adds	r1, r3, #4
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	9103      	str	r1, [sp, #12]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	bfbb      	ittet	lt
 8004cec:	425b      	neglt	r3, r3
 8004cee:	f042 0202 	orrlt.w	r2, r2, #2
 8004cf2:	9307      	strge	r3, [sp, #28]
 8004cf4:	9307      	strlt	r3, [sp, #28]
 8004cf6:	bfb8      	it	lt
 8004cf8:	9204      	strlt	r2, [sp, #16]
 8004cfa:	7823      	ldrb	r3, [r4, #0]
 8004cfc:	2b2e      	cmp	r3, #46	@ 0x2e
 8004cfe:	d10a      	bne.n	8004d16 <_vfiprintf_r+0x156>
 8004d00:	7863      	ldrb	r3, [r4, #1]
 8004d02:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d04:	d132      	bne.n	8004d6c <_vfiprintf_r+0x1ac>
 8004d06:	9b03      	ldr	r3, [sp, #12]
 8004d08:	1d1a      	adds	r2, r3, #4
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	9203      	str	r2, [sp, #12]
 8004d0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d12:	3402      	adds	r4, #2
 8004d14:	9305      	str	r3, [sp, #20]
 8004d16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004dec <_vfiprintf_r+0x22c>
 8004d1a:	7821      	ldrb	r1, [r4, #0]
 8004d1c:	2203      	movs	r2, #3
 8004d1e:	4650      	mov	r0, sl
 8004d20:	f7fb fa56 	bl	80001d0 <memchr>
 8004d24:	b138      	cbz	r0, 8004d36 <_vfiprintf_r+0x176>
 8004d26:	9b04      	ldr	r3, [sp, #16]
 8004d28:	eba0 000a 	sub.w	r0, r0, sl
 8004d2c:	2240      	movs	r2, #64	@ 0x40
 8004d2e:	4082      	lsls	r2, r0
 8004d30:	4313      	orrs	r3, r2
 8004d32:	3401      	adds	r4, #1
 8004d34:	9304      	str	r3, [sp, #16]
 8004d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d3a:	4829      	ldr	r0, [pc, #164]	@ (8004de0 <_vfiprintf_r+0x220>)
 8004d3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004d40:	2206      	movs	r2, #6
 8004d42:	f7fb fa45 	bl	80001d0 <memchr>
 8004d46:	2800      	cmp	r0, #0
 8004d48:	d03f      	beq.n	8004dca <_vfiprintf_r+0x20a>
 8004d4a:	4b26      	ldr	r3, [pc, #152]	@ (8004de4 <_vfiprintf_r+0x224>)
 8004d4c:	bb1b      	cbnz	r3, 8004d96 <_vfiprintf_r+0x1d6>
 8004d4e:	9b03      	ldr	r3, [sp, #12]
 8004d50:	3307      	adds	r3, #7
 8004d52:	f023 0307 	bic.w	r3, r3, #7
 8004d56:	3308      	adds	r3, #8
 8004d58:	9303      	str	r3, [sp, #12]
 8004d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d5c:	443b      	add	r3, r7
 8004d5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d60:	e76a      	b.n	8004c38 <_vfiprintf_r+0x78>
 8004d62:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d66:	460c      	mov	r4, r1
 8004d68:	2001      	movs	r0, #1
 8004d6a:	e7a8      	b.n	8004cbe <_vfiprintf_r+0xfe>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	3401      	adds	r4, #1
 8004d70:	9305      	str	r3, [sp, #20]
 8004d72:	4619      	mov	r1, r3
 8004d74:	f04f 0c0a 	mov.w	ip, #10
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d7e:	3a30      	subs	r2, #48	@ 0x30
 8004d80:	2a09      	cmp	r2, #9
 8004d82:	d903      	bls.n	8004d8c <_vfiprintf_r+0x1cc>
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0c6      	beq.n	8004d16 <_vfiprintf_r+0x156>
 8004d88:	9105      	str	r1, [sp, #20]
 8004d8a:	e7c4      	b.n	8004d16 <_vfiprintf_r+0x156>
 8004d8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d90:	4604      	mov	r4, r0
 8004d92:	2301      	movs	r3, #1
 8004d94:	e7f0      	b.n	8004d78 <_vfiprintf_r+0x1b8>
 8004d96:	ab03      	add	r3, sp, #12
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	462a      	mov	r2, r5
 8004d9c:	4b12      	ldr	r3, [pc, #72]	@ (8004de8 <_vfiprintf_r+0x228>)
 8004d9e:	a904      	add	r1, sp, #16
 8004da0:	4630      	mov	r0, r6
 8004da2:	f3af 8000 	nop.w
 8004da6:	4607      	mov	r7, r0
 8004da8:	1c78      	adds	r0, r7, #1
 8004daa:	d1d6      	bne.n	8004d5a <_vfiprintf_r+0x19a>
 8004dac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004dae:	07d9      	lsls	r1, r3, #31
 8004db0:	d405      	bmi.n	8004dbe <_vfiprintf_r+0x1fe>
 8004db2:	89ab      	ldrh	r3, [r5, #12]
 8004db4:	059a      	lsls	r2, r3, #22
 8004db6:	d402      	bmi.n	8004dbe <_vfiprintf_r+0x1fe>
 8004db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004dba:	f7ff fddd 	bl	8004978 <__retarget_lock_release_recursive>
 8004dbe:	89ab      	ldrh	r3, [r5, #12]
 8004dc0:	065b      	lsls	r3, r3, #25
 8004dc2:	f53f af1f 	bmi.w	8004c04 <_vfiprintf_r+0x44>
 8004dc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004dc8:	e71e      	b.n	8004c08 <_vfiprintf_r+0x48>
 8004dca:	ab03      	add	r3, sp, #12
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	462a      	mov	r2, r5
 8004dd0:	4b05      	ldr	r3, [pc, #20]	@ (8004de8 <_vfiprintf_r+0x228>)
 8004dd2:	a904      	add	r1, sp, #16
 8004dd4:	4630      	mov	r0, r6
 8004dd6:	f000 f879 	bl	8004ecc <_printf_i>
 8004dda:	e7e4      	b.n	8004da6 <_vfiprintf_r+0x1e6>
 8004ddc:	0800551c 	.word	0x0800551c
 8004de0:	08005526 	.word	0x08005526
 8004de4:	00000000 	.word	0x00000000
 8004de8:	08004b9b 	.word	0x08004b9b
 8004dec:	08005522 	.word	0x08005522

08004df0 <_printf_common>:
 8004df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004df4:	4616      	mov	r6, r2
 8004df6:	4698      	mov	r8, r3
 8004df8:	688a      	ldr	r2, [r1, #8]
 8004dfa:	690b      	ldr	r3, [r1, #16]
 8004dfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e00:	4293      	cmp	r3, r2
 8004e02:	bfb8      	it	lt
 8004e04:	4613      	movlt	r3, r2
 8004e06:	6033      	str	r3, [r6, #0]
 8004e08:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e0c:	4607      	mov	r7, r0
 8004e0e:	460c      	mov	r4, r1
 8004e10:	b10a      	cbz	r2, 8004e16 <_printf_common+0x26>
 8004e12:	3301      	adds	r3, #1
 8004e14:	6033      	str	r3, [r6, #0]
 8004e16:	6823      	ldr	r3, [r4, #0]
 8004e18:	0699      	lsls	r1, r3, #26
 8004e1a:	bf42      	ittt	mi
 8004e1c:	6833      	ldrmi	r3, [r6, #0]
 8004e1e:	3302      	addmi	r3, #2
 8004e20:	6033      	strmi	r3, [r6, #0]
 8004e22:	6825      	ldr	r5, [r4, #0]
 8004e24:	f015 0506 	ands.w	r5, r5, #6
 8004e28:	d106      	bne.n	8004e38 <_printf_common+0x48>
 8004e2a:	f104 0a19 	add.w	sl, r4, #25
 8004e2e:	68e3      	ldr	r3, [r4, #12]
 8004e30:	6832      	ldr	r2, [r6, #0]
 8004e32:	1a9b      	subs	r3, r3, r2
 8004e34:	42ab      	cmp	r3, r5
 8004e36:	dc26      	bgt.n	8004e86 <_printf_common+0x96>
 8004e38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004e3c:	6822      	ldr	r2, [r4, #0]
 8004e3e:	3b00      	subs	r3, #0
 8004e40:	bf18      	it	ne
 8004e42:	2301      	movne	r3, #1
 8004e44:	0692      	lsls	r2, r2, #26
 8004e46:	d42b      	bmi.n	8004ea0 <_printf_common+0xb0>
 8004e48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004e4c:	4641      	mov	r1, r8
 8004e4e:	4638      	mov	r0, r7
 8004e50:	47c8      	blx	r9
 8004e52:	3001      	adds	r0, #1
 8004e54:	d01e      	beq.n	8004e94 <_printf_common+0xa4>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	6922      	ldr	r2, [r4, #16]
 8004e5a:	f003 0306 	and.w	r3, r3, #6
 8004e5e:	2b04      	cmp	r3, #4
 8004e60:	bf02      	ittt	eq
 8004e62:	68e5      	ldreq	r5, [r4, #12]
 8004e64:	6833      	ldreq	r3, [r6, #0]
 8004e66:	1aed      	subeq	r5, r5, r3
 8004e68:	68a3      	ldr	r3, [r4, #8]
 8004e6a:	bf0c      	ite	eq
 8004e6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e70:	2500      	movne	r5, #0
 8004e72:	4293      	cmp	r3, r2
 8004e74:	bfc4      	itt	gt
 8004e76:	1a9b      	subgt	r3, r3, r2
 8004e78:	18ed      	addgt	r5, r5, r3
 8004e7a:	2600      	movs	r6, #0
 8004e7c:	341a      	adds	r4, #26
 8004e7e:	42b5      	cmp	r5, r6
 8004e80:	d11a      	bne.n	8004eb8 <_printf_common+0xc8>
 8004e82:	2000      	movs	r0, #0
 8004e84:	e008      	b.n	8004e98 <_printf_common+0xa8>
 8004e86:	2301      	movs	r3, #1
 8004e88:	4652      	mov	r2, sl
 8004e8a:	4641      	mov	r1, r8
 8004e8c:	4638      	mov	r0, r7
 8004e8e:	47c8      	blx	r9
 8004e90:	3001      	adds	r0, #1
 8004e92:	d103      	bne.n	8004e9c <_printf_common+0xac>
 8004e94:	f04f 30ff 	mov.w	r0, #4294967295
 8004e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e9c:	3501      	adds	r5, #1
 8004e9e:	e7c6      	b.n	8004e2e <_printf_common+0x3e>
 8004ea0:	18e1      	adds	r1, r4, r3
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	2030      	movs	r0, #48	@ 0x30
 8004ea6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004eaa:	4422      	add	r2, r4
 8004eac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004eb0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004eb4:	3302      	adds	r3, #2
 8004eb6:	e7c7      	b.n	8004e48 <_printf_common+0x58>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	4622      	mov	r2, r4
 8004ebc:	4641      	mov	r1, r8
 8004ebe:	4638      	mov	r0, r7
 8004ec0:	47c8      	blx	r9
 8004ec2:	3001      	adds	r0, #1
 8004ec4:	d0e6      	beq.n	8004e94 <_printf_common+0xa4>
 8004ec6:	3601      	adds	r6, #1
 8004ec8:	e7d9      	b.n	8004e7e <_printf_common+0x8e>
	...

08004ecc <_printf_i>:
 8004ecc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ed0:	7e0f      	ldrb	r7, [r1, #24]
 8004ed2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ed4:	2f78      	cmp	r7, #120	@ 0x78
 8004ed6:	4691      	mov	r9, r2
 8004ed8:	4680      	mov	r8, r0
 8004eda:	460c      	mov	r4, r1
 8004edc:	469a      	mov	sl, r3
 8004ede:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ee2:	d807      	bhi.n	8004ef4 <_printf_i+0x28>
 8004ee4:	2f62      	cmp	r7, #98	@ 0x62
 8004ee6:	d80a      	bhi.n	8004efe <_printf_i+0x32>
 8004ee8:	2f00      	cmp	r7, #0
 8004eea:	f000 80d1 	beq.w	8005090 <_printf_i+0x1c4>
 8004eee:	2f58      	cmp	r7, #88	@ 0x58
 8004ef0:	f000 80b8 	beq.w	8005064 <_printf_i+0x198>
 8004ef4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ef8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004efc:	e03a      	b.n	8004f74 <_printf_i+0xa8>
 8004efe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f02:	2b15      	cmp	r3, #21
 8004f04:	d8f6      	bhi.n	8004ef4 <_printf_i+0x28>
 8004f06:	a101      	add	r1, pc, #4	@ (adr r1, 8004f0c <_printf_i+0x40>)
 8004f08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f0c:	08004f65 	.word	0x08004f65
 8004f10:	08004f79 	.word	0x08004f79
 8004f14:	08004ef5 	.word	0x08004ef5
 8004f18:	08004ef5 	.word	0x08004ef5
 8004f1c:	08004ef5 	.word	0x08004ef5
 8004f20:	08004ef5 	.word	0x08004ef5
 8004f24:	08004f79 	.word	0x08004f79
 8004f28:	08004ef5 	.word	0x08004ef5
 8004f2c:	08004ef5 	.word	0x08004ef5
 8004f30:	08004ef5 	.word	0x08004ef5
 8004f34:	08004ef5 	.word	0x08004ef5
 8004f38:	08005077 	.word	0x08005077
 8004f3c:	08004fa3 	.word	0x08004fa3
 8004f40:	08005031 	.word	0x08005031
 8004f44:	08004ef5 	.word	0x08004ef5
 8004f48:	08004ef5 	.word	0x08004ef5
 8004f4c:	08005099 	.word	0x08005099
 8004f50:	08004ef5 	.word	0x08004ef5
 8004f54:	08004fa3 	.word	0x08004fa3
 8004f58:	08004ef5 	.word	0x08004ef5
 8004f5c:	08004ef5 	.word	0x08004ef5
 8004f60:	08005039 	.word	0x08005039
 8004f64:	6833      	ldr	r3, [r6, #0]
 8004f66:	1d1a      	adds	r2, r3, #4
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6032      	str	r2, [r6, #0]
 8004f6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f70:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004f74:	2301      	movs	r3, #1
 8004f76:	e09c      	b.n	80050b2 <_printf_i+0x1e6>
 8004f78:	6833      	ldr	r3, [r6, #0]
 8004f7a:	6820      	ldr	r0, [r4, #0]
 8004f7c:	1d19      	adds	r1, r3, #4
 8004f7e:	6031      	str	r1, [r6, #0]
 8004f80:	0606      	lsls	r6, r0, #24
 8004f82:	d501      	bpl.n	8004f88 <_printf_i+0xbc>
 8004f84:	681d      	ldr	r5, [r3, #0]
 8004f86:	e003      	b.n	8004f90 <_printf_i+0xc4>
 8004f88:	0645      	lsls	r5, r0, #25
 8004f8a:	d5fb      	bpl.n	8004f84 <_printf_i+0xb8>
 8004f8c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f90:	2d00      	cmp	r5, #0
 8004f92:	da03      	bge.n	8004f9c <_printf_i+0xd0>
 8004f94:	232d      	movs	r3, #45	@ 0x2d
 8004f96:	426d      	negs	r5, r5
 8004f98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f9c:	4858      	ldr	r0, [pc, #352]	@ (8005100 <_printf_i+0x234>)
 8004f9e:	230a      	movs	r3, #10
 8004fa0:	e011      	b.n	8004fc6 <_printf_i+0xfa>
 8004fa2:	6821      	ldr	r1, [r4, #0]
 8004fa4:	6833      	ldr	r3, [r6, #0]
 8004fa6:	0608      	lsls	r0, r1, #24
 8004fa8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004fac:	d402      	bmi.n	8004fb4 <_printf_i+0xe8>
 8004fae:	0649      	lsls	r1, r1, #25
 8004fb0:	bf48      	it	mi
 8004fb2:	b2ad      	uxthmi	r5, r5
 8004fb4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004fb6:	4852      	ldr	r0, [pc, #328]	@ (8005100 <_printf_i+0x234>)
 8004fb8:	6033      	str	r3, [r6, #0]
 8004fba:	bf14      	ite	ne
 8004fbc:	230a      	movne	r3, #10
 8004fbe:	2308      	moveq	r3, #8
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004fc6:	6866      	ldr	r6, [r4, #4]
 8004fc8:	60a6      	str	r6, [r4, #8]
 8004fca:	2e00      	cmp	r6, #0
 8004fcc:	db05      	blt.n	8004fda <_printf_i+0x10e>
 8004fce:	6821      	ldr	r1, [r4, #0]
 8004fd0:	432e      	orrs	r6, r5
 8004fd2:	f021 0104 	bic.w	r1, r1, #4
 8004fd6:	6021      	str	r1, [r4, #0]
 8004fd8:	d04b      	beq.n	8005072 <_printf_i+0x1a6>
 8004fda:	4616      	mov	r6, r2
 8004fdc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004fe0:	fb03 5711 	mls	r7, r3, r1, r5
 8004fe4:	5dc7      	ldrb	r7, [r0, r7]
 8004fe6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004fea:	462f      	mov	r7, r5
 8004fec:	42bb      	cmp	r3, r7
 8004fee:	460d      	mov	r5, r1
 8004ff0:	d9f4      	bls.n	8004fdc <_printf_i+0x110>
 8004ff2:	2b08      	cmp	r3, #8
 8004ff4:	d10b      	bne.n	800500e <_printf_i+0x142>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	07df      	lsls	r7, r3, #31
 8004ffa:	d508      	bpl.n	800500e <_printf_i+0x142>
 8004ffc:	6923      	ldr	r3, [r4, #16]
 8004ffe:	6861      	ldr	r1, [r4, #4]
 8005000:	4299      	cmp	r1, r3
 8005002:	bfde      	ittt	le
 8005004:	2330      	movle	r3, #48	@ 0x30
 8005006:	f806 3c01 	strble.w	r3, [r6, #-1]
 800500a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800500e:	1b92      	subs	r2, r2, r6
 8005010:	6122      	str	r2, [r4, #16]
 8005012:	f8cd a000 	str.w	sl, [sp]
 8005016:	464b      	mov	r3, r9
 8005018:	aa03      	add	r2, sp, #12
 800501a:	4621      	mov	r1, r4
 800501c:	4640      	mov	r0, r8
 800501e:	f7ff fee7 	bl	8004df0 <_printf_common>
 8005022:	3001      	adds	r0, #1
 8005024:	d14a      	bne.n	80050bc <_printf_i+0x1f0>
 8005026:	f04f 30ff 	mov.w	r0, #4294967295
 800502a:	b004      	add	sp, #16
 800502c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005030:	6823      	ldr	r3, [r4, #0]
 8005032:	f043 0320 	orr.w	r3, r3, #32
 8005036:	6023      	str	r3, [r4, #0]
 8005038:	4832      	ldr	r0, [pc, #200]	@ (8005104 <_printf_i+0x238>)
 800503a:	2778      	movs	r7, #120	@ 0x78
 800503c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005040:	6823      	ldr	r3, [r4, #0]
 8005042:	6831      	ldr	r1, [r6, #0]
 8005044:	061f      	lsls	r7, r3, #24
 8005046:	f851 5b04 	ldr.w	r5, [r1], #4
 800504a:	d402      	bmi.n	8005052 <_printf_i+0x186>
 800504c:	065f      	lsls	r7, r3, #25
 800504e:	bf48      	it	mi
 8005050:	b2ad      	uxthmi	r5, r5
 8005052:	6031      	str	r1, [r6, #0]
 8005054:	07d9      	lsls	r1, r3, #31
 8005056:	bf44      	itt	mi
 8005058:	f043 0320 	orrmi.w	r3, r3, #32
 800505c:	6023      	strmi	r3, [r4, #0]
 800505e:	b11d      	cbz	r5, 8005068 <_printf_i+0x19c>
 8005060:	2310      	movs	r3, #16
 8005062:	e7ad      	b.n	8004fc0 <_printf_i+0xf4>
 8005064:	4826      	ldr	r0, [pc, #152]	@ (8005100 <_printf_i+0x234>)
 8005066:	e7e9      	b.n	800503c <_printf_i+0x170>
 8005068:	6823      	ldr	r3, [r4, #0]
 800506a:	f023 0320 	bic.w	r3, r3, #32
 800506e:	6023      	str	r3, [r4, #0]
 8005070:	e7f6      	b.n	8005060 <_printf_i+0x194>
 8005072:	4616      	mov	r6, r2
 8005074:	e7bd      	b.n	8004ff2 <_printf_i+0x126>
 8005076:	6833      	ldr	r3, [r6, #0]
 8005078:	6825      	ldr	r5, [r4, #0]
 800507a:	6961      	ldr	r1, [r4, #20]
 800507c:	1d18      	adds	r0, r3, #4
 800507e:	6030      	str	r0, [r6, #0]
 8005080:	062e      	lsls	r6, r5, #24
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	d501      	bpl.n	800508a <_printf_i+0x1be>
 8005086:	6019      	str	r1, [r3, #0]
 8005088:	e002      	b.n	8005090 <_printf_i+0x1c4>
 800508a:	0668      	lsls	r0, r5, #25
 800508c:	d5fb      	bpl.n	8005086 <_printf_i+0x1ba>
 800508e:	8019      	strh	r1, [r3, #0]
 8005090:	2300      	movs	r3, #0
 8005092:	6123      	str	r3, [r4, #16]
 8005094:	4616      	mov	r6, r2
 8005096:	e7bc      	b.n	8005012 <_printf_i+0x146>
 8005098:	6833      	ldr	r3, [r6, #0]
 800509a:	1d1a      	adds	r2, r3, #4
 800509c:	6032      	str	r2, [r6, #0]
 800509e:	681e      	ldr	r6, [r3, #0]
 80050a0:	6862      	ldr	r2, [r4, #4]
 80050a2:	2100      	movs	r1, #0
 80050a4:	4630      	mov	r0, r6
 80050a6:	f7fb f893 	bl	80001d0 <memchr>
 80050aa:	b108      	cbz	r0, 80050b0 <_printf_i+0x1e4>
 80050ac:	1b80      	subs	r0, r0, r6
 80050ae:	6060      	str	r0, [r4, #4]
 80050b0:	6863      	ldr	r3, [r4, #4]
 80050b2:	6123      	str	r3, [r4, #16]
 80050b4:	2300      	movs	r3, #0
 80050b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050ba:	e7aa      	b.n	8005012 <_printf_i+0x146>
 80050bc:	6923      	ldr	r3, [r4, #16]
 80050be:	4632      	mov	r2, r6
 80050c0:	4649      	mov	r1, r9
 80050c2:	4640      	mov	r0, r8
 80050c4:	47d0      	blx	sl
 80050c6:	3001      	adds	r0, #1
 80050c8:	d0ad      	beq.n	8005026 <_printf_i+0x15a>
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	079b      	lsls	r3, r3, #30
 80050ce:	d413      	bmi.n	80050f8 <_printf_i+0x22c>
 80050d0:	68e0      	ldr	r0, [r4, #12]
 80050d2:	9b03      	ldr	r3, [sp, #12]
 80050d4:	4298      	cmp	r0, r3
 80050d6:	bfb8      	it	lt
 80050d8:	4618      	movlt	r0, r3
 80050da:	e7a6      	b.n	800502a <_printf_i+0x15e>
 80050dc:	2301      	movs	r3, #1
 80050de:	4632      	mov	r2, r6
 80050e0:	4649      	mov	r1, r9
 80050e2:	4640      	mov	r0, r8
 80050e4:	47d0      	blx	sl
 80050e6:	3001      	adds	r0, #1
 80050e8:	d09d      	beq.n	8005026 <_printf_i+0x15a>
 80050ea:	3501      	adds	r5, #1
 80050ec:	68e3      	ldr	r3, [r4, #12]
 80050ee:	9903      	ldr	r1, [sp, #12]
 80050f0:	1a5b      	subs	r3, r3, r1
 80050f2:	42ab      	cmp	r3, r5
 80050f4:	dcf2      	bgt.n	80050dc <_printf_i+0x210>
 80050f6:	e7eb      	b.n	80050d0 <_printf_i+0x204>
 80050f8:	2500      	movs	r5, #0
 80050fa:	f104 0619 	add.w	r6, r4, #25
 80050fe:	e7f5      	b.n	80050ec <_printf_i+0x220>
 8005100:	0800552d 	.word	0x0800552d
 8005104:	0800553e 	.word	0x0800553e

08005108 <__sflush_r>:
 8005108:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800510c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005110:	0716      	lsls	r6, r2, #28
 8005112:	4605      	mov	r5, r0
 8005114:	460c      	mov	r4, r1
 8005116:	d454      	bmi.n	80051c2 <__sflush_r+0xba>
 8005118:	684b      	ldr	r3, [r1, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	dc02      	bgt.n	8005124 <__sflush_r+0x1c>
 800511e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005120:	2b00      	cmp	r3, #0
 8005122:	dd48      	ble.n	80051b6 <__sflush_r+0xae>
 8005124:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005126:	2e00      	cmp	r6, #0
 8005128:	d045      	beq.n	80051b6 <__sflush_r+0xae>
 800512a:	2300      	movs	r3, #0
 800512c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005130:	682f      	ldr	r7, [r5, #0]
 8005132:	6a21      	ldr	r1, [r4, #32]
 8005134:	602b      	str	r3, [r5, #0]
 8005136:	d030      	beq.n	800519a <__sflush_r+0x92>
 8005138:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800513a:	89a3      	ldrh	r3, [r4, #12]
 800513c:	0759      	lsls	r1, r3, #29
 800513e:	d505      	bpl.n	800514c <__sflush_r+0x44>
 8005140:	6863      	ldr	r3, [r4, #4]
 8005142:	1ad2      	subs	r2, r2, r3
 8005144:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005146:	b10b      	cbz	r3, 800514c <__sflush_r+0x44>
 8005148:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800514a:	1ad2      	subs	r2, r2, r3
 800514c:	2300      	movs	r3, #0
 800514e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005150:	6a21      	ldr	r1, [r4, #32]
 8005152:	4628      	mov	r0, r5
 8005154:	47b0      	blx	r6
 8005156:	1c43      	adds	r3, r0, #1
 8005158:	89a3      	ldrh	r3, [r4, #12]
 800515a:	d106      	bne.n	800516a <__sflush_r+0x62>
 800515c:	6829      	ldr	r1, [r5, #0]
 800515e:	291d      	cmp	r1, #29
 8005160:	d82b      	bhi.n	80051ba <__sflush_r+0xb2>
 8005162:	4a2a      	ldr	r2, [pc, #168]	@ (800520c <__sflush_r+0x104>)
 8005164:	40ca      	lsrs	r2, r1
 8005166:	07d6      	lsls	r6, r2, #31
 8005168:	d527      	bpl.n	80051ba <__sflush_r+0xb2>
 800516a:	2200      	movs	r2, #0
 800516c:	6062      	str	r2, [r4, #4]
 800516e:	04d9      	lsls	r1, r3, #19
 8005170:	6922      	ldr	r2, [r4, #16]
 8005172:	6022      	str	r2, [r4, #0]
 8005174:	d504      	bpl.n	8005180 <__sflush_r+0x78>
 8005176:	1c42      	adds	r2, r0, #1
 8005178:	d101      	bne.n	800517e <__sflush_r+0x76>
 800517a:	682b      	ldr	r3, [r5, #0]
 800517c:	b903      	cbnz	r3, 8005180 <__sflush_r+0x78>
 800517e:	6560      	str	r0, [r4, #84]	@ 0x54
 8005180:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005182:	602f      	str	r7, [r5, #0]
 8005184:	b1b9      	cbz	r1, 80051b6 <__sflush_r+0xae>
 8005186:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800518a:	4299      	cmp	r1, r3
 800518c:	d002      	beq.n	8005194 <__sflush_r+0x8c>
 800518e:	4628      	mov	r0, r5
 8005190:	f7ff fbf4 	bl	800497c <_free_r>
 8005194:	2300      	movs	r3, #0
 8005196:	6363      	str	r3, [r4, #52]	@ 0x34
 8005198:	e00d      	b.n	80051b6 <__sflush_r+0xae>
 800519a:	2301      	movs	r3, #1
 800519c:	4628      	mov	r0, r5
 800519e:	47b0      	blx	r6
 80051a0:	4602      	mov	r2, r0
 80051a2:	1c50      	adds	r0, r2, #1
 80051a4:	d1c9      	bne.n	800513a <__sflush_r+0x32>
 80051a6:	682b      	ldr	r3, [r5, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0c6      	beq.n	800513a <__sflush_r+0x32>
 80051ac:	2b1d      	cmp	r3, #29
 80051ae:	d001      	beq.n	80051b4 <__sflush_r+0xac>
 80051b0:	2b16      	cmp	r3, #22
 80051b2:	d11e      	bne.n	80051f2 <__sflush_r+0xea>
 80051b4:	602f      	str	r7, [r5, #0]
 80051b6:	2000      	movs	r0, #0
 80051b8:	e022      	b.n	8005200 <__sflush_r+0xf8>
 80051ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051be:	b21b      	sxth	r3, r3
 80051c0:	e01b      	b.n	80051fa <__sflush_r+0xf2>
 80051c2:	690f      	ldr	r7, [r1, #16]
 80051c4:	2f00      	cmp	r7, #0
 80051c6:	d0f6      	beq.n	80051b6 <__sflush_r+0xae>
 80051c8:	0793      	lsls	r3, r2, #30
 80051ca:	680e      	ldr	r6, [r1, #0]
 80051cc:	bf08      	it	eq
 80051ce:	694b      	ldreq	r3, [r1, #20]
 80051d0:	600f      	str	r7, [r1, #0]
 80051d2:	bf18      	it	ne
 80051d4:	2300      	movne	r3, #0
 80051d6:	eba6 0807 	sub.w	r8, r6, r7
 80051da:	608b      	str	r3, [r1, #8]
 80051dc:	f1b8 0f00 	cmp.w	r8, #0
 80051e0:	dde9      	ble.n	80051b6 <__sflush_r+0xae>
 80051e2:	6a21      	ldr	r1, [r4, #32]
 80051e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80051e6:	4643      	mov	r3, r8
 80051e8:	463a      	mov	r2, r7
 80051ea:	4628      	mov	r0, r5
 80051ec:	47b0      	blx	r6
 80051ee:	2800      	cmp	r0, #0
 80051f0:	dc08      	bgt.n	8005204 <__sflush_r+0xfc>
 80051f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051fa:	81a3      	strh	r3, [r4, #12]
 80051fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005204:	4407      	add	r7, r0
 8005206:	eba8 0800 	sub.w	r8, r8, r0
 800520a:	e7e7      	b.n	80051dc <__sflush_r+0xd4>
 800520c:	20400001 	.word	0x20400001

08005210 <_fflush_r>:
 8005210:	b538      	push	{r3, r4, r5, lr}
 8005212:	690b      	ldr	r3, [r1, #16]
 8005214:	4605      	mov	r5, r0
 8005216:	460c      	mov	r4, r1
 8005218:	b913      	cbnz	r3, 8005220 <_fflush_r+0x10>
 800521a:	2500      	movs	r5, #0
 800521c:	4628      	mov	r0, r5
 800521e:	bd38      	pop	{r3, r4, r5, pc}
 8005220:	b118      	cbz	r0, 800522a <_fflush_r+0x1a>
 8005222:	6a03      	ldr	r3, [r0, #32]
 8005224:	b90b      	cbnz	r3, 800522a <_fflush_r+0x1a>
 8005226:	f7ff faa1 	bl	800476c <__sinit>
 800522a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d0f3      	beq.n	800521a <_fflush_r+0xa>
 8005232:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005234:	07d0      	lsls	r0, r2, #31
 8005236:	d404      	bmi.n	8005242 <_fflush_r+0x32>
 8005238:	0599      	lsls	r1, r3, #22
 800523a:	d402      	bmi.n	8005242 <_fflush_r+0x32>
 800523c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800523e:	f7ff fb9a 	bl	8004976 <__retarget_lock_acquire_recursive>
 8005242:	4628      	mov	r0, r5
 8005244:	4621      	mov	r1, r4
 8005246:	f7ff ff5f 	bl	8005108 <__sflush_r>
 800524a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800524c:	07da      	lsls	r2, r3, #31
 800524e:	4605      	mov	r5, r0
 8005250:	d4e4      	bmi.n	800521c <_fflush_r+0xc>
 8005252:	89a3      	ldrh	r3, [r4, #12]
 8005254:	059b      	lsls	r3, r3, #22
 8005256:	d4e1      	bmi.n	800521c <_fflush_r+0xc>
 8005258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800525a:	f7ff fb8d 	bl	8004978 <__retarget_lock_release_recursive>
 800525e:	e7dd      	b.n	800521c <_fflush_r+0xc>

08005260 <__swbuf_r>:
 8005260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005262:	460e      	mov	r6, r1
 8005264:	4614      	mov	r4, r2
 8005266:	4605      	mov	r5, r0
 8005268:	b118      	cbz	r0, 8005272 <__swbuf_r+0x12>
 800526a:	6a03      	ldr	r3, [r0, #32]
 800526c:	b90b      	cbnz	r3, 8005272 <__swbuf_r+0x12>
 800526e:	f7ff fa7d 	bl	800476c <__sinit>
 8005272:	69a3      	ldr	r3, [r4, #24]
 8005274:	60a3      	str	r3, [r4, #8]
 8005276:	89a3      	ldrh	r3, [r4, #12]
 8005278:	071a      	lsls	r2, r3, #28
 800527a:	d501      	bpl.n	8005280 <__swbuf_r+0x20>
 800527c:	6923      	ldr	r3, [r4, #16]
 800527e:	b943      	cbnz	r3, 8005292 <__swbuf_r+0x32>
 8005280:	4621      	mov	r1, r4
 8005282:	4628      	mov	r0, r5
 8005284:	f000 f82a 	bl	80052dc <__swsetup_r>
 8005288:	b118      	cbz	r0, 8005292 <__swbuf_r+0x32>
 800528a:	f04f 37ff 	mov.w	r7, #4294967295
 800528e:	4638      	mov	r0, r7
 8005290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	6922      	ldr	r2, [r4, #16]
 8005296:	1a98      	subs	r0, r3, r2
 8005298:	6963      	ldr	r3, [r4, #20]
 800529a:	b2f6      	uxtb	r6, r6
 800529c:	4283      	cmp	r3, r0
 800529e:	4637      	mov	r7, r6
 80052a0:	dc05      	bgt.n	80052ae <__swbuf_r+0x4e>
 80052a2:	4621      	mov	r1, r4
 80052a4:	4628      	mov	r0, r5
 80052a6:	f7ff ffb3 	bl	8005210 <_fflush_r>
 80052aa:	2800      	cmp	r0, #0
 80052ac:	d1ed      	bne.n	800528a <__swbuf_r+0x2a>
 80052ae:	68a3      	ldr	r3, [r4, #8]
 80052b0:	3b01      	subs	r3, #1
 80052b2:	60a3      	str	r3, [r4, #8]
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	6022      	str	r2, [r4, #0]
 80052ba:	701e      	strb	r6, [r3, #0]
 80052bc:	6962      	ldr	r2, [r4, #20]
 80052be:	1c43      	adds	r3, r0, #1
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d004      	beq.n	80052ce <__swbuf_r+0x6e>
 80052c4:	89a3      	ldrh	r3, [r4, #12]
 80052c6:	07db      	lsls	r3, r3, #31
 80052c8:	d5e1      	bpl.n	800528e <__swbuf_r+0x2e>
 80052ca:	2e0a      	cmp	r6, #10
 80052cc:	d1df      	bne.n	800528e <__swbuf_r+0x2e>
 80052ce:	4621      	mov	r1, r4
 80052d0:	4628      	mov	r0, r5
 80052d2:	f7ff ff9d 	bl	8005210 <_fflush_r>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	d0d9      	beq.n	800528e <__swbuf_r+0x2e>
 80052da:	e7d6      	b.n	800528a <__swbuf_r+0x2a>

080052dc <__swsetup_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4b29      	ldr	r3, [pc, #164]	@ (8005384 <__swsetup_r+0xa8>)
 80052e0:	4605      	mov	r5, r0
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	460c      	mov	r4, r1
 80052e6:	b118      	cbz	r0, 80052f0 <__swsetup_r+0x14>
 80052e8:	6a03      	ldr	r3, [r0, #32]
 80052ea:	b90b      	cbnz	r3, 80052f0 <__swsetup_r+0x14>
 80052ec:	f7ff fa3e 	bl	800476c <__sinit>
 80052f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052f4:	0719      	lsls	r1, r3, #28
 80052f6:	d422      	bmi.n	800533e <__swsetup_r+0x62>
 80052f8:	06da      	lsls	r2, r3, #27
 80052fa:	d407      	bmi.n	800530c <__swsetup_r+0x30>
 80052fc:	2209      	movs	r2, #9
 80052fe:	602a      	str	r2, [r5, #0]
 8005300:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005304:	81a3      	strh	r3, [r4, #12]
 8005306:	f04f 30ff 	mov.w	r0, #4294967295
 800530a:	e033      	b.n	8005374 <__swsetup_r+0x98>
 800530c:	0758      	lsls	r0, r3, #29
 800530e:	d512      	bpl.n	8005336 <__swsetup_r+0x5a>
 8005310:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005312:	b141      	cbz	r1, 8005326 <__swsetup_r+0x4a>
 8005314:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005318:	4299      	cmp	r1, r3
 800531a:	d002      	beq.n	8005322 <__swsetup_r+0x46>
 800531c:	4628      	mov	r0, r5
 800531e:	f7ff fb2d 	bl	800497c <_free_r>
 8005322:	2300      	movs	r3, #0
 8005324:	6363      	str	r3, [r4, #52]	@ 0x34
 8005326:	89a3      	ldrh	r3, [r4, #12]
 8005328:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800532c:	81a3      	strh	r3, [r4, #12]
 800532e:	2300      	movs	r3, #0
 8005330:	6063      	str	r3, [r4, #4]
 8005332:	6923      	ldr	r3, [r4, #16]
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	89a3      	ldrh	r3, [r4, #12]
 8005338:	f043 0308 	orr.w	r3, r3, #8
 800533c:	81a3      	strh	r3, [r4, #12]
 800533e:	6923      	ldr	r3, [r4, #16]
 8005340:	b94b      	cbnz	r3, 8005356 <__swsetup_r+0x7a>
 8005342:	89a3      	ldrh	r3, [r4, #12]
 8005344:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800534c:	d003      	beq.n	8005356 <__swsetup_r+0x7a>
 800534e:	4621      	mov	r1, r4
 8005350:	4628      	mov	r0, r5
 8005352:	f000 f84f 	bl	80053f4 <__smakebuf_r>
 8005356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800535a:	f013 0201 	ands.w	r2, r3, #1
 800535e:	d00a      	beq.n	8005376 <__swsetup_r+0x9a>
 8005360:	2200      	movs	r2, #0
 8005362:	60a2      	str	r2, [r4, #8]
 8005364:	6962      	ldr	r2, [r4, #20]
 8005366:	4252      	negs	r2, r2
 8005368:	61a2      	str	r2, [r4, #24]
 800536a:	6922      	ldr	r2, [r4, #16]
 800536c:	b942      	cbnz	r2, 8005380 <__swsetup_r+0xa4>
 800536e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005372:	d1c5      	bne.n	8005300 <__swsetup_r+0x24>
 8005374:	bd38      	pop	{r3, r4, r5, pc}
 8005376:	0799      	lsls	r1, r3, #30
 8005378:	bf58      	it	pl
 800537a:	6962      	ldrpl	r2, [r4, #20]
 800537c:	60a2      	str	r2, [r4, #8]
 800537e:	e7f4      	b.n	800536a <__swsetup_r+0x8e>
 8005380:	2000      	movs	r0, #0
 8005382:	e7f7      	b.n	8005374 <__swsetup_r+0x98>
 8005384:	20000018 	.word	0x20000018

08005388 <_sbrk_r>:
 8005388:	b538      	push	{r3, r4, r5, lr}
 800538a:	4d06      	ldr	r5, [pc, #24]	@ (80053a4 <_sbrk_r+0x1c>)
 800538c:	2300      	movs	r3, #0
 800538e:	4604      	mov	r4, r0
 8005390:	4608      	mov	r0, r1
 8005392:	602b      	str	r3, [r5, #0]
 8005394:	f7fb feb0 	bl	80010f8 <_sbrk>
 8005398:	1c43      	adds	r3, r0, #1
 800539a:	d102      	bne.n	80053a2 <_sbrk_r+0x1a>
 800539c:	682b      	ldr	r3, [r5, #0]
 800539e:	b103      	cbz	r3, 80053a2 <_sbrk_r+0x1a>
 80053a0:	6023      	str	r3, [r4, #0]
 80053a2:	bd38      	pop	{r3, r4, r5, pc}
 80053a4:	200002b4 	.word	0x200002b4

080053a8 <__swhatbuf_r>:
 80053a8:	b570      	push	{r4, r5, r6, lr}
 80053aa:	460c      	mov	r4, r1
 80053ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b0:	2900      	cmp	r1, #0
 80053b2:	b096      	sub	sp, #88	@ 0x58
 80053b4:	4615      	mov	r5, r2
 80053b6:	461e      	mov	r6, r3
 80053b8:	da0d      	bge.n	80053d6 <__swhatbuf_r+0x2e>
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80053c0:	f04f 0100 	mov.w	r1, #0
 80053c4:	bf14      	ite	ne
 80053c6:	2340      	movne	r3, #64	@ 0x40
 80053c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80053cc:	2000      	movs	r0, #0
 80053ce:	6031      	str	r1, [r6, #0]
 80053d0:	602b      	str	r3, [r5, #0]
 80053d2:	b016      	add	sp, #88	@ 0x58
 80053d4:	bd70      	pop	{r4, r5, r6, pc}
 80053d6:	466a      	mov	r2, sp
 80053d8:	f000 f848 	bl	800546c <_fstat_r>
 80053dc:	2800      	cmp	r0, #0
 80053de:	dbec      	blt.n	80053ba <__swhatbuf_r+0x12>
 80053e0:	9901      	ldr	r1, [sp, #4]
 80053e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80053e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80053ea:	4259      	negs	r1, r3
 80053ec:	4159      	adcs	r1, r3
 80053ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80053f2:	e7eb      	b.n	80053cc <__swhatbuf_r+0x24>

080053f4 <__smakebuf_r>:
 80053f4:	898b      	ldrh	r3, [r1, #12]
 80053f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053f8:	079d      	lsls	r5, r3, #30
 80053fa:	4606      	mov	r6, r0
 80053fc:	460c      	mov	r4, r1
 80053fe:	d507      	bpl.n	8005410 <__smakebuf_r+0x1c>
 8005400:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	6123      	str	r3, [r4, #16]
 8005408:	2301      	movs	r3, #1
 800540a:	6163      	str	r3, [r4, #20]
 800540c:	b003      	add	sp, #12
 800540e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005410:	ab01      	add	r3, sp, #4
 8005412:	466a      	mov	r2, sp
 8005414:	f7ff ffc8 	bl	80053a8 <__swhatbuf_r>
 8005418:	9f00      	ldr	r7, [sp, #0]
 800541a:	4605      	mov	r5, r0
 800541c:	4639      	mov	r1, r7
 800541e:	4630      	mov	r0, r6
 8005420:	f7ff fb18 	bl	8004a54 <_malloc_r>
 8005424:	b948      	cbnz	r0, 800543a <__smakebuf_r+0x46>
 8005426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800542a:	059a      	lsls	r2, r3, #22
 800542c:	d4ee      	bmi.n	800540c <__smakebuf_r+0x18>
 800542e:	f023 0303 	bic.w	r3, r3, #3
 8005432:	f043 0302 	orr.w	r3, r3, #2
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	e7e2      	b.n	8005400 <__smakebuf_r+0xc>
 800543a:	89a3      	ldrh	r3, [r4, #12]
 800543c:	6020      	str	r0, [r4, #0]
 800543e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005442:	81a3      	strh	r3, [r4, #12]
 8005444:	9b01      	ldr	r3, [sp, #4]
 8005446:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800544a:	b15b      	cbz	r3, 8005464 <__smakebuf_r+0x70>
 800544c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005450:	4630      	mov	r0, r6
 8005452:	f000 f81d 	bl	8005490 <_isatty_r>
 8005456:	b128      	cbz	r0, 8005464 <__smakebuf_r+0x70>
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	f023 0303 	bic.w	r3, r3, #3
 800545e:	f043 0301 	orr.w	r3, r3, #1
 8005462:	81a3      	strh	r3, [r4, #12]
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	431d      	orrs	r5, r3
 8005468:	81a5      	strh	r5, [r4, #12]
 800546a:	e7cf      	b.n	800540c <__smakebuf_r+0x18>

0800546c <_fstat_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	4d07      	ldr	r5, [pc, #28]	@ (800548c <_fstat_r+0x20>)
 8005470:	2300      	movs	r3, #0
 8005472:	4604      	mov	r4, r0
 8005474:	4608      	mov	r0, r1
 8005476:	4611      	mov	r1, r2
 8005478:	602b      	str	r3, [r5, #0]
 800547a:	f7fb fe15 	bl	80010a8 <_fstat>
 800547e:	1c43      	adds	r3, r0, #1
 8005480:	d102      	bne.n	8005488 <_fstat_r+0x1c>
 8005482:	682b      	ldr	r3, [r5, #0]
 8005484:	b103      	cbz	r3, 8005488 <_fstat_r+0x1c>
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	bd38      	pop	{r3, r4, r5, pc}
 800548a:	bf00      	nop
 800548c:	200002b4 	.word	0x200002b4

08005490 <_isatty_r>:
 8005490:	b538      	push	{r3, r4, r5, lr}
 8005492:	4d06      	ldr	r5, [pc, #24]	@ (80054ac <_isatty_r+0x1c>)
 8005494:	2300      	movs	r3, #0
 8005496:	4604      	mov	r4, r0
 8005498:	4608      	mov	r0, r1
 800549a:	602b      	str	r3, [r5, #0]
 800549c:	f7fb fe14 	bl	80010c8 <_isatty>
 80054a0:	1c43      	adds	r3, r0, #1
 80054a2:	d102      	bne.n	80054aa <_isatty_r+0x1a>
 80054a4:	682b      	ldr	r3, [r5, #0]
 80054a6:	b103      	cbz	r3, 80054aa <_isatty_r+0x1a>
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	bd38      	pop	{r3, r4, r5, pc}
 80054ac:	200002b4 	.word	0x200002b4

080054b0 <_init>:
 80054b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b2:	bf00      	nop
 80054b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b6:	bc08      	pop	{r3}
 80054b8:	469e      	mov	lr, r3
 80054ba:	4770      	bx	lr

080054bc <_fini>:
 80054bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054be:	bf00      	nop
 80054c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054c2:	bc08      	pop	{r3}
 80054c4:	469e      	mov	lr, r3
 80054c6:	4770      	bx	lr
