// Seed: 1560573269
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wor id_2;
  inout wire id_1;
  wire id_8;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_2 = 32'd89
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  input wire _id_1;
  wire id_14;
  assign id_3[id_2==id_1] = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_9,
      id_11,
      id_11,
      id_13,
      id_13
  );
endmodule
