|toplevel
I2C_SCLK <= avconf:inst1.I2C_SCLK
CLOCK_50 => avconf:inst1.CLOCK_50
CLOCK_50 => Audio_Controller:inst.CLOCK_50
CLOCK_50 => DE2_Default:inst3.CLOCK_50
KEY[0] => inst5.IN0
I2C_SDAT <> avconf:inst1.I2C_SDAT
AUD_DACDAT <= Audio_Controller:inst.AUD_DACDAT
SW[0] => filter_demo:inst4.SW[0]
SW[0] => DE2_Default:inst3.SW[0]
SW[1] => filter_demo:inst4.SW[1]
SW[1] => DE2_Default:inst3.SW[1]
SW[2] => filter_demo:inst4.SW[2]
SW[2] => DE2_Default:inst3.SW[2]
SW[3] => filter_demo:inst4.SW[3]
SW[3] => DE2_Default:inst3.SW[3]
SW[4] => filter_demo:inst4.SW[4]
SW[4] => DE2_Default:inst3.SW[4]
SW[5] => filter_demo:inst4.SW[5]
SW[5] => DE2_Default:inst3.SW[5]
SW[6] => filter_demo:inst4.SW[6]
SW[6] => DE2_Default:inst3.SW[6]
SW[7] => filter_demo:inst4.SW[7]
SW[7] => DE2_Default:inst3.SW[7]
SW[8] => filter_demo:inst4.SW[8]
SW[8] => DE2_Default:inst3.SW[8]
SW[9] => filter_demo:inst4.SW[9]
SW[9] => DE2_Default:inst3.SW[9]
SW[10] => filter_demo:inst4.SW[10]
SW[10] => DE2_Default:inst3.SW[10]
SW[11] => filter_demo:inst4.SW[11]
SW[11] => DE2_Default:inst3.SW[11]
SW[12] => filter_demo:inst4.SW[12]
SW[12] => DE2_Default:inst3.SW[12]
SW[13] => filter_demo:inst4.SW[13]
SW[13] => DE2_Default:inst3.SW[13]
SW[14] => filter_demo:inst4.SW[14]
SW[14] => DE2_Default:inst3.SW[14]
SW[15] => filter_demo:inst4.SW[15]
SW[15] => DE2_Default:inst3.SW[15]
SW[16] => filter_demo:inst4.SW[16]
SW[16] => DE2_Default:inst3.SW[16]
SW[17] => filter_demo:inst4.SW[17]
SW[17] => DE2_Default:inst3.SW[17]
AUD_ADCDAT => Audio_Controller:inst.AUD_ADCDAT
AUD_BCLK <> Audio_Controller:inst.AUD_BCLK
AUD_ADCLRCK <> Audio_Controller:inst.AUD_ADCLRCK
AUD_DACLRCK <> Audio_Controller:inst.AUD_DACLRCK
AUD_XCK <= Audio_Controller:inst.AUD_XCK
VGA_SYNC <= DE2_Default:inst3.VGA_SYNC
CLOCK_27 => DE2_Default:inst3.CLOCK_27
VGA_BLANK <= DE2_Default:inst3.VGA_BLANK
VGA_VS <= DE2_Default:inst3.VGA_VS
VGA_HS <= DE2_Default:inst3.VGA_HS
VGA_CLK <= DE2_Default:inst3.VGA_CLK
LEDR[0] <= LEDdriver:inst2.out[0]
LEDR[1] <= LEDdriver:inst2.out[1]
LEDR[2] <= LEDdriver:inst2.out[2]
LEDR[3] <= LEDdriver:inst2.out[3]
LEDR[4] <= LEDdriver:inst2.out[4]
LEDR[5] <= LEDdriver:inst2.out[5]
LEDR[6] <= LEDdriver:inst2.out[6]
LEDR[7] <= LEDdriver:inst2.out[7]
LEDR[8] <= LEDdriver:inst2.out[8]
LEDR[9] <= LEDdriver:inst2.out[9]
LEDR[10] <= LEDdriver:inst2.out[10]
LEDR[11] <= LEDdriver:inst2.out[11]
LEDR[12] <= LEDdriver:inst2.out[12]
LEDR[13] <= LEDdriver:inst2.out[13]
LEDR[14] <= LEDdriver:inst2.out[14]
LEDR[15] <= LEDdriver:inst2.out[15]
LEDR[16] <= LEDdriver:inst2.out[16]
LEDR[17] <= LEDdriver:inst2.out[17]
VGA_B[0] <= DE2_Default:inst3.VGA_B[0]
VGA_B[1] <= DE2_Default:inst3.VGA_B[1]
VGA_B[2] <= DE2_Default:inst3.VGA_B[2]
VGA_B[3] <= DE2_Default:inst3.VGA_B[3]
VGA_B[4] <= DE2_Default:inst3.VGA_B[4]
VGA_B[5] <= DE2_Default:inst3.VGA_B[5]
VGA_B[6] <= DE2_Default:inst3.VGA_B[6]
VGA_B[7] <= DE2_Default:inst3.VGA_B[7]
VGA_B[8] <= DE2_Default:inst3.VGA_B[8]
VGA_B[9] <= DE2_Default:inst3.VGA_B[9]
VGA_G[0] <= DE2_Default:inst3.VGA_G[0]
VGA_G[1] <= DE2_Default:inst3.VGA_G[1]
VGA_G[2] <= DE2_Default:inst3.VGA_G[2]
VGA_G[3] <= DE2_Default:inst3.VGA_G[3]
VGA_G[4] <= DE2_Default:inst3.VGA_G[4]
VGA_G[5] <= DE2_Default:inst3.VGA_G[5]
VGA_G[6] <= DE2_Default:inst3.VGA_G[6]
VGA_G[7] <= DE2_Default:inst3.VGA_G[7]
VGA_G[8] <= DE2_Default:inst3.VGA_G[8]
VGA_G[9] <= DE2_Default:inst3.VGA_G[9]
VGA_R[0] <= DE2_Default:inst3.VGA_R[0]
VGA_R[1] <= DE2_Default:inst3.VGA_R[1]
VGA_R[2] <= DE2_Default:inst3.VGA_R[2]
VGA_R[3] <= DE2_Default:inst3.VGA_R[3]
VGA_R[4] <= DE2_Default:inst3.VGA_R[4]
VGA_R[5] <= DE2_Default:inst3.VGA_R[5]
VGA_R[6] <= DE2_Default:inst3.VGA_R[6]
VGA_R[7] <= DE2_Default:inst3.VGA_R[7]
VGA_R[8] <= DE2_Default:inst3.VGA_R[8]
VGA_R[9] <= DE2_Default:inst3.VGA_R[9]


|toplevel|avconf:inst1
CLOCK_50 => mI2C_CLK_DIV[0].CLK
CLOCK_50 => mI2C_CLK_DIV[1].CLK
CLOCK_50 => mI2C_CLK_DIV[2].CLK
CLOCK_50 => mI2C_CLK_DIV[3].CLK
CLOCK_50 => mI2C_CLK_DIV[4].CLK
CLOCK_50 => mI2C_CLK_DIV[5].CLK
CLOCK_50 => mI2C_CLK_DIV[6].CLK
CLOCK_50 => mI2C_CLK_DIV[7].CLK
CLOCK_50 => mI2C_CLK_DIV[8].CLK
CLOCK_50 => mI2C_CLK_DIV[9].CLK
CLOCK_50 => mI2C_CLK_DIV[10].CLK
CLOCK_50 => mI2C_CLK_DIV[11].CLK
CLOCK_50 => mI2C_CLK_DIV[12].CLK
CLOCK_50 => mI2C_CLK_DIV[13].CLK
CLOCK_50 => mI2C_CLK_DIV[14].CLK
CLOCK_50 => mI2C_CLK_DIV[15].CLK
CLOCK_50 => mI2C_CTRL_CLK.CLK
reset => mI2C_CLK_DIV[0].ACLR
reset => mI2C_CLK_DIV[1].ACLR
reset => mI2C_CLK_DIV[2].ACLR
reset => mI2C_CLK_DIV[3].ACLR
reset => mI2C_CLK_DIV[4].ACLR
reset => mI2C_CLK_DIV[5].ACLR
reset => mI2C_CLK_DIV[6].ACLR
reset => mI2C_CLK_DIV[7].ACLR
reset => mI2C_CLK_DIV[8].ACLR
reset => mI2C_CLK_DIV[9].ACLR
reset => mI2C_CLK_DIV[10].ACLR
reset => mI2C_CLK_DIV[11].ACLR
reset => mI2C_CLK_DIV[12].ACLR
reset => mI2C_CLK_DIV[13].ACLR
reset => mI2C_CLK_DIV[14].ACLR
reset => mI2C_CLK_DIV[15].ACLR
reset => mI2C_CTRL_CLK.ACLR
reset => mI2C_DATA[0].OUTPUTSELECT
reset => mI2C_DATA[1].OUTPUTSELECT
reset => mI2C_DATA[2].OUTPUTSELECT
reset => mI2C_DATA[3].OUTPUTSELECT
reset => mI2C_DATA[4].OUTPUTSELECT
reset => mI2C_DATA[5].OUTPUTSELECT
reset => mI2C_DATA[6].OUTPUTSELECT
reset => mI2C_DATA[7].OUTPUTSELECT
reset => mI2C_DATA[8].OUTPUTSELECT
reset => mI2C_DATA[9].OUTPUTSELECT
reset => mI2C_DATA[10].OUTPUTSELECT
reset => mI2C_DATA[11].OUTPUTSELECT
reset => mI2C_DATA[12].OUTPUTSELECT
reset => mI2C_DATA[13].OUTPUTSELECT
reset => mI2C_DATA[14].OUTPUTSELECT
reset => mI2C_DATA[15].OUTPUTSELECT
reset => mI2C_DATA[16].OUTPUTSELECT
reset => mI2C_DATA[17].OUTPUTSELECT
reset => mI2C_DATA[18].OUTPUTSELECT
reset => mI2C_DATA[19].OUTPUTSELECT
reset => mI2C_DATA[20].OUTPUTSELECT
reset => mI2C_DATA[21].OUTPUTSELECT
reset => mI2C_DATA[22].OUTPUTSELECT
reset => mI2C_DATA[23].OUTPUTSELECT
reset => mI2C_GO.ACLR
reset => LUT_INDEX[0].ACLR
reset => LUT_INDEX[1].ACLR
reset => LUT_INDEX[2].ACLR
reset => LUT_INDEX[3].ACLR
reset => LUT_INDEX[4].ACLR
reset => LUT_INDEX[5].ACLR
reset => mSetup_ST~6.DATAIN
reset => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|toplevel|avconf:inst1|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst
CLOCK_50 => CLOCK_50.IN6
reset => reset.IN3
clear_audio_in_memory => comb.IN0
read_audio_in => comb.IN1
read_audio_in => comb.IN1
clear_audio_out_memory => comb.IN0
left_channel_audio_out[0] => left_channel_audio_out[0].IN1
left_channel_audio_out[1] => left_channel_audio_out[1].IN1
left_channel_audio_out[2] => left_channel_audio_out[2].IN1
left_channel_audio_out[3] => left_channel_audio_out[3].IN1
left_channel_audio_out[4] => left_channel_audio_out[4].IN1
left_channel_audio_out[5] => left_channel_audio_out[5].IN1
left_channel_audio_out[6] => left_channel_audio_out[6].IN1
left_channel_audio_out[7] => left_channel_audio_out[7].IN1
left_channel_audio_out[8] => left_channel_audio_out[8].IN1
left_channel_audio_out[9] => left_channel_audio_out[9].IN1
left_channel_audio_out[10] => left_channel_audio_out[10].IN1
left_channel_audio_out[11] => left_channel_audio_out[11].IN1
left_channel_audio_out[12] => left_channel_audio_out[12].IN1
left_channel_audio_out[13] => left_channel_audio_out[13].IN1
left_channel_audio_out[14] => left_channel_audio_out[14].IN1
left_channel_audio_out[15] => left_channel_audio_out[15].IN1
left_channel_audio_out[16] => left_channel_audio_out[16].IN1
left_channel_audio_out[17] => left_channel_audio_out[17].IN1
left_channel_audio_out[18] => left_channel_audio_out[18].IN1
left_channel_audio_out[19] => left_channel_audio_out[19].IN1
left_channel_audio_out[20] => left_channel_audio_out[20].IN1
left_channel_audio_out[21] => left_channel_audio_out[21].IN1
left_channel_audio_out[22] => left_channel_audio_out[22].IN1
left_channel_audio_out[23] => left_channel_audio_out[23].IN1
left_channel_audio_out[24] => left_channel_audio_out[24].IN1
left_channel_audio_out[25] => left_channel_audio_out[25].IN1
left_channel_audio_out[26] => left_channel_audio_out[26].IN1
left_channel_audio_out[27] => left_channel_audio_out[27].IN1
left_channel_audio_out[28] => left_channel_audio_out[28].IN1
left_channel_audio_out[29] => left_channel_audio_out[29].IN1
left_channel_audio_out[30] => left_channel_audio_out[30].IN1
left_channel_audio_out[31] => left_channel_audio_out[31].IN1
right_channel_audio_out[0] => right_channel_audio_out[0].IN1
right_channel_audio_out[1] => right_channel_audio_out[1].IN1
right_channel_audio_out[2] => right_channel_audio_out[2].IN1
right_channel_audio_out[3] => right_channel_audio_out[3].IN1
right_channel_audio_out[4] => right_channel_audio_out[4].IN1
right_channel_audio_out[5] => right_channel_audio_out[5].IN1
right_channel_audio_out[6] => right_channel_audio_out[6].IN1
right_channel_audio_out[7] => right_channel_audio_out[7].IN1
right_channel_audio_out[8] => right_channel_audio_out[8].IN1
right_channel_audio_out[9] => right_channel_audio_out[9].IN1
right_channel_audio_out[10] => right_channel_audio_out[10].IN1
right_channel_audio_out[11] => right_channel_audio_out[11].IN1
right_channel_audio_out[12] => right_channel_audio_out[12].IN1
right_channel_audio_out[13] => right_channel_audio_out[13].IN1
right_channel_audio_out[14] => right_channel_audio_out[14].IN1
right_channel_audio_out[15] => right_channel_audio_out[15].IN1
right_channel_audio_out[16] => right_channel_audio_out[16].IN1
right_channel_audio_out[17] => right_channel_audio_out[17].IN1
right_channel_audio_out[18] => right_channel_audio_out[18].IN1
right_channel_audio_out[19] => right_channel_audio_out[19].IN1
right_channel_audio_out[20] => right_channel_audio_out[20].IN1
right_channel_audio_out[21] => right_channel_audio_out[21].IN1
right_channel_audio_out[22] => right_channel_audio_out[22].IN1
right_channel_audio_out[23] => right_channel_audio_out[23].IN1
right_channel_audio_out[24] => right_channel_audio_out[24].IN1
right_channel_audio_out[25] => right_channel_audio_out[25].IN1
right_channel_audio_out[26] => right_channel_audio_out[26].IN1
right_channel_audio_out[27] => right_channel_audio_out[27].IN1
right_channel_audio_out[28] => right_channel_audio_out[28].IN1
right_channel_audio_out[29] => right_channel_audio_out[29].IN1
right_channel_audio_out[30] => right_channel_audio_out[30].IN1
right_channel_audio_out[31] => right_channel_audio_out[31].IN1
write_audio_out => comb.IN1
write_audio_out => comb.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
left_channel_audio_in[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
left_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
right_channel_audio_in[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[24] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[25] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[26] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[27] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[28] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[29] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[30] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
right_channel_audio_in[31] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
audio_in_available <= audio_in_available~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_out_allowed <= audio_out_allowed~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_XCK <= Audio_Clock:Audio_Clock.c0
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[25] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[26] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[27] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[28] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[29] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[30] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[31] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[32] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|toplevel|Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data[25] => left_channel_data[25].IN1
left_channel_data[26] => left_channel_data[26].IN1
left_channel_data[27] => left_channel_data[27].IN1
left_channel_data[28] => left_channel_data[28].IN1
left_channel_data[29] => left_channel_data[29].IN1
left_channel_data[30] => left_channel_data[30].IN1
left_channel_data[31] => left_channel_data[31].IN1
left_channel_data[32] => left_channel_data[32].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data[25] => right_channel_data[25].IN1
right_channel_data[26] => right_channel_data[26].IN1
right_channel_data[27] => right_channel_data[27].IN1
right_channel_data[28] => right_channel_data[28].IN1
right_channel_data[29] => right_channel_data[29].IN1
right_channel_data[30] => right_channel_data[30].IN1
right_channel_data[31] => right_channel_data[31].IN1
right_channel_data[32] => right_channel_data[32].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
write_data[25] => write_data[25].IN1
write_data[26] => write_data[26].IN1
write_data[27] => write_data[27].IN1
write_data[28] => write_data[28].IN1
write_data[29] => write_data[29].IN1
write_data[30] => write_data[30].IN1
write_data[31] => write_data[31].IN1
write_data[32] => write_data[32].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q
read_data[25] <= scfifo:Sync_FIFO.q
read_data[26] <= scfifo:Sync_FIFO.q
read_data[27] <= scfifo:Sync_FIFO.q
read_data[28] <= scfifo:Sync_FIFO.q
read_data[29] <= scfifo:Sync_FIFO.q
read_data[30] <= scfifo:Sync_FIFO.q
read_data[31] <= scfifo:Sync_FIFO.q
read_data[32] <= scfifo:Sync_FIFO.q


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_5041:auto_generated.data[0]
data[1] => scfifo_5041:auto_generated.data[1]
data[2] => scfifo_5041:auto_generated.data[2]
data[3] => scfifo_5041:auto_generated.data[3]
data[4] => scfifo_5041:auto_generated.data[4]
data[5] => scfifo_5041:auto_generated.data[5]
data[6] => scfifo_5041:auto_generated.data[6]
data[7] => scfifo_5041:auto_generated.data[7]
data[8] => scfifo_5041:auto_generated.data[8]
data[9] => scfifo_5041:auto_generated.data[9]
data[10] => scfifo_5041:auto_generated.data[10]
data[11] => scfifo_5041:auto_generated.data[11]
data[12] => scfifo_5041:auto_generated.data[12]
data[13] => scfifo_5041:auto_generated.data[13]
data[14] => scfifo_5041:auto_generated.data[14]
data[15] => scfifo_5041:auto_generated.data[15]
data[16] => scfifo_5041:auto_generated.data[16]
data[17] => scfifo_5041:auto_generated.data[17]
data[18] => scfifo_5041:auto_generated.data[18]
data[19] => scfifo_5041:auto_generated.data[19]
data[20] => scfifo_5041:auto_generated.data[20]
data[21] => scfifo_5041:auto_generated.data[21]
data[22] => scfifo_5041:auto_generated.data[22]
data[23] => scfifo_5041:auto_generated.data[23]
data[24] => scfifo_5041:auto_generated.data[24]
data[25] => scfifo_5041:auto_generated.data[25]
data[26] => scfifo_5041:auto_generated.data[26]
data[27] => scfifo_5041:auto_generated.data[27]
data[28] => scfifo_5041:auto_generated.data[28]
data[29] => scfifo_5041:auto_generated.data[29]
data[30] => scfifo_5041:auto_generated.data[30]
data[31] => scfifo_5041:auto_generated.data[31]
q[0] <= scfifo_5041:auto_generated.q[0]
q[1] <= scfifo_5041:auto_generated.q[1]
q[2] <= scfifo_5041:auto_generated.q[2]
q[3] <= scfifo_5041:auto_generated.q[3]
q[4] <= scfifo_5041:auto_generated.q[4]
q[5] <= scfifo_5041:auto_generated.q[5]
q[6] <= scfifo_5041:auto_generated.q[6]
q[7] <= scfifo_5041:auto_generated.q[7]
q[8] <= scfifo_5041:auto_generated.q[8]
q[9] <= scfifo_5041:auto_generated.q[9]
q[10] <= scfifo_5041:auto_generated.q[10]
q[11] <= scfifo_5041:auto_generated.q[11]
q[12] <= scfifo_5041:auto_generated.q[12]
q[13] <= scfifo_5041:auto_generated.q[13]
q[14] <= scfifo_5041:auto_generated.q[14]
q[15] <= scfifo_5041:auto_generated.q[15]
q[16] <= scfifo_5041:auto_generated.q[16]
q[17] <= scfifo_5041:auto_generated.q[17]
q[18] <= scfifo_5041:auto_generated.q[18]
q[19] <= scfifo_5041:auto_generated.q[19]
q[20] <= scfifo_5041:auto_generated.q[20]
q[21] <= scfifo_5041:auto_generated.q[21]
q[22] <= scfifo_5041:auto_generated.q[22]
q[23] <= scfifo_5041:auto_generated.q[23]
q[24] <= scfifo_5041:auto_generated.q[24]
q[25] <= scfifo_5041:auto_generated.q[25]
q[26] <= scfifo_5041:auto_generated.q[26]
q[27] <= scfifo_5041:auto_generated.q[27]
q[28] <= scfifo_5041:auto_generated.q[28]
q[29] <= scfifo_5041:auto_generated.q[29]
q[30] <= scfifo_5041:auto_generated.q[30]
q[31] <= scfifo_5041:auto_generated.q[31]
wrreq => scfifo_5041:auto_generated.wrreq
rdreq => scfifo_5041:auto_generated.rdreq
clock => scfifo_5041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_5041:auto_generated.sclr
empty <= scfifo_5041:auto_generated.empty
full <= scfifo_5041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_5041:auto_generated.usedw[0]
usedw[1] <= scfifo_5041:auto_generated.usedw[1]
usedw[2] <= scfifo_5041:auto_generated.usedw[2]
usedw[3] <= scfifo_5041:auto_generated.usedw[3]
usedw[4] <= scfifo_5041:auto_generated.usedw[4]
usedw[5] <= scfifo_5041:auto_generated.usedw[5]
usedw[6] <= scfifo_5041:auto_generated.usedw[6]


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated
clock => a_dpfifo_on31:dpfifo.clock
data[0] => a_dpfifo_on31:dpfifo.data[0]
data[1] => a_dpfifo_on31:dpfifo.data[1]
data[2] => a_dpfifo_on31:dpfifo.data[2]
data[3] => a_dpfifo_on31:dpfifo.data[3]
data[4] => a_dpfifo_on31:dpfifo.data[4]
data[5] => a_dpfifo_on31:dpfifo.data[5]
data[6] => a_dpfifo_on31:dpfifo.data[6]
data[7] => a_dpfifo_on31:dpfifo.data[7]
data[8] => a_dpfifo_on31:dpfifo.data[8]
data[9] => a_dpfifo_on31:dpfifo.data[9]
data[10] => a_dpfifo_on31:dpfifo.data[10]
data[11] => a_dpfifo_on31:dpfifo.data[11]
data[12] => a_dpfifo_on31:dpfifo.data[12]
data[13] => a_dpfifo_on31:dpfifo.data[13]
data[14] => a_dpfifo_on31:dpfifo.data[14]
data[15] => a_dpfifo_on31:dpfifo.data[15]
data[16] => a_dpfifo_on31:dpfifo.data[16]
data[17] => a_dpfifo_on31:dpfifo.data[17]
data[18] => a_dpfifo_on31:dpfifo.data[18]
data[19] => a_dpfifo_on31:dpfifo.data[19]
data[20] => a_dpfifo_on31:dpfifo.data[20]
data[21] => a_dpfifo_on31:dpfifo.data[21]
data[22] => a_dpfifo_on31:dpfifo.data[22]
data[23] => a_dpfifo_on31:dpfifo.data[23]
data[24] => a_dpfifo_on31:dpfifo.data[24]
data[25] => a_dpfifo_on31:dpfifo.data[25]
data[26] => a_dpfifo_on31:dpfifo.data[26]
data[27] => a_dpfifo_on31:dpfifo.data[27]
data[28] => a_dpfifo_on31:dpfifo.data[28]
data[29] => a_dpfifo_on31:dpfifo.data[29]
data[30] => a_dpfifo_on31:dpfifo.data[30]
data[31] => a_dpfifo_on31:dpfifo.data[31]
empty <= a_dpfifo_on31:dpfifo.empty
full <= a_dpfifo_on31:dpfifo.full
q[0] <= a_dpfifo_on31:dpfifo.q[0]
q[1] <= a_dpfifo_on31:dpfifo.q[1]
q[2] <= a_dpfifo_on31:dpfifo.q[2]
q[3] <= a_dpfifo_on31:dpfifo.q[3]
q[4] <= a_dpfifo_on31:dpfifo.q[4]
q[5] <= a_dpfifo_on31:dpfifo.q[5]
q[6] <= a_dpfifo_on31:dpfifo.q[6]
q[7] <= a_dpfifo_on31:dpfifo.q[7]
q[8] <= a_dpfifo_on31:dpfifo.q[8]
q[9] <= a_dpfifo_on31:dpfifo.q[9]
q[10] <= a_dpfifo_on31:dpfifo.q[10]
q[11] <= a_dpfifo_on31:dpfifo.q[11]
q[12] <= a_dpfifo_on31:dpfifo.q[12]
q[13] <= a_dpfifo_on31:dpfifo.q[13]
q[14] <= a_dpfifo_on31:dpfifo.q[14]
q[15] <= a_dpfifo_on31:dpfifo.q[15]
q[16] <= a_dpfifo_on31:dpfifo.q[16]
q[17] <= a_dpfifo_on31:dpfifo.q[17]
q[18] <= a_dpfifo_on31:dpfifo.q[18]
q[19] <= a_dpfifo_on31:dpfifo.q[19]
q[20] <= a_dpfifo_on31:dpfifo.q[20]
q[21] <= a_dpfifo_on31:dpfifo.q[21]
q[22] <= a_dpfifo_on31:dpfifo.q[22]
q[23] <= a_dpfifo_on31:dpfifo.q[23]
q[24] <= a_dpfifo_on31:dpfifo.q[24]
q[25] <= a_dpfifo_on31:dpfifo.q[25]
q[26] <= a_dpfifo_on31:dpfifo.q[26]
q[27] <= a_dpfifo_on31:dpfifo.q[27]
q[28] <= a_dpfifo_on31:dpfifo.q[28]
q[29] <= a_dpfifo_on31:dpfifo.q[29]
q[30] <= a_dpfifo_on31:dpfifo.q[30]
q[31] <= a_dpfifo_on31:dpfifo.q[31]
rdreq => a_dpfifo_on31:dpfifo.rreq
sclr => a_dpfifo_on31:dpfifo.sclr
usedw[0] <= a_dpfifo_on31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_on31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_on31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_on31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_on31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_on31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_on31:dpfifo.usedw[6]
wrreq => a_dpfifo_on31:dpfifo.wreq


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo
clock => altsyncram_rc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_rc81:FIFOram.data_a[0]
data[1] => altsyncram_rc81:FIFOram.data_a[1]
data[2] => altsyncram_rc81:FIFOram.data_a[2]
data[3] => altsyncram_rc81:FIFOram.data_a[3]
data[4] => altsyncram_rc81:FIFOram.data_a[4]
data[5] => altsyncram_rc81:FIFOram.data_a[5]
data[6] => altsyncram_rc81:FIFOram.data_a[6]
data[7] => altsyncram_rc81:FIFOram.data_a[7]
data[8] => altsyncram_rc81:FIFOram.data_a[8]
data[9] => altsyncram_rc81:FIFOram.data_a[9]
data[10] => altsyncram_rc81:FIFOram.data_a[10]
data[11] => altsyncram_rc81:FIFOram.data_a[11]
data[12] => altsyncram_rc81:FIFOram.data_a[12]
data[13] => altsyncram_rc81:FIFOram.data_a[13]
data[14] => altsyncram_rc81:FIFOram.data_a[14]
data[15] => altsyncram_rc81:FIFOram.data_a[15]
data[16] => altsyncram_rc81:FIFOram.data_a[16]
data[17] => altsyncram_rc81:FIFOram.data_a[17]
data[18] => altsyncram_rc81:FIFOram.data_a[18]
data[19] => altsyncram_rc81:FIFOram.data_a[19]
data[20] => altsyncram_rc81:FIFOram.data_a[20]
data[21] => altsyncram_rc81:FIFOram.data_a[21]
data[22] => altsyncram_rc81:FIFOram.data_a[22]
data[23] => altsyncram_rc81:FIFOram.data_a[23]
data[24] => altsyncram_rc81:FIFOram.data_a[24]
data[25] => altsyncram_rc81:FIFOram.data_a[25]
data[26] => altsyncram_rc81:FIFOram.data_a[26]
data[27] => altsyncram_rc81:FIFOram.data_a[27]
data[28] => altsyncram_rc81:FIFOram.data_a[28]
data[29] => altsyncram_rc81:FIFOram.data_a[29]
data[30] => altsyncram_rc81:FIFOram.data_a[30]
data[31] => altsyncram_rc81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_rc81:FIFOram.q_b[0]
q[1] <= altsyncram_rc81:FIFOram.q_b[1]
q[2] <= altsyncram_rc81:FIFOram.q_b[2]
q[3] <= altsyncram_rc81:FIFOram.q_b[3]
q[4] <= altsyncram_rc81:FIFOram.q_b[4]
q[5] <= altsyncram_rc81:FIFOram.q_b[5]
q[6] <= altsyncram_rc81:FIFOram.q_b[6]
q[7] <= altsyncram_rc81:FIFOram.q_b[7]
q[8] <= altsyncram_rc81:FIFOram.q_b[8]
q[9] <= altsyncram_rc81:FIFOram.q_b[9]
q[10] <= altsyncram_rc81:FIFOram.q_b[10]
q[11] <= altsyncram_rc81:FIFOram.q_b[11]
q[12] <= altsyncram_rc81:FIFOram.q_b[12]
q[13] <= altsyncram_rc81:FIFOram.q_b[13]
q[14] <= altsyncram_rc81:FIFOram.q_b[14]
q[15] <= altsyncram_rc81:FIFOram.q_b[15]
q[16] <= altsyncram_rc81:FIFOram.q_b[16]
q[17] <= altsyncram_rc81:FIFOram.q_b[17]
q[18] <= altsyncram_rc81:FIFOram.q_b[18]
q[19] <= altsyncram_rc81:FIFOram.q_b[19]
q[20] <= altsyncram_rc81:FIFOram.q_b[20]
q[21] <= altsyncram_rc81:FIFOram.q_b[21]
q[22] <= altsyncram_rc81:FIFOram.q_b[22]
q[23] <= altsyncram_rc81:FIFOram.q_b[23]
q[24] <= altsyncram_rc81:FIFOram.q_b[24]
q[25] <= altsyncram_rc81:FIFOram.q_b[25]
q[26] <= altsyncram_rc81:FIFOram.q_b[26]
q[27] <= altsyncram_rc81:FIFOram.q_b[27]
q[28] <= altsyncram_rc81:FIFOram.q_b[28]
q[29] <= altsyncram_rc81:FIFOram.q_b[29]
q[30] <= altsyncram_rc81:FIFOram.q_b[30]
q[31] <= altsyncram_rc81:FIFOram.q_b[31]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_rc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|toplevel|Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|toplevel|Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|toplevel|filter_demo:inst4
read_audio_in <= inst.DB_MAX_OUTPUT_PORT_TYPE
audio_in_available => inst.IN0
audio_out_allowed => inst.IN1
write_audio_out <= inst.DB_MAX_OUTPUT_PORT_TYPE
data_ready <= buffer_fft_output:inst_buffer.ready
SW[0] => HDLFFTDUT:inst_fftdut.reset
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => HDLFFTDUT:inst_fftdut.clk_enable
left_channel_audio_in[0] => fft_controller_block:inst_fft_ctl.samples[0]
left_channel_audio_in[0] => left_channel_audio_out[0].DATAIN
left_channel_audio_in[1] => fft_controller_block:inst_fft_ctl.samples[1]
left_channel_audio_in[1] => left_channel_audio_out[1].DATAIN
left_channel_audio_in[2] => fft_controller_block:inst_fft_ctl.samples[2]
left_channel_audio_in[2] => left_channel_audio_out[2].DATAIN
left_channel_audio_in[3] => fft_controller_block:inst_fft_ctl.samples[3]
left_channel_audio_in[3] => left_channel_audio_out[3].DATAIN
left_channel_audio_in[4] => fft_controller_block:inst_fft_ctl.samples[4]
left_channel_audio_in[4] => left_channel_audio_out[4].DATAIN
left_channel_audio_in[5] => fft_controller_block:inst_fft_ctl.samples[5]
left_channel_audio_in[5] => left_channel_audio_out[5].DATAIN
left_channel_audio_in[6] => fft_controller_block:inst_fft_ctl.samples[6]
left_channel_audio_in[6] => left_channel_audio_out[6].DATAIN
left_channel_audio_in[7] => fft_controller_block:inst_fft_ctl.samples[7]
left_channel_audio_in[7] => left_channel_audio_out[7].DATAIN
left_channel_audio_in[8] => fft_controller_block:inst_fft_ctl.samples[8]
left_channel_audio_in[8] => left_channel_audio_out[8].DATAIN
left_channel_audio_in[9] => fft_controller_block:inst_fft_ctl.samples[9]
left_channel_audio_in[9] => left_channel_audio_out[9].DATAIN
left_channel_audio_in[10] => fft_controller_block:inst_fft_ctl.samples[10]
left_channel_audio_in[10] => left_channel_audio_out[10].DATAIN
left_channel_audio_in[11] => fft_controller_block:inst_fft_ctl.samples[11]
left_channel_audio_in[11] => left_channel_audio_out[11].DATAIN
left_channel_audio_in[12] => fft_controller_block:inst_fft_ctl.samples[12]
left_channel_audio_in[12] => left_channel_audio_out[12].DATAIN
left_channel_audio_in[13] => fft_controller_block:inst_fft_ctl.samples[13]
left_channel_audio_in[13] => left_channel_audio_out[13].DATAIN
left_channel_audio_in[14] => fft_controller_block:inst_fft_ctl.samples[14]
left_channel_audio_in[14] => left_channel_audio_out[14].DATAIN
left_channel_audio_in[15] => fft_controller_block:inst_fft_ctl.samples[15]
left_channel_audio_in[15] => left_channel_audio_out[15].DATAIN
left_channel_audio_in[16] => fft_controller_block:inst_fft_ctl.samples[16]
left_channel_audio_in[16] => left_channel_audio_out[16].DATAIN
left_channel_audio_in[17] => fft_controller_block:inst_fft_ctl.samples[17]
left_channel_audio_in[17] => left_channel_audio_out[17].DATAIN
left_channel_audio_in[18] => fft_controller_block:inst_fft_ctl.samples[18]
left_channel_audio_in[18] => left_channel_audio_out[18].DATAIN
left_channel_audio_in[19] => fft_controller_block:inst_fft_ctl.samples[19]
left_channel_audio_in[19] => left_channel_audio_out[19].DATAIN
left_channel_audio_in[20] => fft_controller_block:inst_fft_ctl.samples[20]
left_channel_audio_in[20] => left_channel_audio_out[20].DATAIN
left_channel_audio_in[21] => fft_controller_block:inst_fft_ctl.samples[21]
left_channel_audio_in[21] => left_channel_audio_out[21].DATAIN
left_channel_audio_in[22] => fft_controller_block:inst_fft_ctl.samples[22]
left_channel_audio_in[22] => left_channel_audio_out[22].DATAIN
left_channel_audio_in[23] => fft_controller_block:inst_fft_ctl.samples[23]
left_channel_audio_in[23] => left_channel_audio_out[23].DATAIN
left_channel_audio_in[24] => fft_controller_block:inst_fft_ctl.samples[24]
left_channel_audio_in[24] => left_channel_audio_out[24].DATAIN
left_channel_audio_in[25] => fft_controller_block:inst_fft_ctl.samples[25]
left_channel_audio_in[25] => left_channel_audio_out[25].DATAIN
left_channel_audio_in[26] => fft_controller_block:inst_fft_ctl.samples[26]
left_channel_audio_in[26] => left_channel_audio_out[26].DATAIN
left_channel_audio_in[27] => fft_controller_block:inst_fft_ctl.samples[27]
left_channel_audio_in[27] => left_channel_audio_out[27].DATAIN
left_channel_audio_in[28] => fft_controller_block:inst_fft_ctl.samples[28]
left_channel_audio_in[28] => left_channel_audio_out[28].DATAIN
left_channel_audio_in[29] => fft_controller_block:inst_fft_ctl.samples[29]
left_channel_audio_in[29] => left_channel_audio_out[29].DATAIN
left_channel_audio_in[30] => fft_controller_block:inst_fft_ctl.samples[30]
left_channel_audio_in[30] => left_channel_audio_out[30].DATAIN
left_channel_audio_in[31] => fft_controller_block:inst_fft_ctl.samples[31]
left_channel_audio_in[31] => left_channel_audio_out[31].DATAIN
data_output[0][0] <= buffer_fft_output:inst_buffer.data_output[15][0]
data_output[0][1] <= buffer_fft_output:inst_buffer.data_output[15][1]
data_output[0][2] <= buffer_fft_output:inst_buffer.data_output[15][2]
data_output[0][3] <= buffer_fft_output:inst_buffer.data_output[15][3]
data_output[0][4] <= buffer_fft_output:inst_buffer.data_output[15][4]
data_output[0][5] <= buffer_fft_output:inst_buffer.data_output[15][5]
data_output[0][6] <= buffer_fft_output:inst_buffer.data_output[15][6]
data_output[0][7] <= buffer_fft_output:inst_buffer.data_output[15][7]
data_output[0][8] <= buffer_fft_output:inst_buffer.data_output[15][8]
data_output[0][9] <= buffer_fft_output:inst_buffer.data_output[15][9]
data_output[0][10] <= buffer_fft_output:inst_buffer.data_output[15][10]
data_output[0][11] <= buffer_fft_output:inst_buffer.data_output[15][11]
data_output[0][12] <= buffer_fft_output:inst_buffer.data_output[15][12]
data_output[0][13] <= buffer_fft_output:inst_buffer.data_output[15][13]
data_output[0][14] <= buffer_fft_output:inst_buffer.data_output[15][14]
data_output[0][15] <= buffer_fft_output:inst_buffer.data_output[15][15]
data_output[1][0] <= buffer_fft_output:inst_buffer.data_output[14][0]
data_output[1][1] <= buffer_fft_output:inst_buffer.data_output[14][1]
data_output[1][2] <= buffer_fft_output:inst_buffer.data_output[14][2]
data_output[1][3] <= buffer_fft_output:inst_buffer.data_output[14][3]
data_output[1][4] <= buffer_fft_output:inst_buffer.data_output[14][4]
data_output[1][5] <= buffer_fft_output:inst_buffer.data_output[14][5]
data_output[1][6] <= buffer_fft_output:inst_buffer.data_output[14][6]
data_output[1][7] <= buffer_fft_output:inst_buffer.data_output[14][7]
data_output[1][8] <= buffer_fft_output:inst_buffer.data_output[14][8]
data_output[1][9] <= buffer_fft_output:inst_buffer.data_output[14][9]
data_output[1][10] <= buffer_fft_output:inst_buffer.data_output[14][10]
data_output[1][11] <= buffer_fft_output:inst_buffer.data_output[14][11]
data_output[1][12] <= buffer_fft_output:inst_buffer.data_output[14][12]
data_output[1][13] <= buffer_fft_output:inst_buffer.data_output[14][13]
data_output[1][14] <= buffer_fft_output:inst_buffer.data_output[14][14]
data_output[1][15] <= buffer_fft_output:inst_buffer.data_output[14][15]
data_output[2][0] <= buffer_fft_output:inst_buffer.data_output[13][0]
data_output[2][1] <= buffer_fft_output:inst_buffer.data_output[13][1]
data_output[2][2] <= buffer_fft_output:inst_buffer.data_output[13][2]
data_output[2][3] <= buffer_fft_output:inst_buffer.data_output[13][3]
data_output[2][4] <= buffer_fft_output:inst_buffer.data_output[13][4]
data_output[2][5] <= buffer_fft_output:inst_buffer.data_output[13][5]
data_output[2][6] <= buffer_fft_output:inst_buffer.data_output[13][6]
data_output[2][7] <= buffer_fft_output:inst_buffer.data_output[13][7]
data_output[2][8] <= buffer_fft_output:inst_buffer.data_output[13][8]
data_output[2][9] <= buffer_fft_output:inst_buffer.data_output[13][9]
data_output[2][10] <= buffer_fft_output:inst_buffer.data_output[13][10]
data_output[2][11] <= buffer_fft_output:inst_buffer.data_output[13][11]
data_output[2][12] <= buffer_fft_output:inst_buffer.data_output[13][12]
data_output[2][13] <= buffer_fft_output:inst_buffer.data_output[13][13]
data_output[2][14] <= buffer_fft_output:inst_buffer.data_output[13][14]
data_output[2][15] <= buffer_fft_output:inst_buffer.data_output[13][15]
data_output[3][0] <= buffer_fft_output:inst_buffer.data_output[12][0]
data_output[3][1] <= buffer_fft_output:inst_buffer.data_output[12][1]
data_output[3][2] <= buffer_fft_output:inst_buffer.data_output[12][2]
data_output[3][3] <= buffer_fft_output:inst_buffer.data_output[12][3]
data_output[3][4] <= buffer_fft_output:inst_buffer.data_output[12][4]
data_output[3][5] <= buffer_fft_output:inst_buffer.data_output[12][5]
data_output[3][6] <= buffer_fft_output:inst_buffer.data_output[12][6]
data_output[3][7] <= buffer_fft_output:inst_buffer.data_output[12][7]
data_output[3][8] <= buffer_fft_output:inst_buffer.data_output[12][8]
data_output[3][9] <= buffer_fft_output:inst_buffer.data_output[12][9]
data_output[3][10] <= buffer_fft_output:inst_buffer.data_output[12][10]
data_output[3][11] <= buffer_fft_output:inst_buffer.data_output[12][11]
data_output[3][12] <= buffer_fft_output:inst_buffer.data_output[12][12]
data_output[3][13] <= buffer_fft_output:inst_buffer.data_output[12][13]
data_output[3][14] <= buffer_fft_output:inst_buffer.data_output[12][14]
data_output[3][15] <= buffer_fft_output:inst_buffer.data_output[12][15]
data_output[4][0] <= buffer_fft_output:inst_buffer.data_output[11][0]
data_output[4][1] <= buffer_fft_output:inst_buffer.data_output[11][1]
data_output[4][2] <= buffer_fft_output:inst_buffer.data_output[11][2]
data_output[4][3] <= buffer_fft_output:inst_buffer.data_output[11][3]
data_output[4][4] <= buffer_fft_output:inst_buffer.data_output[11][4]
data_output[4][5] <= buffer_fft_output:inst_buffer.data_output[11][5]
data_output[4][6] <= buffer_fft_output:inst_buffer.data_output[11][6]
data_output[4][7] <= buffer_fft_output:inst_buffer.data_output[11][7]
data_output[4][8] <= buffer_fft_output:inst_buffer.data_output[11][8]
data_output[4][9] <= buffer_fft_output:inst_buffer.data_output[11][9]
data_output[4][10] <= buffer_fft_output:inst_buffer.data_output[11][10]
data_output[4][11] <= buffer_fft_output:inst_buffer.data_output[11][11]
data_output[4][12] <= buffer_fft_output:inst_buffer.data_output[11][12]
data_output[4][13] <= buffer_fft_output:inst_buffer.data_output[11][13]
data_output[4][14] <= buffer_fft_output:inst_buffer.data_output[11][14]
data_output[4][15] <= buffer_fft_output:inst_buffer.data_output[11][15]
data_output[5][0] <= buffer_fft_output:inst_buffer.data_output[10][0]
data_output[5][1] <= buffer_fft_output:inst_buffer.data_output[10][1]
data_output[5][2] <= buffer_fft_output:inst_buffer.data_output[10][2]
data_output[5][3] <= buffer_fft_output:inst_buffer.data_output[10][3]
data_output[5][4] <= buffer_fft_output:inst_buffer.data_output[10][4]
data_output[5][5] <= buffer_fft_output:inst_buffer.data_output[10][5]
data_output[5][6] <= buffer_fft_output:inst_buffer.data_output[10][6]
data_output[5][7] <= buffer_fft_output:inst_buffer.data_output[10][7]
data_output[5][8] <= buffer_fft_output:inst_buffer.data_output[10][8]
data_output[5][9] <= buffer_fft_output:inst_buffer.data_output[10][9]
data_output[5][10] <= buffer_fft_output:inst_buffer.data_output[10][10]
data_output[5][11] <= buffer_fft_output:inst_buffer.data_output[10][11]
data_output[5][12] <= buffer_fft_output:inst_buffer.data_output[10][12]
data_output[5][13] <= buffer_fft_output:inst_buffer.data_output[10][13]
data_output[5][14] <= buffer_fft_output:inst_buffer.data_output[10][14]
data_output[5][15] <= buffer_fft_output:inst_buffer.data_output[10][15]
data_output[6][0] <= buffer_fft_output:inst_buffer.data_output[9][0]
data_output[6][1] <= buffer_fft_output:inst_buffer.data_output[9][1]
data_output[6][2] <= buffer_fft_output:inst_buffer.data_output[9][2]
data_output[6][3] <= buffer_fft_output:inst_buffer.data_output[9][3]
data_output[6][4] <= buffer_fft_output:inst_buffer.data_output[9][4]
data_output[6][5] <= buffer_fft_output:inst_buffer.data_output[9][5]
data_output[6][6] <= buffer_fft_output:inst_buffer.data_output[9][6]
data_output[6][7] <= buffer_fft_output:inst_buffer.data_output[9][7]
data_output[6][8] <= buffer_fft_output:inst_buffer.data_output[9][8]
data_output[6][9] <= buffer_fft_output:inst_buffer.data_output[9][9]
data_output[6][10] <= buffer_fft_output:inst_buffer.data_output[9][10]
data_output[6][11] <= buffer_fft_output:inst_buffer.data_output[9][11]
data_output[6][12] <= buffer_fft_output:inst_buffer.data_output[9][12]
data_output[6][13] <= buffer_fft_output:inst_buffer.data_output[9][13]
data_output[6][14] <= buffer_fft_output:inst_buffer.data_output[9][14]
data_output[6][15] <= buffer_fft_output:inst_buffer.data_output[9][15]
data_output[7][0] <= buffer_fft_output:inst_buffer.data_output[8][0]
data_output[7][1] <= buffer_fft_output:inst_buffer.data_output[8][1]
data_output[7][2] <= buffer_fft_output:inst_buffer.data_output[8][2]
data_output[7][3] <= buffer_fft_output:inst_buffer.data_output[8][3]
data_output[7][4] <= buffer_fft_output:inst_buffer.data_output[8][4]
data_output[7][5] <= buffer_fft_output:inst_buffer.data_output[8][5]
data_output[7][6] <= buffer_fft_output:inst_buffer.data_output[8][6]
data_output[7][7] <= buffer_fft_output:inst_buffer.data_output[8][7]
data_output[7][8] <= buffer_fft_output:inst_buffer.data_output[8][8]
data_output[7][9] <= buffer_fft_output:inst_buffer.data_output[8][9]
data_output[7][10] <= buffer_fft_output:inst_buffer.data_output[8][10]
data_output[7][11] <= buffer_fft_output:inst_buffer.data_output[8][11]
data_output[7][12] <= buffer_fft_output:inst_buffer.data_output[8][12]
data_output[7][13] <= buffer_fft_output:inst_buffer.data_output[8][13]
data_output[7][14] <= buffer_fft_output:inst_buffer.data_output[8][14]
data_output[7][15] <= buffer_fft_output:inst_buffer.data_output[8][15]
data_output[8][0] <= buffer_fft_output:inst_buffer.data_output[7][0]
data_output[8][1] <= buffer_fft_output:inst_buffer.data_output[7][1]
data_output[8][2] <= buffer_fft_output:inst_buffer.data_output[7][2]
data_output[8][3] <= buffer_fft_output:inst_buffer.data_output[7][3]
data_output[8][4] <= buffer_fft_output:inst_buffer.data_output[7][4]
data_output[8][5] <= buffer_fft_output:inst_buffer.data_output[7][5]
data_output[8][6] <= buffer_fft_output:inst_buffer.data_output[7][6]
data_output[8][7] <= buffer_fft_output:inst_buffer.data_output[7][7]
data_output[8][8] <= buffer_fft_output:inst_buffer.data_output[7][8]
data_output[8][9] <= buffer_fft_output:inst_buffer.data_output[7][9]
data_output[8][10] <= buffer_fft_output:inst_buffer.data_output[7][10]
data_output[8][11] <= buffer_fft_output:inst_buffer.data_output[7][11]
data_output[8][12] <= buffer_fft_output:inst_buffer.data_output[7][12]
data_output[8][13] <= buffer_fft_output:inst_buffer.data_output[7][13]
data_output[8][14] <= buffer_fft_output:inst_buffer.data_output[7][14]
data_output[8][15] <= buffer_fft_output:inst_buffer.data_output[7][15]
data_output[9][0] <= buffer_fft_output:inst_buffer.data_output[6][0]
data_output[9][1] <= buffer_fft_output:inst_buffer.data_output[6][1]
data_output[9][2] <= buffer_fft_output:inst_buffer.data_output[6][2]
data_output[9][3] <= buffer_fft_output:inst_buffer.data_output[6][3]
data_output[9][4] <= buffer_fft_output:inst_buffer.data_output[6][4]
data_output[9][5] <= buffer_fft_output:inst_buffer.data_output[6][5]
data_output[9][6] <= buffer_fft_output:inst_buffer.data_output[6][6]
data_output[9][7] <= buffer_fft_output:inst_buffer.data_output[6][7]
data_output[9][8] <= buffer_fft_output:inst_buffer.data_output[6][8]
data_output[9][9] <= buffer_fft_output:inst_buffer.data_output[6][9]
data_output[9][10] <= buffer_fft_output:inst_buffer.data_output[6][10]
data_output[9][11] <= buffer_fft_output:inst_buffer.data_output[6][11]
data_output[9][12] <= buffer_fft_output:inst_buffer.data_output[6][12]
data_output[9][13] <= buffer_fft_output:inst_buffer.data_output[6][13]
data_output[9][14] <= buffer_fft_output:inst_buffer.data_output[6][14]
data_output[9][15] <= buffer_fft_output:inst_buffer.data_output[6][15]
data_output[10][0] <= buffer_fft_output:inst_buffer.data_output[5][0]
data_output[10][1] <= buffer_fft_output:inst_buffer.data_output[5][1]
data_output[10][2] <= buffer_fft_output:inst_buffer.data_output[5][2]
data_output[10][3] <= buffer_fft_output:inst_buffer.data_output[5][3]
data_output[10][4] <= buffer_fft_output:inst_buffer.data_output[5][4]
data_output[10][5] <= buffer_fft_output:inst_buffer.data_output[5][5]
data_output[10][6] <= buffer_fft_output:inst_buffer.data_output[5][6]
data_output[10][7] <= buffer_fft_output:inst_buffer.data_output[5][7]
data_output[10][8] <= buffer_fft_output:inst_buffer.data_output[5][8]
data_output[10][9] <= buffer_fft_output:inst_buffer.data_output[5][9]
data_output[10][10] <= buffer_fft_output:inst_buffer.data_output[5][10]
data_output[10][11] <= buffer_fft_output:inst_buffer.data_output[5][11]
data_output[10][12] <= buffer_fft_output:inst_buffer.data_output[5][12]
data_output[10][13] <= buffer_fft_output:inst_buffer.data_output[5][13]
data_output[10][14] <= buffer_fft_output:inst_buffer.data_output[5][14]
data_output[10][15] <= buffer_fft_output:inst_buffer.data_output[5][15]
data_output[11][0] <= buffer_fft_output:inst_buffer.data_output[4][0]
data_output[11][1] <= buffer_fft_output:inst_buffer.data_output[4][1]
data_output[11][2] <= buffer_fft_output:inst_buffer.data_output[4][2]
data_output[11][3] <= buffer_fft_output:inst_buffer.data_output[4][3]
data_output[11][4] <= buffer_fft_output:inst_buffer.data_output[4][4]
data_output[11][5] <= buffer_fft_output:inst_buffer.data_output[4][5]
data_output[11][6] <= buffer_fft_output:inst_buffer.data_output[4][6]
data_output[11][7] <= buffer_fft_output:inst_buffer.data_output[4][7]
data_output[11][8] <= buffer_fft_output:inst_buffer.data_output[4][8]
data_output[11][9] <= buffer_fft_output:inst_buffer.data_output[4][9]
data_output[11][10] <= buffer_fft_output:inst_buffer.data_output[4][10]
data_output[11][11] <= buffer_fft_output:inst_buffer.data_output[4][11]
data_output[11][12] <= buffer_fft_output:inst_buffer.data_output[4][12]
data_output[11][13] <= buffer_fft_output:inst_buffer.data_output[4][13]
data_output[11][14] <= buffer_fft_output:inst_buffer.data_output[4][14]
data_output[11][15] <= buffer_fft_output:inst_buffer.data_output[4][15]
data_output[12][0] <= buffer_fft_output:inst_buffer.data_output[3][0]
data_output[12][1] <= buffer_fft_output:inst_buffer.data_output[3][1]
data_output[12][2] <= buffer_fft_output:inst_buffer.data_output[3][2]
data_output[12][3] <= buffer_fft_output:inst_buffer.data_output[3][3]
data_output[12][4] <= buffer_fft_output:inst_buffer.data_output[3][4]
data_output[12][5] <= buffer_fft_output:inst_buffer.data_output[3][5]
data_output[12][6] <= buffer_fft_output:inst_buffer.data_output[3][6]
data_output[12][7] <= buffer_fft_output:inst_buffer.data_output[3][7]
data_output[12][8] <= buffer_fft_output:inst_buffer.data_output[3][8]
data_output[12][9] <= buffer_fft_output:inst_buffer.data_output[3][9]
data_output[12][10] <= buffer_fft_output:inst_buffer.data_output[3][10]
data_output[12][11] <= buffer_fft_output:inst_buffer.data_output[3][11]
data_output[12][12] <= buffer_fft_output:inst_buffer.data_output[3][12]
data_output[12][13] <= buffer_fft_output:inst_buffer.data_output[3][13]
data_output[12][14] <= buffer_fft_output:inst_buffer.data_output[3][14]
data_output[12][15] <= buffer_fft_output:inst_buffer.data_output[3][15]
data_output[13][0] <= buffer_fft_output:inst_buffer.data_output[2][0]
data_output[13][1] <= buffer_fft_output:inst_buffer.data_output[2][1]
data_output[13][2] <= buffer_fft_output:inst_buffer.data_output[2][2]
data_output[13][3] <= buffer_fft_output:inst_buffer.data_output[2][3]
data_output[13][4] <= buffer_fft_output:inst_buffer.data_output[2][4]
data_output[13][5] <= buffer_fft_output:inst_buffer.data_output[2][5]
data_output[13][6] <= buffer_fft_output:inst_buffer.data_output[2][6]
data_output[13][7] <= buffer_fft_output:inst_buffer.data_output[2][7]
data_output[13][8] <= buffer_fft_output:inst_buffer.data_output[2][8]
data_output[13][9] <= buffer_fft_output:inst_buffer.data_output[2][9]
data_output[13][10] <= buffer_fft_output:inst_buffer.data_output[2][10]
data_output[13][11] <= buffer_fft_output:inst_buffer.data_output[2][11]
data_output[13][12] <= buffer_fft_output:inst_buffer.data_output[2][12]
data_output[13][13] <= buffer_fft_output:inst_buffer.data_output[2][13]
data_output[13][14] <= buffer_fft_output:inst_buffer.data_output[2][14]
data_output[13][15] <= buffer_fft_output:inst_buffer.data_output[2][15]
data_output[14][0] <= buffer_fft_output:inst_buffer.data_output[1][0]
data_output[14][1] <= buffer_fft_output:inst_buffer.data_output[1][1]
data_output[14][2] <= buffer_fft_output:inst_buffer.data_output[1][2]
data_output[14][3] <= buffer_fft_output:inst_buffer.data_output[1][3]
data_output[14][4] <= buffer_fft_output:inst_buffer.data_output[1][4]
data_output[14][5] <= buffer_fft_output:inst_buffer.data_output[1][5]
data_output[14][6] <= buffer_fft_output:inst_buffer.data_output[1][6]
data_output[14][7] <= buffer_fft_output:inst_buffer.data_output[1][7]
data_output[14][8] <= buffer_fft_output:inst_buffer.data_output[1][8]
data_output[14][9] <= buffer_fft_output:inst_buffer.data_output[1][9]
data_output[14][10] <= buffer_fft_output:inst_buffer.data_output[1][10]
data_output[14][11] <= buffer_fft_output:inst_buffer.data_output[1][11]
data_output[14][12] <= buffer_fft_output:inst_buffer.data_output[1][12]
data_output[14][13] <= buffer_fft_output:inst_buffer.data_output[1][13]
data_output[14][14] <= buffer_fft_output:inst_buffer.data_output[1][14]
data_output[14][15] <= buffer_fft_output:inst_buffer.data_output[1][15]
data_output[15][0] <= buffer_fft_output:inst_buffer.data_output[0][0]
data_output[15][1] <= buffer_fft_output:inst_buffer.data_output[0][1]
data_output[15][2] <= buffer_fft_output:inst_buffer.data_output[0][2]
data_output[15][3] <= buffer_fft_output:inst_buffer.data_output[0][3]
data_output[15][4] <= buffer_fft_output:inst_buffer.data_output[0][4]
data_output[15][5] <= buffer_fft_output:inst_buffer.data_output[0][5]
data_output[15][6] <= buffer_fft_output:inst_buffer.data_output[0][6]
data_output[15][7] <= buffer_fft_output:inst_buffer.data_output[0][7]
data_output[15][8] <= buffer_fft_output:inst_buffer.data_output[0][8]
data_output[15][9] <= buffer_fft_output:inst_buffer.data_output[0][9]
data_output[15][10] <= buffer_fft_output:inst_buffer.data_output[0][10]
data_output[15][11] <= buffer_fft_output:inst_buffer.data_output[0][11]
data_output[15][12] <= buffer_fft_output:inst_buffer.data_output[0][12]
data_output[15][13] <= buffer_fft_output:inst_buffer.data_output[0][13]
data_output[15][14] <= buffer_fft_output:inst_buffer.data_output[0][14]
data_output[15][15] <= buffer_fft_output:inst_buffer.data_output[0][15]
left_channel_audio_out[0] <= left_channel_audio_in[0].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[1] <= left_channel_audio_in[1].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[2] <= left_channel_audio_in[2].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[3] <= left_channel_audio_in[3].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[4] <= left_channel_audio_in[4].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[5] <= left_channel_audio_in[5].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[6] <= left_channel_audio_in[6].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[7] <= left_channel_audio_in[7].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[8] <= left_channel_audio_in[8].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[9] <= left_channel_audio_in[9].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[10] <= left_channel_audio_in[10].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[11] <= left_channel_audio_in[11].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[12] <= left_channel_audio_in[12].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[13] <= left_channel_audio_in[13].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[14] <= left_channel_audio_in[14].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[15] <= left_channel_audio_in[15].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[16] <= left_channel_audio_in[16].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[17] <= left_channel_audio_in[17].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[18] <= left_channel_audio_in[18].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[19] <= left_channel_audio_in[19].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[20] <= left_channel_audio_in[20].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[21] <= left_channel_audio_in[21].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[22] <= left_channel_audio_in[22].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[23] <= left_channel_audio_in[23].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[24] <= left_channel_audio_in[24].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[25] <= left_channel_audio_in[25].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[26] <= left_channel_audio_in[26].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[27] <= left_channel_audio_in[27].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[28] <= left_channel_audio_in[28].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[29] <= left_channel_audio_in[29].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[30] <= left_channel_audio_in[30].DB_MAX_OUTPUT_PORT_TYPE
left_channel_audio_out[31] <= left_channel_audio_in[31].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[0] <= right_channel_audio_in[0].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[1] <= right_channel_audio_in[1].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[2] <= right_channel_audio_in[2].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[3] <= right_channel_audio_in[3].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[4] <= right_channel_audio_in[4].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[5] <= right_channel_audio_in[5].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[6] <= right_channel_audio_in[6].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[7] <= right_channel_audio_in[7].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[8] <= right_channel_audio_in[8].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[9] <= right_channel_audio_in[9].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[10] <= right_channel_audio_in[10].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[11] <= right_channel_audio_in[11].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[12] <= right_channel_audio_in[12].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[13] <= right_channel_audio_in[13].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[14] <= right_channel_audio_in[14].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[15] <= right_channel_audio_in[15].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[16] <= right_channel_audio_in[16].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[17] <= right_channel_audio_in[17].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[18] <= right_channel_audio_in[18].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[19] <= right_channel_audio_in[19].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[20] <= right_channel_audio_in[20].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[21] <= right_channel_audio_in[21].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[22] <= right_channel_audio_in[22].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[23] <= right_channel_audio_in[23].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[24] <= right_channel_audio_in[24].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[25] <= right_channel_audio_in[25].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[26] <= right_channel_audio_in[26].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[27] <= right_channel_audio_in[27].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[28] <= right_channel_audio_in[28].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[29] <= right_channel_audio_in[29].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[30] <= right_channel_audio_in[30].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_out[31] <= right_channel_audio_in[31].DB_MAX_OUTPUT_PORT_TYPE
right_channel_audio_in[0] => right_channel_audio_out[0].DATAIN
right_channel_audio_in[1] => right_channel_audio_out[1].DATAIN
right_channel_audio_in[2] => right_channel_audio_out[2].DATAIN
right_channel_audio_in[3] => right_channel_audio_out[3].DATAIN
right_channel_audio_in[4] => right_channel_audio_out[4].DATAIN
right_channel_audio_in[5] => right_channel_audio_out[5].DATAIN
right_channel_audio_in[6] => right_channel_audio_out[6].DATAIN
right_channel_audio_in[7] => right_channel_audio_out[7].DATAIN
right_channel_audio_in[8] => right_channel_audio_out[8].DATAIN
right_channel_audio_in[9] => right_channel_audio_out[9].DATAIN
right_channel_audio_in[10] => right_channel_audio_out[10].DATAIN
right_channel_audio_in[11] => right_channel_audio_out[11].DATAIN
right_channel_audio_in[12] => right_channel_audio_out[12].DATAIN
right_channel_audio_in[13] => right_channel_audio_out[13].DATAIN
right_channel_audio_in[14] => right_channel_audio_out[14].DATAIN
right_channel_audio_in[15] => right_channel_audio_out[15].DATAIN
right_channel_audio_in[16] => right_channel_audio_out[16].DATAIN
right_channel_audio_in[17] => right_channel_audio_out[17].DATAIN
right_channel_audio_in[18] => right_channel_audio_out[18].DATAIN
right_channel_audio_in[19] => right_channel_audio_out[19].DATAIN
right_channel_audio_in[20] => right_channel_audio_out[20].DATAIN
right_channel_audio_in[21] => right_channel_audio_out[21].DATAIN
right_channel_audio_in[22] => right_channel_audio_out[22].DATAIN
right_channel_audio_in[23] => right_channel_audio_out[23].DATAIN
right_channel_audio_in[24] => right_channel_audio_out[24].DATAIN
right_channel_audio_in[25] => right_channel_audio_out[25].DATAIN
right_channel_audio_in[26] => right_channel_audio_out[26].DATAIN
right_channel_audio_in[27] => right_channel_audio_out[27].DATAIN
right_channel_audio_in[28] => right_channel_audio_out[28].DATAIN
right_channel_audio_in[29] => right_channel_audio_out[29].DATAIN
right_channel_audio_in[30] => right_channel_audio_out[30].DATAIN
right_channel_audio_in[31] => right_channel_audio_out[31].DATAIN


|toplevel|filter_demo:inst4|buffer_fft_output:inst_buffer
clock => data_output[15][0]~reg0.CLK
clock => data_output[15][1]~reg0.CLK
clock => data_output[15][2]~reg0.CLK
clock => data_output[15][3]~reg0.CLK
clock => data_output[15][4]~reg0.CLK
clock => data_output[15][5]~reg0.CLK
clock => data_output[15][6]~reg0.CLK
clock => data_output[15][7]~reg0.CLK
clock => data_output[15][8]~reg0.CLK
clock => data_output[15][9]~reg0.CLK
clock => data_output[15][10]~reg0.CLK
clock => data_output[15][11]~reg0.CLK
clock => data_output[15][12]~reg0.CLK
clock => data_output[15][13]~reg0.CLK
clock => data_output[15][14]~reg0.CLK
clock => data_output[15][15]~reg0.CLK
clock => data_output[14][0]~reg0.CLK
clock => data_output[14][1]~reg0.CLK
clock => data_output[14][2]~reg0.CLK
clock => data_output[14][3]~reg0.CLK
clock => data_output[14][4]~reg0.CLK
clock => data_output[14][5]~reg0.CLK
clock => data_output[14][6]~reg0.CLK
clock => data_output[14][7]~reg0.CLK
clock => data_output[14][8]~reg0.CLK
clock => data_output[14][9]~reg0.CLK
clock => data_output[14][10]~reg0.CLK
clock => data_output[14][11]~reg0.CLK
clock => data_output[14][12]~reg0.CLK
clock => data_output[14][13]~reg0.CLK
clock => data_output[14][14]~reg0.CLK
clock => data_output[14][15]~reg0.CLK
clock => data_output[13][0]~reg0.CLK
clock => data_output[13][1]~reg0.CLK
clock => data_output[13][2]~reg0.CLK
clock => data_output[13][3]~reg0.CLK
clock => data_output[13][4]~reg0.CLK
clock => data_output[13][5]~reg0.CLK
clock => data_output[13][6]~reg0.CLK
clock => data_output[13][7]~reg0.CLK
clock => data_output[13][8]~reg0.CLK
clock => data_output[13][9]~reg0.CLK
clock => data_output[13][10]~reg0.CLK
clock => data_output[13][11]~reg0.CLK
clock => data_output[13][12]~reg0.CLK
clock => data_output[13][13]~reg0.CLK
clock => data_output[13][14]~reg0.CLK
clock => data_output[13][15]~reg0.CLK
clock => data_output[12][0]~reg0.CLK
clock => data_output[12][1]~reg0.CLK
clock => data_output[12][2]~reg0.CLK
clock => data_output[12][3]~reg0.CLK
clock => data_output[12][4]~reg0.CLK
clock => data_output[12][5]~reg0.CLK
clock => data_output[12][6]~reg0.CLK
clock => data_output[12][7]~reg0.CLK
clock => data_output[12][8]~reg0.CLK
clock => data_output[12][9]~reg0.CLK
clock => data_output[12][10]~reg0.CLK
clock => data_output[12][11]~reg0.CLK
clock => data_output[12][12]~reg0.CLK
clock => data_output[12][13]~reg0.CLK
clock => data_output[12][14]~reg0.CLK
clock => data_output[12][15]~reg0.CLK
clock => data_output[11][0]~reg0.CLK
clock => data_output[11][1]~reg0.CLK
clock => data_output[11][2]~reg0.CLK
clock => data_output[11][3]~reg0.CLK
clock => data_output[11][4]~reg0.CLK
clock => data_output[11][5]~reg0.CLK
clock => data_output[11][6]~reg0.CLK
clock => data_output[11][7]~reg0.CLK
clock => data_output[11][8]~reg0.CLK
clock => data_output[11][9]~reg0.CLK
clock => data_output[11][10]~reg0.CLK
clock => data_output[11][11]~reg0.CLK
clock => data_output[11][12]~reg0.CLK
clock => data_output[11][13]~reg0.CLK
clock => data_output[11][14]~reg0.CLK
clock => data_output[11][15]~reg0.CLK
clock => data_output[10][0]~reg0.CLK
clock => data_output[10][1]~reg0.CLK
clock => data_output[10][2]~reg0.CLK
clock => data_output[10][3]~reg0.CLK
clock => data_output[10][4]~reg0.CLK
clock => data_output[10][5]~reg0.CLK
clock => data_output[10][6]~reg0.CLK
clock => data_output[10][7]~reg0.CLK
clock => data_output[10][8]~reg0.CLK
clock => data_output[10][9]~reg0.CLK
clock => data_output[10][10]~reg0.CLK
clock => data_output[10][11]~reg0.CLK
clock => data_output[10][12]~reg0.CLK
clock => data_output[10][13]~reg0.CLK
clock => data_output[10][14]~reg0.CLK
clock => data_output[10][15]~reg0.CLK
clock => data_output[9][0]~reg0.CLK
clock => data_output[9][1]~reg0.CLK
clock => data_output[9][2]~reg0.CLK
clock => data_output[9][3]~reg0.CLK
clock => data_output[9][4]~reg0.CLK
clock => data_output[9][5]~reg0.CLK
clock => data_output[9][6]~reg0.CLK
clock => data_output[9][7]~reg0.CLK
clock => data_output[9][8]~reg0.CLK
clock => data_output[9][9]~reg0.CLK
clock => data_output[9][10]~reg0.CLK
clock => data_output[9][11]~reg0.CLK
clock => data_output[9][12]~reg0.CLK
clock => data_output[9][13]~reg0.CLK
clock => data_output[9][14]~reg0.CLK
clock => data_output[9][15]~reg0.CLK
clock => data_output[8][0]~reg0.CLK
clock => data_output[8][1]~reg0.CLK
clock => data_output[8][2]~reg0.CLK
clock => data_output[8][3]~reg0.CLK
clock => data_output[8][4]~reg0.CLK
clock => data_output[8][5]~reg0.CLK
clock => data_output[8][6]~reg0.CLK
clock => data_output[8][7]~reg0.CLK
clock => data_output[8][8]~reg0.CLK
clock => data_output[8][9]~reg0.CLK
clock => data_output[8][10]~reg0.CLK
clock => data_output[8][11]~reg0.CLK
clock => data_output[8][12]~reg0.CLK
clock => data_output[8][13]~reg0.CLK
clock => data_output[8][14]~reg0.CLK
clock => data_output[8][15]~reg0.CLK
clock => data_output[7][0]~reg0.CLK
clock => data_output[7][1]~reg0.CLK
clock => data_output[7][2]~reg0.CLK
clock => data_output[7][3]~reg0.CLK
clock => data_output[7][4]~reg0.CLK
clock => data_output[7][5]~reg0.CLK
clock => data_output[7][6]~reg0.CLK
clock => data_output[7][7]~reg0.CLK
clock => data_output[7][8]~reg0.CLK
clock => data_output[7][9]~reg0.CLK
clock => data_output[7][10]~reg0.CLK
clock => data_output[7][11]~reg0.CLK
clock => data_output[7][12]~reg0.CLK
clock => data_output[7][13]~reg0.CLK
clock => data_output[7][14]~reg0.CLK
clock => data_output[7][15]~reg0.CLK
clock => data_output[6][0]~reg0.CLK
clock => data_output[6][1]~reg0.CLK
clock => data_output[6][2]~reg0.CLK
clock => data_output[6][3]~reg0.CLK
clock => data_output[6][4]~reg0.CLK
clock => data_output[6][5]~reg0.CLK
clock => data_output[6][6]~reg0.CLK
clock => data_output[6][7]~reg0.CLK
clock => data_output[6][8]~reg0.CLK
clock => data_output[6][9]~reg0.CLK
clock => data_output[6][10]~reg0.CLK
clock => data_output[6][11]~reg0.CLK
clock => data_output[6][12]~reg0.CLK
clock => data_output[6][13]~reg0.CLK
clock => data_output[6][14]~reg0.CLK
clock => data_output[6][15]~reg0.CLK
clock => data_output[5][0]~reg0.CLK
clock => data_output[5][1]~reg0.CLK
clock => data_output[5][2]~reg0.CLK
clock => data_output[5][3]~reg0.CLK
clock => data_output[5][4]~reg0.CLK
clock => data_output[5][5]~reg0.CLK
clock => data_output[5][6]~reg0.CLK
clock => data_output[5][7]~reg0.CLK
clock => data_output[5][8]~reg0.CLK
clock => data_output[5][9]~reg0.CLK
clock => data_output[5][10]~reg0.CLK
clock => data_output[5][11]~reg0.CLK
clock => data_output[5][12]~reg0.CLK
clock => data_output[5][13]~reg0.CLK
clock => data_output[5][14]~reg0.CLK
clock => data_output[5][15]~reg0.CLK
clock => data_output[4][0]~reg0.CLK
clock => data_output[4][1]~reg0.CLK
clock => data_output[4][2]~reg0.CLK
clock => data_output[4][3]~reg0.CLK
clock => data_output[4][4]~reg0.CLK
clock => data_output[4][5]~reg0.CLK
clock => data_output[4][6]~reg0.CLK
clock => data_output[4][7]~reg0.CLK
clock => data_output[4][8]~reg0.CLK
clock => data_output[4][9]~reg0.CLK
clock => data_output[4][10]~reg0.CLK
clock => data_output[4][11]~reg0.CLK
clock => data_output[4][12]~reg0.CLK
clock => data_output[4][13]~reg0.CLK
clock => data_output[4][14]~reg0.CLK
clock => data_output[4][15]~reg0.CLK
clock => data_output[3][0]~reg0.CLK
clock => data_output[3][1]~reg0.CLK
clock => data_output[3][2]~reg0.CLK
clock => data_output[3][3]~reg0.CLK
clock => data_output[3][4]~reg0.CLK
clock => data_output[3][5]~reg0.CLK
clock => data_output[3][6]~reg0.CLK
clock => data_output[3][7]~reg0.CLK
clock => data_output[3][8]~reg0.CLK
clock => data_output[3][9]~reg0.CLK
clock => data_output[3][10]~reg0.CLK
clock => data_output[3][11]~reg0.CLK
clock => data_output[3][12]~reg0.CLK
clock => data_output[3][13]~reg0.CLK
clock => data_output[3][14]~reg0.CLK
clock => data_output[3][15]~reg0.CLK
clock => data_output[2][0]~reg0.CLK
clock => data_output[2][1]~reg0.CLK
clock => data_output[2][2]~reg0.CLK
clock => data_output[2][3]~reg0.CLK
clock => data_output[2][4]~reg0.CLK
clock => data_output[2][5]~reg0.CLK
clock => data_output[2][6]~reg0.CLK
clock => data_output[2][7]~reg0.CLK
clock => data_output[2][8]~reg0.CLK
clock => data_output[2][9]~reg0.CLK
clock => data_output[2][10]~reg0.CLK
clock => data_output[2][11]~reg0.CLK
clock => data_output[2][12]~reg0.CLK
clock => data_output[2][13]~reg0.CLK
clock => data_output[2][14]~reg0.CLK
clock => data_output[2][15]~reg0.CLK
clock => data_output[1][0]~reg0.CLK
clock => data_output[1][1]~reg0.CLK
clock => data_output[1][2]~reg0.CLK
clock => data_output[1][3]~reg0.CLK
clock => data_output[1][4]~reg0.CLK
clock => data_output[1][5]~reg0.CLK
clock => data_output[1][6]~reg0.CLK
clock => data_output[1][7]~reg0.CLK
clock => data_output[1][8]~reg0.CLK
clock => data_output[1][9]~reg0.CLK
clock => data_output[1][10]~reg0.CLK
clock => data_output[1][11]~reg0.CLK
clock => data_output[1][12]~reg0.CLK
clock => data_output[1][13]~reg0.CLK
clock => data_output[1][14]~reg0.CLK
clock => data_output[1][15]~reg0.CLK
clock => data_output[0][0]~reg0.CLK
clock => data_output[0][1]~reg0.CLK
clock => data_output[0][2]~reg0.CLK
clock => data_output[0][3]~reg0.CLK
clock => data_output[0][4]~reg0.CLK
clock => data_output[0][5]~reg0.CLK
clock => data_output[0][6]~reg0.CLK
clock => data_output[0][7]~reg0.CLK
clock => data_output[0][8]~reg0.CLK
clock => data_output[0][9]~reg0.CLK
clock => data_output[0][10]~reg0.CLK
clock => data_output[0][11]~reg0.CLK
clock => data_output[0][12]~reg0.CLK
clock => data_output[0][13]~reg0.CLK
clock => data_output[0][14]~reg0.CLK
clock => data_output[0][15]~reg0.CLK
clock => ready~reg0.CLK
clock => \identifier:count[0].CLK
clock => \identifier:count[1].CLK
clock => \identifier:count[2].CLK
clock => \identifier:count[3].CLK
clock => \identifier:count[4].CLK
clock => \identifier:count[5].CLK
clock => \identifier:count[6].CLK
clock => \identifier:count[7].CLK
clock => \identifier:count[8].CLK
clock => \identifier:count[9].CLK
clock => \identifier:count[10].CLK
clock => \identifier:count[11].CLK
clock => \identifier:count[12].CLK
clock => \identifier:count[13].CLK
clock => \identifier:count[14].CLK
clock => \identifier:count[15].CLK
clock => \identifier:count[16].CLK
clock => \identifier:count[17].CLK
clock => \identifier:count[18].CLK
clock => \identifier:count[19].CLK
clock => \identifier:count[20].CLK
clock => \identifier:count[21].CLK
clock => \identifier:count[22].CLK
clock => \identifier:count[23].CLK
clock => \identifier:count[24].CLK
clock => \identifier:count[25].CLK
clock => \identifier:count[26].CLK
clock => \identifier:count[27].CLK
clock => \identifier:count[28].CLK
clock => \identifier:count[29].CLK
clock => \identifier:count[30].CLK
clock => \identifier:count[31].CLK
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => count.OUTPUTSELECT
valid => ready.OUTPUTSELECT
valid => data_output[15][4]~reg0.ENA
valid => data_output[15][3]~reg0.ENA
valid => data_output[15][2]~reg0.ENA
valid => data_output[15][1]~reg0.ENA
valid => data_output[15][0]~reg0.ENA
valid => data_output[15][5]~reg0.ENA
valid => data_output[15][6]~reg0.ENA
valid => data_output[15][7]~reg0.ENA
valid => data_output[15][8]~reg0.ENA
valid => data_output[15][9]~reg0.ENA
valid => data_output[15][10]~reg0.ENA
valid => data_output[15][11]~reg0.ENA
valid => data_output[15][12]~reg0.ENA
valid => data_output[15][13]~reg0.ENA
valid => data_output[15][14]~reg0.ENA
valid => data_output[15][15]~reg0.ENA
valid => data_output[14][0]~reg0.ENA
valid => data_output[14][1]~reg0.ENA
valid => data_output[14][2]~reg0.ENA
valid => data_output[14][3]~reg0.ENA
valid => data_output[14][4]~reg0.ENA
valid => data_output[14][5]~reg0.ENA
valid => data_output[14][6]~reg0.ENA
valid => data_output[14][7]~reg0.ENA
valid => data_output[14][8]~reg0.ENA
valid => data_output[14][9]~reg0.ENA
valid => data_output[14][10]~reg0.ENA
valid => data_output[14][11]~reg0.ENA
valid => data_output[14][12]~reg0.ENA
valid => data_output[14][13]~reg0.ENA
valid => data_output[14][14]~reg0.ENA
valid => data_output[14][15]~reg0.ENA
valid => data_output[13][0]~reg0.ENA
valid => data_output[13][1]~reg0.ENA
valid => data_output[13][2]~reg0.ENA
valid => data_output[13][3]~reg0.ENA
valid => data_output[13][4]~reg0.ENA
valid => data_output[13][5]~reg0.ENA
valid => data_output[13][6]~reg0.ENA
valid => data_output[13][7]~reg0.ENA
valid => data_output[13][8]~reg0.ENA
valid => data_output[13][9]~reg0.ENA
valid => data_output[13][10]~reg0.ENA
valid => data_output[13][11]~reg0.ENA
valid => data_output[13][12]~reg0.ENA
valid => data_output[13][13]~reg0.ENA
valid => data_output[13][14]~reg0.ENA
valid => data_output[13][15]~reg0.ENA
valid => data_output[12][0]~reg0.ENA
valid => data_output[12][1]~reg0.ENA
valid => data_output[12][2]~reg0.ENA
valid => data_output[12][3]~reg0.ENA
valid => data_output[12][4]~reg0.ENA
valid => data_output[12][5]~reg0.ENA
valid => data_output[12][6]~reg0.ENA
valid => data_output[12][7]~reg0.ENA
valid => data_output[12][8]~reg0.ENA
valid => data_output[12][9]~reg0.ENA
valid => data_output[12][10]~reg0.ENA
valid => data_output[12][11]~reg0.ENA
valid => data_output[12][12]~reg0.ENA
valid => data_output[12][13]~reg0.ENA
valid => data_output[12][14]~reg0.ENA
valid => data_output[12][15]~reg0.ENA
valid => data_output[11][0]~reg0.ENA
valid => data_output[11][1]~reg0.ENA
valid => data_output[11][2]~reg0.ENA
valid => data_output[11][3]~reg0.ENA
valid => data_output[11][4]~reg0.ENA
valid => data_output[11][5]~reg0.ENA
valid => data_output[11][6]~reg0.ENA
valid => data_output[11][7]~reg0.ENA
valid => data_output[11][8]~reg0.ENA
valid => data_output[11][9]~reg0.ENA
valid => data_output[11][10]~reg0.ENA
valid => data_output[11][11]~reg0.ENA
valid => data_output[11][12]~reg0.ENA
valid => data_output[11][13]~reg0.ENA
valid => data_output[11][14]~reg0.ENA
valid => data_output[11][15]~reg0.ENA
valid => data_output[10][0]~reg0.ENA
valid => data_output[10][1]~reg0.ENA
valid => data_output[10][2]~reg0.ENA
valid => data_output[10][3]~reg0.ENA
valid => data_output[10][4]~reg0.ENA
valid => data_output[10][5]~reg0.ENA
valid => data_output[10][6]~reg0.ENA
valid => data_output[10][7]~reg0.ENA
valid => data_output[10][8]~reg0.ENA
valid => data_output[10][9]~reg0.ENA
valid => data_output[10][10]~reg0.ENA
valid => data_output[10][11]~reg0.ENA
valid => data_output[10][12]~reg0.ENA
valid => data_output[10][13]~reg0.ENA
valid => data_output[10][14]~reg0.ENA
valid => data_output[10][15]~reg0.ENA
valid => data_output[9][0]~reg0.ENA
valid => data_output[9][1]~reg0.ENA
valid => data_output[9][2]~reg0.ENA
valid => data_output[9][3]~reg0.ENA
valid => data_output[9][4]~reg0.ENA
valid => data_output[9][5]~reg0.ENA
valid => data_output[9][6]~reg0.ENA
valid => data_output[9][7]~reg0.ENA
valid => data_output[9][8]~reg0.ENA
valid => data_output[9][9]~reg0.ENA
valid => data_output[9][10]~reg0.ENA
valid => data_output[9][11]~reg0.ENA
valid => data_output[9][12]~reg0.ENA
valid => data_output[9][13]~reg0.ENA
valid => data_output[9][14]~reg0.ENA
valid => data_output[9][15]~reg0.ENA
valid => data_output[8][0]~reg0.ENA
valid => data_output[8][1]~reg0.ENA
valid => data_output[8][2]~reg0.ENA
valid => data_output[8][3]~reg0.ENA
valid => data_output[8][4]~reg0.ENA
valid => data_output[8][5]~reg0.ENA
valid => data_output[8][6]~reg0.ENA
valid => data_output[8][7]~reg0.ENA
valid => data_output[8][8]~reg0.ENA
valid => data_output[8][9]~reg0.ENA
valid => data_output[8][10]~reg0.ENA
valid => data_output[8][11]~reg0.ENA
valid => data_output[8][12]~reg0.ENA
valid => data_output[8][13]~reg0.ENA
valid => data_output[8][14]~reg0.ENA
valid => data_output[8][15]~reg0.ENA
valid => data_output[7][0]~reg0.ENA
valid => data_output[7][1]~reg0.ENA
valid => data_output[7][2]~reg0.ENA
valid => data_output[7][3]~reg0.ENA
valid => data_output[7][4]~reg0.ENA
valid => data_output[7][5]~reg0.ENA
valid => data_output[7][6]~reg0.ENA
valid => data_output[7][7]~reg0.ENA
valid => data_output[7][8]~reg0.ENA
valid => data_output[7][9]~reg0.ENA
valid => data_output[7][10]~reg0.ENA
valid => data_output[7][11]~reg0.ENA
valid => data_output[7][12]~reg0.ENA
valid => data_output[7][13]~reg0.ENA
valid => data_output[7][14]~reg0.ENA
valid => data_output[7][15]~reg0.ENA
valid => data_output[6][0]~reg0.ENA
valid => data_output[6][1]~reg0.ENA
valid => data_output[6][2]~reg0.ENA
valid => data_output[6][3]~reg0.ENA
valid => data_output[6][4]~reg0.ENA
valid => data_output[6][5]~reg0.ENA
valid => data_output[6][6]~reg0.ENA
valid => data_output[6][7]~reg0.ENA
valid => data_output[6][8]~reg0.ENA
valid => data_output[6][9]~reg0.ENA
valid => data_output[6][10]~reg0.ENA
valid => data_output[6][11]~reg0.ENA
valid => data_output[6][12]~reg0.ENA
valid => data_output[6][13]~reg0.ENA
valid => data_output[6][14]~reg0.ENA
valid => data_output[6][15]~reg0.ENA
valid => data_output[5][0]~reg0.ENA
valid => data_output[5][1]~reg0.ENA
valid => data_output[5][2]~reg0.ENA
valid => data_output[5][3]~reg0.ENA
valid => data_output[5][4]~reg0.ENA
valid => data_output[5][5]~reg0.ENA
valid => data_output[5][6]~reg0.ENA
valid => data_output[5][7]~reg0.ENA
valid => data_output[5][8]~reg0.ENA
valid => data_output[5][9]~reg0.ENA
valid => data_output[5][10]~reg0.ENA
valid => data_output[5][11]~reg0.ENA
valid => data_output[5][12]~reg0.ENA
valid => data_output[5][13]~reg0.ENA
valid => data_output[5][14]~reg0.ENA
valid => data_output[5][15]~reg0.ENA
valid => data_output[4][0]~reg0.ENA
valid => data_output[4][1]~reg0.ENA
valid => data_output[4][2]~reg0.ENA
valid => data_output[4][3]~reg0.ENA
valid => data_output[4][4]~reg0.ENA
valid => data_output[4][5]~reg0.ENA
valid => data_output[4][6]~reg0.ENA
valid => data_output[4][7]~reg0.ENA
valid => data_output[4][8]~reg0.ENA
valid => data_output[4][9]~reg0.ENA
valid => data_output[4][10]~reg0.ENA
valid => data_output[4][11]~reg0.ENA
valid => data_output[4][12]~reg0.ENA
valid => data_output[4][13]~reg0.ENA
valid => data_output[4][14]~reg0.ENA
valid => data_output[4][15]~reg0.ENA
valid => data_output[3][0]~reg0.ENA
valid => data_output[3][1]~reg0.ENA
valid => data_output[3][2]~reg0.ENA
valid => data_output[3][3]~reg0.ENA
valid => data_output[3][4]~reg0.ENA
valid => data_output[3][5]~reg0.ENA
valid => data_output[3][6]~reg0.ENA
valid => data_output[3][7]~reg0.ENA
valid => data_output[3][8]~reg0.ENA
valid => data_output[3][9]~reg0.ENA
valid => data_output[3][10]~reg0.ENA
valid => data_output[3][11]~reg0.ENA
valid => data_output[3][12]~reg0.ENA
valid => data_output[3][13]~reg0.ENA
valid => data_output[3][14]~reg0.ENA
valid => data_output[3][15]~reg0.ENA
valid => data_output[2][0]~reg0.ENA
valid => data_output[2][1]~reg0.ENA
valid => data_output[2][2]~reg0.ENA
valid => data_output[2][3]~reg0.ENA
valid => data_output[2][4]~reg0.ENA
valid => data_output[2][5]~reg0.ENA
valid => data_output[2][6]~reg0.ENA
valid => data_output[2][7]~reg0.ENA
valid => data_output[2][8]~reg0.ENA
valid => data_output[2][9]~reg0.ENA
valid => data_output[2][10]~reg0.ENA
valid => data_output[2][11]~reg0.ENA
valid => data_output[2][12]~reg0.ENA
valid => data_output[2][13]~reg0.ENA
valid => data_output[2][14]~reg0.ENA
valid => data_output[2][15]~reg0.ENA
valid => data_output[1][0]~reg0.ENA
valid => data_output[1][1]~reg0.ENA
valid => data_output[1][2]~reg0.ENA
valid => data_output[1][3]~reg0.ENA
valid => data_output[1][4]~reg0.ENA
valid => data_output[1][5]~reg0.ENA
valid => data_output[1][6]~reg0.ENA
valid => data_output[1][7]~reg0.ENA
valid => data_output[1][8]~reg0.ENA
valid => data_output[1][9]~reg0.ENA
valid => data_output[1][10]~reg0.ENA
valid => data_output[1][11]~reg0.ENA
valid => data_output[1][12]~reg0.ENA
valid => data_output[1][13]~reg0.ENA
valid => data_output[1][14]~reg0.ENA
valid => data_output[1][15]~reg0.ENA
valid => data_output[0][0]~reg0.ENA
valid => data_output[0][1]~reg0.ENA
valid => data_output[0][2]~reg0.ENA
valid => data_output[0][3]~reg0.ENA
valid => data_output[0][4]~reg0.ENA
valid => data_output[0][5]~reg0.ENA
valid => data_output[0][6]~reg0.ENA
valid => data_output[0][7]~reg0.ENA
valid => data_output[0][8]~reg0.ENA
valid => data_output[0][9]~reg0.ENA
valid => data_output[0][10]~reg0.ENA
valid => data_output[0][11]~reg0.ENA
valid => data_output[0][12]~reg0.ENA
valid => data_output[0][13]~reg0.ENA
valid => data_output[0][14]~reg0.ENA
valid => data_output[0][15]~reg0.ENA
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[0] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[1] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[2] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[3] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[4] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[5] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[6] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[7] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[8] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[9] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[10] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[11] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[12] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[13] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[14] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
sample[15] => data_output.DATAB
data_output[15][0] <= data_output[15][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][1] <= data_output[15][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][2] <= data_output[15][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][3] <= data_output[15][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][4] <= data_output[15][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][5] <= data_output[15][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][6] <= data_output[15][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][7] <= data_output[15][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][8] <= data_output[15][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][9] <= data_output[15][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][10] <= data_output[15][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][11] <= data_output[15][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][12] <= data_output[15][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][13] <= data_output[15][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][14] <= data_output[15][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[15][15] <= data_output[15][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][0] <= data_output[14][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][1] <= data_output[14][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][2] <= data_output[14][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][3] <= data_output[14][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][4] <= data_output[14][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][5] <= data_output[14][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][6] <= data_output[14][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][7] <= data_output[14][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][8] <= data_output[14][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][9] <= data_output[14][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][10] <= data_output[14][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][11] <= data_output[14][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][12] <= data_output[14][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][13] <= data_output[14][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][14] <= data_output[14][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[14][15] <= data_output[14][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][0] <= data_output[13][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][1] <= data_output[13][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][2] <= data_output[13][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][3] <= data_output[13][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][4] <= data_output[13][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][5] <= data_output[13][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][6] <= data_output[13][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][7] <= data_output[13][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][8] <= data_output[13][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][9] <= data_output[13][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][10] <= data_output[13][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][11] <= data_output[13][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][12] <= data_output[13][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][13] <= data_output[13][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][14] <= data_output[13][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[13][15] <= data_output[13][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][0] <= data_output[12][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][1] <= data_output[12][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][2] <= data_output[12][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][3] <= data_output[12][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][4] <= data_output[12][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][5] <= data_output[12][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][6] <= data_output[12][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][7] <= data_output[12][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][8] <= data_output[12][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][9] <= data_output[12][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][10] <= data_output[12][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][11] <= data_output[12][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][12] <= data_output[12][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][13] <= data_output[12][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][14] <= data_output[12][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[12][15] <= data_output[12][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][0] <= data_output[11][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][1] <= data_output[11][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][2] <= data_output[11][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][3] <= data_output[11][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][4] <= data_output[11][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][5] <= data_output[11][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][6] <= data_output[11][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][7] <= data_output[11][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][8] <= data_output[11][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][9] <= data_output[11][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][10] <= data_output[11][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][11] <= data_output[11][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][12] <= data_output[11][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][13] <= data_output[11][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][14] <= data_output[11][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[11][15] <= data_output[11][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][0] <= data_output[10][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][1] <= data_output[10][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][2] <= data_output[10][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][3] <= data_output[10][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][4] <= data_output[10][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][5] <= data_output[10][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][6] <= data_output[10][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][7] <= data_output[10][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][8] <= data_output[10][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][9] <= data_output[10][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][10] <= data_output[10][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][11] <= data_output[10][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][12] <= data_output[10][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][13] <= data_output[10][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][14] <= data_output[10][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[10][15] <= data_output[10][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][0] <= data_output[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][1] <= data_output[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][2] <= data_output[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][3] <= data_output[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][4] <= data_output[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][5] <= data_output[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][6] <= data_output[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][7] <= data_output[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][8] <= data_output[9][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][9] <= data_output[9][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][10] <= data_output[9][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][11] <= data_output[9][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][12] <= data_output[9][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][13] <= data_output[9][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][14] <= data_output[9][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[9][15] <= data_output[9][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][0] <= data_output[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][1] <= data_output[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][2] <= data_output[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][3] <= data_output[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][4] <= data_output[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][5] <= data_output[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][6] <= data_output[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][7] <= data_output[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][8] <= data_output[8][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][9] <= data_output[8][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][10] <= data_output[8][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][11] <= data_output[8][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][12] <= data_output[8][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][13] <= data_output[8][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][14] <= data_output[8][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[8][15] <= data_output[8][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][0] <= data_output[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][1] <= data_output[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][2] <= data_output[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][3] <= data_output[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][4] <= data_output[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][5] <= data_output[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][6] <= data_output[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][7] <= data_output[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][8] <= data_output[7][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][9] <= data_output[7][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][10] <= data_output[7][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][11] <= data_output[7][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][12] <= data_output[7][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][13] <= data_output[7][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][14] <= data_output[7][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[7][15] <= data_output[7][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][0] <= data_output[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][1] <= data_output[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][2] <= data_output[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][3] <= data_output[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][4] <= data_output[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][5] <= data_output[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][6] <= data_output[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][7] <= data_output[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][8] <= data_output[6][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][9] <= data_output[6][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][10] <= data_output[6][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][11] <= data_output[6][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][12] <= data_output[6][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][13] <= data_output[6][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][14] <= data_output[6][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[6][15] <= data_output[6][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][0] <= data_output[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][1] <= data_output[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][2] <= data_output[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][3] <= data_output[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][4] <= data_output[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][5] <= data_output[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][6] <= data_output[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][7] <= data_output[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][8] <= data_output[5][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][9] <= data_output[5][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][10] <= data_output[5][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][11] <= data_output[5][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][12] <= data_output[5][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][13] <= data_output[5][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][14] <= data_output[5][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[5][15] <= data_output[5][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][0] <= data_output[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][1] <= data_output[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][2] <= data_output[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][3] <= data_output[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][4] <= data_output[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][5] <= data_output[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][6] <= data_output[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][7] <= data_output[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][8] <= data_output[4][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][9] <= data_output[4][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][10] <= data_output[4][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][11] <= data_output[4][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][12] <= data_output[4][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][13] <= data_output[4][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][14] <= data_output[4][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[4][15] <= data_output[4][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][0] <= data_output[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][1] <= data_output[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][2] <= data_output[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][3] <= data_output[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][4] <= data_output[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][5] <= data_output[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][6] <= data_output[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][7] <= data_output[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][8] <= data_output[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][9] <= data_output[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][10] <= data_output[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][11] <= data_output[3][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][12] <= data_output[3][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][13] <= data_output[3][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][14] <= data_output[3][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[3][15] <= data_output[3][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][0] <= data_output[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][1] <= data_output[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][2] <= data_output[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][3] <= data_output[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][4] <= data_output[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][5] <= data_output[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][6] <= data_output[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][7] <= data_output[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][8] <= data_output[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][9] <= data_output[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][10] <= data_output[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][11] <= data_output[2][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][12] <= data_output[2][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][13] <= data_output[2][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][14] <= data_output[2][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[2][15] <= data_output[2][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][0] <= data_output[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][1] <= data_output[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][2] <= data_output[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][3] <= data_output[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][4] <= data_output[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][5] <= data_output[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][6] <= data_output[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][7] <= data_output[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][8] <= data_output[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][9] <= data_output[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][10] <= data_output[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][11] <= data_output[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][12] <= data_output[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][13] <= data_output[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][14] <= data_output[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[1][15] <= data_output[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][0] <= data_output[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][1] <= data_output[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][2] <= data_output[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][3] <= data_output[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][4] <= data_output[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][5] <= data_output[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][6] <= data_output[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][7] <= data_output[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][8] <= data_output[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][9] <= data_output[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][10] <= data_output[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][11] <= data_output[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][12] <= data_output[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][13] <= data_output[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][14] <= data_output[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_output[0][15] <= data_output[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut
clk => hdl_fft:u_HDL_FFT.clk
reset => hdl_fft:u_HDL_FFT.reset
clk_enable => hdl_fft:u_HDL_FFT.enb
clk_enable => ce_out.DATAIN
dIn_re[0] => hdl_fft:u_HDL_FFT.din_re[0]
dIn_re[1] => hdl_fft:u_HDL_FFT.din_re[1]
dIn_re[2] => hdl_fft:u_HDL_FFT.din_re[2]
dIn_re[3] => hdl_fft:u_HDL_FFT.din_re[3]
dIn_re[4] => hdl_fft:u_HDL_FFT.din_re[4]
dIn_re[5] => hdl_fft:u_HDL_FFT.din_re[5]
dIn_re[6] => hdl_fft:u_HDL_FFT.din_re[6]
dIn_re[7] => hdl_fft:u_HDL_FFT.din_re[7]
dIn_re[8] => hdl_fft:u_HDL_FFT.din_re[8]
dIn_re[9] => hdl_fft:u_HDL_FFT.din_re[9]
dIn_re[10] => hdl_fft:u_HDL_FFT.din_re[10]
dIn_re[11] => hdl_fft:u_HDL_FFT.din_re[11]
dIn_re[12] => hdl_fft:u_HDL_FFT.din_re[12]
dIn_re[13] => hdl_fft:u_HDL_FFT.din_re[13]
dIn_re[14] => hdl_fft:u_HDL_FFT.din_re[14]
dIn_re[15] => hdl_fft:u_HDL_FFT.din_re[15]
dIn_im[0] => hdl_fft:u_HDL_FFT.din_im[0]
dIn_im[1] => hdl_fft:u_HDL_FFT.din_im[1]
dIn_im[2] => hdl_fft:u_HDL_FFT.din_im[2]
dIn_im[3] => hdl_fft:u_HDL_FFT.din_im[3]
dIn_im[4] => hdl_fft:u_HDL_FFT.din_im[4]
dIn_im[5] => hdl_fft:u_HDL_FFT.din_im[5]
dIn_im[6] => hdl_fft:u_HDL_FFT.din_im[6]
dIn_im[7] => hdl_fft:u_HDL_FFT.din_im[7]
dIn_im[8] => hdl_fft:u_HDL_FFT.din_im[8]
dIn_im[9] => hdl_fft:u_HDL_FFT.din_im[9]
dIn_im[10] => hdl_fft:u_HDL_FFT.din_im[10]
dIn_im[11] => hdl_fft:u_HDL_FFT.din_im[11]
dIn_im[12] => hdl_fft:u_HDL_FFT.din_im[12]
dIn_im[13] => hdl_fft:u_HDL_FFT.din_im[13]
dIn_im[14] => hdl_fft:u_HDL_FFT.din_im[14]
dIn_im[15] => hdl_fft:u_HDL_FFT.din_im[15]
start => hdl_fft:u_HDL_FFT.start
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
dvalid <= hdl_fft:u_HDL_FFT.dvalid
ready <= hdl_fft:u_HDL_FFT.ready
dout_re[0] <= hdl_fft:u_HDL_FFT.dout_re[0]
dout_re[1] <= hdl_fft:u_HDL_FFT.dout_re[1]
dout_re[2] <= hdl_fft:u_HDL_FFT.dout_re[2]
dout_re[3] <= hdl_fft:u_HDL_FFT.dout_re[3]
dout_re[4] <= hdl_fft:u_HDL_FFT.dout_re[4]
dout_re[5] <= hdl_fft:u_HDL_FFT.dout_re[5]
dout_re[6] <= hdl_fft:u_HDL_FFT.dout_re[6]
dout_re[7] <= hdl_fft:u_HDL_FFT.dout_re[7]
dout_re[8] <= hdl_fft:u_HDL_FFT.dout_re[8]
dout_re[9] <= hdl_fft:u_HDL_FFT.dout_re[9]
dout_re[10] <= hdl_fft:u_HDL_FFT.dout_re[10]
dout_re[11] <= hdl_fft:u_HDL_FFT.dout_re[11]
dout_re[12] <= hdl_fft:u_HDL_FFT.dout_re[12]
dout_re[13] <= hdl_fft:u_HDL_FFT.dout_re[13]
dout_re[14] <= hdl_fft:u_HDL_FFT.dout_re[14]
dout_re[15] <= hdl_fft:u_HDL_FFT.dout_re[15]
dout_im[0] <= hdl_fft:u_HDL_FFT.dout_im[0]
dout_im[1] <= hdl_fft:u_HDL_FFT.dout_im[1]
dout_im[2] <= hdl_fft:u_HDL_FFT.dout_im[2]
dout_im[3] <= hdl_fft:u_HDL_FFT.dout_im[3]
dout_im[4] <= hdl_fft:u_HDL_FFT.dout_im[4]
dout_im[5] <= hdl_fft:u_HDL_FFT.dout_im[5]
dout_im[6] <= hdl_fft:u_HDL_FFT.dout_im[6]
dout_im[7] <= hdl_fft:u_HDL_FFT.dout_im[7]
dout_im[8] <= hdl_fft:u_HDL_FFT.dout_im[8]
dout_im[9] <= hdl_fft:u_HDL_FFT.dout_im[9]
dout_im[10] <= hdl_fft:u_HDL_FFT.dout_im[10]
dout_im[11] <= hdl_fft:u_HDL_FFT.dout_im[11]
dout_im[12] <= hdl_fft:u_HDL_FFT.dout_im[12]
dout_im[13] <= hdl_fft:u_HDL_FFT.dout_im[13]
dout_im[14] <= hdl_fft:u_HDL_FFT.dout_im[14]
dout_im[15] <= hdl_fft:u_HDL_FFT.dout_im[15]


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT
clk => twiddletable:u_TwiddleTable0.clk
clk => butterfly:u_Butterfly0.clk
clk => dualportram:u_DualRam_m2b2.clk
clk => dualportram:u_DualRam_m2b1.clk
clk => dualportram:u_DualRam_m1b2.clk
clk => dualportram:u_DualRam_m1b1.clk
clk => fftlogic:u_FFTLogic0.clk
reset => twiddletable:u_TwiddleTable0.reset
reset => butterfly:u_Butterfly0.reset
reset => dualportram:u_DualRam_m2b2.reset
reset => dualportram:u_DualRam_m2b1.reset
reset => dualportram:u_DualRam_m1b2.reset
reset => dualportram:u_DualRam_m1b1.reset
reset => fftlogic:u_FFTLogic0.reset
enb => twiddletable:u_TwiddleTable0.enb
enb => butterfly:u_Butterfly0.enb
enb => dualportram:u_DualRam_m2b2.enb
enb => dualportram:u_DualRam_m2b1.enb
enb => dualportram:u_DualRam_m1b2.enb
enb => dualportram:u_DualRam_m1b1.enb
enb => fftlogic:u_FFTLogic0.enb
din_re[0] => fftlogic:u_FFTLogic0.din_re[0]
din_re[1] => fftlogic:u_FFTLogic0.din_re[1]
din_re[2] => fftlogic:u_FFTLogic0.din_re[2]
din_re[3] => fftlogic:u_FFTLogic0.din_re[3]
din_re[4] => fftlogic:u_FFTLogic0.din_re[4]
din_re[5] => fftlogic:u_FFTLogic0.din_re[5]
din_re[6] => fftlogic:u_FFTLogic0.din_re[6]
din_re[7] => fftlogic:u_FFTLogic0.din_re[7]
din_re[8] => fftlogic:u_FFTLogic0.din_re[8]
din_re[9] => fftlogic:u_FFTLogic0.din_re[9]
din_re[10] => fftlogic:u_FFTLogic0.din_re[10]
din_re[11] => fftlogic:u_FFTLogic0.din_re[11]
din_re[12] => fftlogic:u_FFTLogic0.din_re[12]
din_re[13] => fftlogic:u_FFTLogic0.din_re[13]
din_re[14] => fftlogic:u_FFTLogic0.din_re[14]
din_re[15] => fftlogic:u_FFTLogic0.din_re[15]
din_im[0] => fftlogic:u_FFTLogic0.din_im[0]
din_im[1] => fftlogic:u_FFTLogic0.din_im[1]
din_im[2] => fftlogic:u_FFTLogic0.din_im[2]
din_im[3] => fftlogic:u_FFTLogic0.din_im[3]
din_im[4] => fftlogic:u_FFTLogic0.din_im[4]
din_im[5] => fftlogic:u_FFTLogic0.din_im[5]
din_im[6] => fftlogic:u_FFTLogic0.din_im[6]
din_im[7] => fftlogic:u_FFTLogic0.din_im[7]
din_im[8] => fftlogic:u_FFTLogic0.din_im[8]
din_im[9] => fftlogic:u_FFTLogic0.din_im[9]
din_im[10] => fftlogic:u_FFTLogic0.din_im[10]
din_im[11] => fftlogic:u_FFTLogic0.din_im[11]
din_im[12] => fftlogic:u_FFTLogic0.din_im[12]
din_im[13] => fftlogic:u_FFTLogic0.din_im[13]
din_im[14] => fftlogic:u_FFTLogic0.din_im[14]
din_im[15] => fftlogic:u_FFTLogic0.din_im[15]
start => fftlogic:u_FFTLogic0.start
dout_re[0] <= fftlogic:u_FFTLogic0.dout_re[0]
dout_re[1] <= fftlogic:u_FFTLogic0.dout_re[1]
dout_re[2] <= fftlogic:u_FFTLogic0.dout_re[2]
dout_re[3] <= fftlogic:u_FFTLogic0.dout_re[3]
dout_re[4] <= fftlogic:u_FFTLogic0.dout_re[4]
dout_re[5] <= fftlogic:u_FFTLogic0.dout_re[5]
dout_re[6] <= fftlogic:u_FFTLogic0.dout_re[6]
dout_re[7] <= fftlogic:u_FFTLogic0.dout_re[7]
dout_re[8] <= fftlogic:u_FFTLogic0.dout_re[8]
dout_re[9] <= fftlogic:u_FFTLogic0.dout_re[9]
dout_re[10] <= fftlogic:u_FFTLogic0.dout_re[10]
dout_re[11] <= fftlogic:u_FFTLogic0.dout_re[11]
dout_re[12] <= fftlogic:u_FFTLogic0.dout_re[12]
dout_re[13] <= fftlogic:u_FFTLogic0.dout_re[13]
dout_re[14] <= fftlogic:u_FFTLogic0.dout_re[14]
dout_re[15] <= fftlogic:u_FFTLogic0.dout_re[15]
dout_im[0] <= fftlogic:u_FFTLogic0.dout_im[0]
dout_im[1] <= fftlogic:u_FFTLogic0.dout_im[1]
dout_im[2] <= fftlogic:u_FFTLogic0.dout_im[2]
dout_im[3] <= fftlogic:u_FFTLogic0.dout_im[3]
dout_im[4] <= fftlogic:u_FFTLogic0.dout_im[4]
dout_im[5] <= fftlogic:u_FFTLogic0.dout_im[5]
dout_im[6] <= fftlogic:u_FFTLogic0.dout_im[6]
dout_im[7] <= fftlogic:u_FFTLogic0.dout_im[7]
dout_im[8] <= fftlogic:u_FFTLogic0.dout_im[8]
dout_im[9] <= fftlogic:u_FFTLogic0.dout_im[9]
dout_im[10] <= fftlogic:u_FFTLogic0.dout_im[10]
dout_im[11] <= fftlogic:u_FFTLogic0.dout_im[11]
dout_im[12] <= fftlogic:u_FFTLogic0.dout_im[12]
dout_im[13] <= fftlogic:u_FFTLogic0.dout_im[13]
dout_im[14] <= fftlogic:u_FFTLogic0.dout_im[14]
dout_im[15] <= fftlogic:u_FFTLogic0.dout_im[15]
dvalid <= fftlogic:u_FFTLogic0.dvalid
ready <= fftlogic:u_FFTLogic0.ready


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|TwiddleTable:u_TwiddleTable0
clk => twiddle_im_tmp[0].CLK
clk => twiddle_im_tmp[1].CLK
clk => twiddle_im_tmp[2].CLK
clk => twiddle_im_tmp[3].CLK
clk => twiddle_im_tmp[4].CLK
clk => twiddle_im_tmp[5].CLK
clk => twiddle_im_tmp[6].CLK
clk => twiddle_im_tmp[7].CLK
clk => twiddle_im_tmp[8].CLK
clk => twiddle_im_tmp[9].CLK
clk => twiddle_im_tmp[10].CLK
clk => twiddle_im_tmp[11].CLK
clk => twiddle_im_tmp[12].CLK
clk => twiddle_im_tmp[13].CLK
clk => twiddle_im_tmp[14].CLK
clk => twiddle_im_tmp[15].CLK
clk => twiddle_re_tmp[0].CLK
clk => twiddle_re_tmp[1].CLK
clk => twiddle_re_tmp[2].CLK
clk => twiddle_re_tmp[3].CLK
clk => twiddle_re_tmp[4].CLK
clk => twiddle_re_tmp[5].CLK
clk => twiddle_re_tmp[6].CLK
clk => twiddle_re_tmp[7].CLK
clk => twiddle_re_tmp[8].CLK
clk => twiddle_re_tmp[9].CLK
clk => twiddle_re_tmp[10].CLK
clk => twiddle_re_tmp[11].CLK
clk => twiddle_re_tmp[12].CLK
clk => twiddle_re_tmp[13].CLK
clk => twiddle_re_tmp[14].CLK
clk => twiddle_re_tmp[15].CLK
reset => twiddle_im_tmp[0].ACLR
reset => twiddle_im_tmp[1].ACLR
reset => twiddle_im_tmp[2].ACLR
reset => twiddle_im_tmp[3].ACLR
reset => twiddle_im_tmp[4].ACLR
reset => twiddle_im_tmp[5].ACLR
reset => twiddle_im_tmp[6].ACLR
reset => twiddle_im_tmp[7].ACLR
reset => twiddle_im_tmp[8].ACLR
reset => twiddle_im_tmp[9].ACLR
reset => twiddle_im_tmp[10].ACLR
reset => twiddle_im_tmp[11].ACLR
reset => twiddle_im_tmp[12].ACLR
reset => twiddle_im_tmp[13].ACLR
reset => twiddle_im_tmp[14].ACLR
reset => twiddle_im_tmp[15].ACLR
reset => twiddle_re_tmp[0].ACLR
reset => twiddle_re_tmp[1].ACLR
reset => twiddle_re_tmp[2].ACLR
reset => twiddle_re_tmp[3].ACLR
reset => twiddle_re_tmp[4].ACLR
reset => twiddle_re_tmp[5].ACLR
reset => twiddle_re_tmp[6].ACLR
reset => twiddle_re_tmp[7].ACLR
reset => twiddle_re_tmp[8].ACLR
reset => twiddle_re_tmp[9].ACLR
reset => twiddle_re_tmp[10].ACLR
reset => twiddle_re_tmp[11].ACLR
reset => twiddle_re_tmp[12].ACLR
reset => twiddle_re_tmp[13].ACLR
reset => twiddle_re_tmp[14].ACLR
reset => twiddle_re_tmp[15].ACLR
enb => twiddle_re_tmp[15].ENA
enb => twiddle_re_tmp[14].ENA
enb => twiddle_re_tmp[13].ENA
enb => twiddle_re_tmp[12].ENA
enb => twiddle_re_tmp[11].ENA
enb => twiddle_re_tmp[10].ENA
enb => twiddle_re_tmp[9].ENA
enb => twiddle_re_tmp[8].ENA
enb => twiddle_re_tmp[7].ENA
enb => twiddle_re_tmp[6].ENA
enb => twiddle_re_tmp[5].ENA
enb => twiddle_re_tmp[4].ENA
enb => twiddle_re_tmp[3].ENA
enb => twiddle_re_tmp[2].ENA
enb => twiddle_re_tmp[1].ENA
enb => twiddle_re_tmp[0].ENA
enb => twiddle_im_tmp[15].ENA
enb => twiddle_im_tmp[14].ENA
enb => twiddle_im_tmp[13].ENA
enb => twiddle_im_tmp[12].ENA
enb => twiddle_im_tmp[11].ENA
enb => twiddle_im_tmp[10].ENA
enb => twiddle_im_tmp[9].ENA
enb => twiddle_im_tmp[8].ENA
enb => twiddle_im_tmp[7].ENA
enb => twiddle_im_tmp[6].ENA
enb => twiddle_im_tmp[5].ENA
enb => twiddle_im_tmp[4].ENA
enb => twiddle_im_tmp[3].ENA
enb => twiddle_im_tmp[2].ENA
enb => twiddle_im_tmp[1].ENA
enb => twiddle_im_tmp[0].ENA
twindex[0] => Mux0.IN19
twindex[0] => Mux1.IN19
twindex[0] => Mux2.IN19
twindex[0] => Mux3.IN19
twindex[0] => Mux4.IN10
twindex[0] => Mux5.IN19
twindex[0] => Mux6.IN19
twindex[0] => Mux7.IN19
twindex[0] => Mux8.IN19
twindex[0] => Mux9.IN19
twindex[0] => Mux10.IN19
twindex[0] => Mux11.IN19
twindex[0] => Mux12.IN19
twindex[0] => Mux13.IN19
twindex[0] => Mux14.IN19
twindex[0] => Mux15.IN19
twindex[0] => Mux16.IN10
twindex[0] => Mux17.IN19
twindex[0] => Mux18.IN19
twindex[0] => Mux19.IN19
twindex[0] => Mux20.IN19
twindex[0] => Mux21.IN19
twindex[0] => Mux22.IN10
twindex[0] => Mux23.IN19
twindex[0] => Mux24.IN19
twindex[0] => Mux25.IN19
twindex[0] => Mux26.IN19
twindex[0] => Mux27.IN19
twindex[1] => Mux0.IN18
twindex[1] => Mux1.IN18
twindex[1] => Mux2.IN18
twindex[1] => Mux3.IN18
twindex[1] => Mux5.IN18
twindex[1] => Mux6.IN18
twindex[1] => Mux7.IN18
twindex[1] => Mux8.IN18
twindex[1] => Mux9.IN18
twindex[1] => Mux10.IN18
twindex[1] => Mux11.IN18
twindex[1] => Mux12.IN18
twindex[1] => Mux13.IN18
twindex[1] => Mux14.IN18
twindex[1] => Mux15.IN18
twindex[1] => Mux16.IN9
twindex[1] => Mux17.IN18
twindex[1] => Mux18.IN18
twindex[1] => Mux19.IN18
twindex[1] => Mux20.IN18
twindex[1] => Mux21.IN18
twindex[1] => Mux22.IN9
twindex[1] => Mux23.IN18
twindex[1] => Mux24.IN18
twindex[1] => Mux25.IN18
twindex[1] => Mux26.IN18
twindex[1] => Mux27.IN18
twindex[2] => Mux0.IN17
twindex[2] => Mux1.IN17
twindex[2] => Mux2.IN17
twindex[2] => Mux3.IN17
twindex[2] => Mux4.IN9
twindex[2] => Mux5.IN17
twindex[2] => Mux6.IN17
twindex[2] => Mux7.IN17
twindex[2] => Mux8.IN17
twindex[2] => Mux9.IN17
twindex[2] => Mux10.IN17
twindex[2] => Mux11.IN17
twindex[2] => Mux12.IN17
twindex[2] => Mux13.IN17
twindex[2] => Mux14.IN17
twindex[2] => Mux15.IN17
twindex[2] => Mux17.IN17
twindex[2] => Mux18.IN17
twindex[2] => Mux19.IN17
twindex[2] => Mux20.IN17
twindex[2] => Mux21.IN17
twindex[2] => Mux23.IN17
twindex[2] => Mux24.IN17
twindex[2] => Mux25.IN17
twindex[2] => Mux26.IN17
twindex[2] => Mux27.IN17
twindex[3] => Mux0.IN16
twindex[3] => Mux1.IN16
twindex[3] => Mux2.IN16
twindex[3] => Mux3.IN16
twindex[3] => Mux4.IN8
twindex[3] => Mux5.IN16
twindex[3] => Mux6.IN16
twindex[3] => Mux7.IN16
twindex[3] => Mux8.IN16
twindex[3] => Mux9.IN16
twindex[3] => Mux10.IN16
twindex[3] => Mux11.IN16
twindex[3] => Mux12.IN16
twindex[3] => Mux13.IN16
twindex[3] => Mux14.IN16
twindex[3] => Mux15.IN16
twindex[3] => Mux16.IN8
twindex[3] => Mux17.IN16
twindex[3] => Mux18.IN16
twindex[3] => Mux19.IN16
twindex[3] => Mux20.IN16
twindex[3] => Mux21.IN16
twindex[3] => Mux22.IN8
twindex[3] => Mux23.IN16
twindex[3] => Mux24.IN16
twindex[3] => Mux25.IN16
twindex[3] => Mux26.IN16
twindex[3] => Mux27.IN16
twiddle_re[0] <= twiddle_re_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[1] <= twiddle_re_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[2] <= twiddle_re_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[3] <= twiddle_re_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[4] <= twiddle_re_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[5] <= twiddle_re_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[6] <= twiddle_re_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[7] <= twiddle_re_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[8] <= twiddle_re_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[9] <= twiddle_re_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[10] <= twiddle_re_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[11] <= twiddle_re_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[12] <= twiddle_re_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[13] <= twiddle_re_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[14] <= twiddle_re_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
twiddle_re[15] <= twiddle_re_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[0] <= twiddle_im_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[1] <= twiddle_im_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[2] <= twiddle_im_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[3] <= twiddle_im_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[4] <= twiddle_im_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[5] <= twiddle_im_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[6] <= twiddle_im_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[7] <= twiddle_im_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[8] <= twiddle_im_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[9] <= twiddle_im_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[10] <= twiddle_im_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[11] <= twiddle_im_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[12] <= twiddle_im_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[13] <= twiddle_im_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[14] <= twiddle_im_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
twiddle_im[15] <= twiddle_im_tmp[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0
clk => dbfout_2_im_tmp[0].CLK
clk => dbfout_2_im_tmp[1].CLK
clk => dbfout_2_im_tmp[2].CLK
clk => dbfout_2_im_tmp[3].CLK
clk => dbfout_2_im_tmp[4].CLK
clk => dbfout_2_im_tmp[5].CLK
clk => dbfout_2_im_tmp[6].CLK
clk => dbfout_2_im_tmp[7].CLK
clk => dbfout_2_im_tmp[8].CLK
clk => dbfout_2_im_tmp[9].CLK
clk => dbfout_2_im_tmp[10].CLK
clk => dbfout_2_im_tmp[11].CLK
clk => dbfout_2_im_tmp[12].CLK
clk => dbfout_2_im_tmp[13].CLK
clk => dbfout_2_im_tmp[14].CLK
clk => dbfout_2_im_tmp[15].CLK
clk => dbfout_2_re_tmp[0].CLK
clk => dbfout_2_re_tmp[1].CLK
clk => dbfout_2_re_tmp[2].CLK
clk => dbfout_2_re_tmp[3].CLK
clk => dbfout_2_re_tmp[4].CLK
clk => dbfout_2_re_tmp[5].CLK
clk => dbfout_2_re_tmp[6].CLK
clk => dbfout_2_re_tmp[7].CLK
clk => dbfout_2_re_tmp[8].CLK
clk => dbfout_2_re_tmp[9].CLK
clk => dbfout_2_re_tmp[10].CLK
clk => dbfout_2_re_tmp[11].CLK
clk => dbfout_2_re_tmp[12].CLK
clk => dbfout_2_re_tmp[13].CLK
clk => dbfout_2_re_tmp[14].CLK
clk => dbfout_2_re_tmp[15].CLK
clk => dbfout1_im_tmp[0].CLK
clk => dbfout1_im_tmp[1].CLK
clk => dbfout1_im_tmp[2].CLK
clk => dbfout1_im_tmp[3].CLK
clk => dbfout1_im_tmp[4].CLK
clk => dbfout1_im_tmp[5].CLK
clk => dbfout1_im_tmp[6].CLK
clk => dbfout1_im_tmp[7].CLK
clk => dbfout1_im_tmp[8].CLK
clk => dbfout1_im_tmp[9].CLK
clk => dbfout1_im_tmp[10].CLK
clk => dbfout1_im_tmp[11].CLK
clk => dbfout1_im_tmp[12].CLK
clk => dbfout1_im_tmp[13].CLK
clk => dbfout1_im_tmp[14].CLK
clk => dbfout1_im_tmp[15].CLK
clk => dbfout1_re_tmp[0].CLK
clk => dbfout1_re_tmp[1].CLK
clk => dbfout1_re_tmp[2].CLK
clk => dbfout1_re_tmp[3].CLK
clk => dbfout1_re_tmp[4].CLK
clk => dbfout1_re_tmp[5].CLK
clk => dbfout1_re_tmp[6].CLK
clk => dbfout1_re_tmp[7].CLK
clk => dbfout1_re_tmp[8].CLK
clk => dbfout1_re_tmp[9].CLK
clk => dbfout1_re_tmp[10].CLK
clk => dbfout1_re_tmp[11].CLK
clk => dbfout1_re_tmp[12].CLK
clk => dbfout1_re_tmp[13].CLK
clk => dbfout1_re_tmp[14].CLK
clk => dbfout1_re_tmp[15].CLK
clk => mul_d_im2[0].CLK
clk => mul_d_im2[1].CLK
clk => mul_d_im2[2].CLK
clk => mul_d_im2[3].CLK
clk => mul_d_im2[4].CLK
clk => mul_d_im2[5].CLK
clk => mul_d_im2[6].CLK
clk => mul_d_im2[7].CLK
clk => mul_d_im2[8].CLK
clk => mul_d_im2[9].CLK
clk => mul_d_im2[10].CLK
clk => mul_d_im2[11].CLK
clk => mul_d_im2[12].CLK
clk => mul_d_im2[13].CLK
clk => mul_d_im2[14].CLK
clk => mul_d_im2[15].CLK
clk => mul_d_im1[0].CLK
clk => mul_d_im1[1].CLK
clk => mul_d_im1[2].CLK
clk => mul_d_im1[3].CLK
clk => mul_d_im1[4].CLK
clk => mul_d_im1[5].CLK
clk => mul_d_im1[6].CLK
clk => mul_d_im1[7].CLK
clk => mul_d_im1[8].CLK
clk => mul_d_im1[9].CLK
clk => mul_d_im1[10].CLK
clk => mul_d_im1[11].CLK
clk => mul_d_im1[12].CLK
clk => mul_d_im1[13].CLK
clk => mul_d_im1[14].CLK
clk => mul_d_im1[15].CLK
clk => mul_d_re2[0].CLK
clk => mul_d_re2[1].CLK
clk => mul_d_re2[2].CLK
clk => mul_d_re2[3].CLK
clk => mul_d_re2[4].CLK
clk => mul_d_re2[5].CLK
clk => mul_d_re2[6].CLK
clk => mul_d_re2[7].CLK
clk => mul_d_re2[8].CLK
clk => mul_d_re2[9].CLK
clk => mul_d_re2[10].CLK
clk => mul_d_re2[11].CLK
clk => mul_d_re2[12].CLK
clk => mul_d_re2[13].CLK
clk => mul_d_re2[14].CLK
clk => mul_d_re2[15].CLK
clk => mul_d_re1[0].CLK
clk => mul_d_re1[1].CLK
clk => mul_d_re1[2].CLK
clk => mul_d_re1[3].CLK
clk => mul_d_re1[4].CLK
clk => mul_d_re1[5].CLK
clk => mul_d_re1[6].CLK
clk => mul_d_re1[7].CLK
clk => mul_d_re1[8].CLK
clk => mul_d_re1[9].CLK
clk => mul_d_re1[10].CLK
clk => mul_d_re1[11].CLK
clk => mul_d_re1[12].CLK
clk => mul_d_re1[13].CLK
clk => mul_d_re1[14].CLK
clk => mul_d_re1[15].CLK
reset => dbfout_2_im_tmp[0].ACLR
reset => dbfout_2_im_tmp[1].ACLR
reset => dbfout_2_im_tmp[2].ACLR
reset => dbfout_2_im_tmp[3].ACLR
reset => dbfout_2_im_tmp[4].ACLR
reset => dbfout_2_im_tmp[5].ACLR
reset => dbfout_2_im_tmp[6].ACLR
reset => dbfout_2_im_tmp[7].ACLR
reset => dbfout_2_im_tmp[8].ACLR
reset => dbfout_2_im_tmp[9].ACLR
reset => dbfout_2_im_tmp[10].ACLR
reset => dbfout_2_im_tmp[11].ACLR
reset => dbfout_2_im_tmp[12].ACLR
reset => dbfout_2_im_tmp[13].ACLR
reset => dbfout_2_im_tmp[14].ACLR
reset => dbfout_2_im_tmp[15].ACLR
reset => dbfout_2_re_tmp[0].ACLR
reset => dbfout_2_re_tmp[1].ACLR
reset => dbfout_2_re_tmp[2].ACLR
reset => dbfout_2_re_tmp[3].ACLR
reset => dbfout_2_re_tmp[4].ACLR
reset => dbfout_2_re_tmp[5].ACLR
reset => dbfout_2_re_tmp[6].ACLR
reset => dbfout_2_re_tmp[7].ACLR
reset => dbfout_2_re_tmp[8].ACLR
reset => dbfout_2_re_tmp[9].ACLR
reset => dbfout_2_re_tmp[10].ACLR
reset => dbfout_2_re_tmp[11].ACLR
reset => dbfout_2_re_tmp[12].ACLR
reset => dbfout_2_re_tmp[13].ACLR
reset => dbfout_2_re_tmp[14].ACLR
reset => dbfout_2_re_tmp[15].ACLR
reset => dbfout1_im_tmp[0].ACLR
reset => dbfout1_im_tmp[1].ACLR
reset => dbfout1_im_tmp[2].ACLR
reset => dbfout1_im_tmp[3].ACLR
reset => dbfout1_im_tmp[4].ACLR
reset => dbfout1_im_tmp[5].ACLR
reset => dbfout1_im_tmp[6].ACLR
reset => dbfout1_im_tmp[7].ACLR
reset => dbfout1_im_tmp[8].ACLR
reset => dbfout1_im_tmp[9].ACLR
reset => dbfout1_im_tmp[10].ACLR
reset => dbfout1_im_tmp[11].ACLR
reset => dbfout1_im_tmp[12].ACLR
reset => dbfout1_im_tmp[13].ACLR
reset => dbfout1_im_tmp[14].ACLR
reset => dbfout1_im_tmp[15].ACLR
reset => dbfout1_re_tmp[0].ACLR
reset => dbfout1_re_tmp[1].ACLR
reset => dbfout1_re_tmp[2].ACLR
reset => dbfout1_re_tmp[3].ACLR
reset => dbfout1_re_tmp[4].ACLR
reset => dbfout1_re_tmp[5].ACLR
reset => dbfout1_re_tmp[6].ACLR
reset => dbfout1_re_tmp[7].ACLR
reset => dbfout1_re_tmp[8].ACLR
reset => dbfout1_re_tmp[9].ACLR
reset => dbfout1_re_tmp[10].ACLR
reset => dbfout1_re_tmp[11].ACLR
reset => dbfout1_re_tmp[12].ACLR
reset => dbfout1_re_tmp[13].ACLR
reset => dbfout1_re_tmp[14].ACLR
reset => dbfout1_re_tmp[15].ACLR
reset => mul_d_im2[0].ACLR
reset => mul_d_im2[1].ACLR
reset => mul_d_im2[2].ACLR
reset => mul_d_im2[3].ACLR
reset => mul_d_im2[4].ACLR
reset => mul_d_im2[5].ACLR
reset => mul_d_im2[6].ACLR
reset => mul_d_im2[7].ACLR
reset => mul_d_im2[8].ACLR
reset => mul_d_im2[9].ACLR
reset => mul_d_im2[10].ACLR
reset => mul_d_im2[11].ACLR
reset => mul_d_im2[12].ACLR
reset => mul_d_im2[13].ACLR
reset => mul_d_im2[14].ACLR
reset => mul_d_im2[15].ACLR
reset => mul_d_im1[0].ACLR
reset => mul_d_im1[1].ACLR
reset => mul_d_im1[2].ACLR
reset => mul_d_im1[3].ACLR
reset => mul_d_im1[4].ACLR
reset => mul_d_im1[5].ACLR
reset => mul_d_im1[6].ACLR
reset => mul_d_im1[7].ACLR
reset => mul_d_im1[8].ACLR
reset => mul_d_im1[9].ACLR
reset => mul_d_im1[10].ACLR
reset => mul_d_im1[11].ACLR
reset => mul_d_im1[12].ACLR
reset => mul_d_im1[13].ACLR
reset => mul_d_im1[14].ACLR
reset => mul_d_im1[15].ACLR
reset => mul_d_re2[0].ACLR
reset => mul_d_re2[1].ACLR
reset => mul_d_re2[2].ACLR
reset => mul_d_re2[3].ACLR
reset => mul_d_re2[4].ACLR
reset => mul_d_re2[5].ACLR
reset => mul_d_re2[6].ACLR
reset => mul_d_re2[7].ACLR
reset => mul_d_re2[8].ACLR
reset => mul_d_re2[9].ACLR
reset => mul_d_re2[10].ACLR
reset => mul_d_re2[11].ACLR
reset => mul_d_re2[12].ACLR
reset => mul_d_re2[13].ACLR
reset => mul_d_re2[14].ACLR
reset => mul_d_re2[15].ACLR
reset => mul_d_re1[0].ACLR
reset => mul_d_re1[1].ACLR
reset => mul_d_re1[2].ACLR
reset => mul_d_re1[3].ACLR
reset => mul_d_re1[4].ACLR
reset => mul_d_re1[5].ACLR
reset => mul_d_re1[6].ACLR
reset => mul_d_re1[7].ACLR
reset => mul_d_re1[8].ACLR
reset => mul_d_re1[9].ACLR
reset => mul_d_re1[10].ACLR
reset => mul_d_re1[11].ACLR
reset => mul_d_re1[12].ACLR
reset => mul_d_re1[13].ACLR
reset => mul_d_re1[14].ACLR
reset => mul_d_re1[15].ACLR
enb => mul_d_re1[15].ENA
enb => mul_d_re1[14].ENA
enb => mul_d_re1[13].ENA
enb => mul_d_re1[12].ENA
enb => mul_d_re1[11].ENA
enb => mul_d_re1[10].ENA
enb => mul_d_re1[9].ENA
enb => mul_d_re1[8].ENA
enb => mul_d_re1[7].ENA
enb => mul_d_re1[6].ENA
enb => mul_d_re1[5].ENA
enb => mul_d_re1[4].ENA
enb => mul_d_re1[3].ENA
enb => mul_d_re1[2].ENA
enb => mul_d_re1[1].ENA
enb => mul_d_re1[0].ENA
enb => mul_d_re2[15].ENA
enb => mul_d_re2[14].ENA
enb => mul_d_re2[13].ENA
enb => mul_d_re2[12].ENA
enb => mul_d_re2[11].ENA
enb => mul_d_re2[10].ENA
enb => mul_d_re2[9].ENA
enb => mul_d_re2[8].ENA
enb => mul_d_re2[7].ENA
enb => mul_d_re2[6].ENA
enb => mul_d_re2[5].ENA
enb => mul_d_re2[4].ENA
enb => mul_d_re2[3].ENA
enb => mul_d_re2[2].ENA
enb => mul_d_re2[1].ENA
enb => mul_d_re2[0].ENA
enb => mul_d_im1[15].ENA
enb => mul_d_im1[14].ENA
enb => mul_d_im1[13].ENA
enb => mul_d_im1[12].ENA
enb => mul_d_im1[11].ENA
enb => mul_d_im1[10].ENA
enb => mul_d_im1[9].ENA
enb => mul_d_im1[8].ENA
enb => mul_d_im1[7].ENA
enb => mul_d_im1[6].ENA
enb => mul_d_im1[5].ENA
enb => mul_d_im1[4].ENA
enb => mul_d_im1[3].ENA
enb => mul_d_im1[2].ENA
enb => mul_d_im1[1].ENA
enb => mul_d_im1[0].ENA
enb => mul_d_im2[15].ENA
enb => mul_d_im2[14].ENA
enb => mul_d_im2[13].ENA
enb => mul_d_im2[12].ENA
enb => mul_d_im2[11].ENA
enb => mul_d_im2[10].ENA
enb => mul_d_im2[9].ENA
enb => mul_d_im2[8].ENA
enb => mul_d_im2[7].ENA
enb => mul_d_im2[6].ENA
enb => mul_d_im2[5].ENA
enb => mul_d_im2[4].ENA
enb => mul_d_im2[3].ENA
enb => mul_d_im2[2].ENA
enb => mul_d_im2[1].ENA
enb => dbfout_2_im_tmp[0].ENA
enb => mul_d_im2[0].ENA
enb => dbfout1_re_tmp[15].ENA
enb => dbfout1_re_tmp[14].ENA
enb => dbfout1_re_tmp[13].ENA
enb => dbfout1_re_tmp[12].ENA
enb => dbfout1_re_tmp[11].ENA
enb => dbfout1_re_tmp[10].ENA
enb => dbfout1_re_tmp[9].ENA
enb => dbfout1_re_tmp[8].ENA
enb => dbfout1_re_tmp[7].ENA
enb => dbfout1_re_tmp[6].ENA
enb => dbfout1_re_tmp[5].ENA
enb => dbfout1_re_tmp[4].ENA
enb => dbfout1_re_tmp[3].ENA
enb => dbfout1_re_tmp[2].ENA
enb => dbfout1_re_tmp[1].ENA
enb => dbfout1_re_tmp[0].ENA
enb => dbfout1_im_tmp[15].ENA
enb => dbfout1_im_tmp[14].ENA
enb => dbfout1_im_tmp[13].ENA
enb => dbfout1_im_tmp[12].ENA
enb => dbfout1_im_tmp[11].ENA
enb => dbfout1_im_tmp[10].ENA
enb => dbfout1_im_tmp[9].ENA
enb => dbfout1_im_tmp[8].ENA
enb => dbfout1_im_tmp[7].ENA
enb => dbfout1_im_tmp[6].ENA
enb => dbfout1_im_tmp[5].ENA
enb => dbfout1_im_tmp[4].ENA
enb => dbfout1_im_tmp[3].ENA
enb => dbfout1_im_tmp[2].ENA
enb => dbfout1_im_tmp[1].ENA
enb => dbfout1_im_tmp[0].ENA
enb => dbfout_2_re_tmp[15].ENA
enb => dbfout_2_re_tmp[14].ENA
enb => dbfout_2_re_tmp[13].ENA
enb => dbfout_2_re_tmp[12].ENA
enb => dbfout_2_re_tmp[11].ENA
enb => dbfout_2_re_tmp[10].ENA
enb => dbfout_2_re_tmp[9].ENA
enb => dbfout_2_re_tmp[8].ENA
enb => dbfout_2_re_tmp[7].ENA
enb => dbfout_2_re_tmp[6].ENA
enb => dbfout_2_re_tmp[5].ENA
enb => dbfout_2_re_tmp[4].ENA
enb => dbfout_2_re_tmp[3].ENA
enb => dbfout_2_re_tmp[2].ENA
enb => dbfout_2_re_tmp[1].ENA
enb => dbfout_2_re_tmp[0].ENA
enb => dbfout_2_im_tmp[15].ENA
enb => dbfout_2_im_tmp[14].ENA
enb => dbfout_2_im_tmp[13].ENA
enb => dbfout_2_im_tmp[12].ENA
enb => dbfout_2_im_tmp[11].ENA
enb => dbfout_2_im_tmp[10].ENA
enb => dbfout_2_im_tmp[9].ENA
enb => dbfout_2_im_tmp[8].ENA
enb => dbfout_2_im_tmp[7].ENA
enb => dbfout_2_im_tmp[6].ENA
enb => dbfout_2_im_tmp[5].ENA
enb => dbfout_2_im_tmp[4].ENA
enb => dbfout_2_im_tmp[3].ENA
enb => dbfout_2_im_tmp[2].ENA
enb => dbfout_2_im_tmp[1].ENA
twiddle_re[0] => Mult0.IN15
twiddle_re[0] => Mult2.IN15
twiddle_re[1] => Mult0.IN14
twiddle_re[1] => Mult2.IN14
twiddle_re[2] => Mult0.IN13
twiddle_re[2] => Mult2.IN13
twiddle_re[3] => Mult0.IN12
twiddle_re[3] => Mult2.IN12
twiddle_re[4] => Mult0.IN11
twiddle_re[4] => Mult2.IN11
twiddle_re[5] => Mult0.IN10
twiddle_re[5] => Mult2.IN10
twiddle_re[6] => Mult0.IN9
twiddle_re[6] => Mult2.IN9
twiddle_re[7] => Mult0.IN8
twiddle_re[7] => Mult2.IN8
twiddle_re[8] => Mult0.IN7
twiddle_re[8] => Mult2.IN7
twiddle_re[9] => Mult0.IN6
twiddle_re[9] => Mult2.IN6
twiddle_re[10] => Mult0.IN5
twiddle_re[10] => Mult2.IN5
twiddle_re[11] => Mult0.IN4
twiddle_re[11] => Mult2.IN4
twiddle_re[12] => Mult0.IN3
twiddle_re[12] => Mult2.IN3
twiddle_re[13] => Mult0.IN2
twiddle_re[13] => Mult2.IN2
twiddle_re[14] => Mult0.IN1
twiddle_re[14] => Mult2.IN1
twiddle_re[15] => Mult0.IN0
twiddle_re[15] => Mult2.IN0
twiddle_im[0] => Mult1.IN15
twiddle_im[0] => Mult3.IN15
twiddle_im[1] => Mult1.IN14
twiddle_im[1] => Mult3.IN14
twiddle_im[2] => Mult1.IN13
twiddle_im[2] => Mult3.IN13
twiddle_im[3] => Mult1.IN12
twiddle_im[3] => Mult3.IN12
twiddle_im[4] => Mult1.IN11
twiddle_im[4] => Mult3.IN11
twiddle_im[5] => Mult1.IN10
twiddle_im[5] => Mult3.IN10
twiddle_im[6] => Mult1.IN9
twiddle_im[6] => Mult3.IN9
twiddle_im[7] => Mult1.IN8
twiddle_im[7] => Mult3.IN8
twiddle_im[8] => Mult1.IN7
twiddle_im[8] => Mult3.IN7
twiddle_im[9] => Mult1.IN6
twiddle_im[9] => Mult3.IN6
twiddle_im[10] => Mult1.IN5
twiddle_im[10] => Mult3.IN5
twiddle_im[11] => Mult1.IN4
twiddle_im[11] => Mult3.IN4
twiddle_im[12] => Mult1.IN3
twiddle_im[12] => Mult3.IN3
twiddle_im[13] => Mult1.IN2
twiddle_im[13] => Mult3.IN2
twiddle_im[14] => Mult1.IN1
twiddle_im[14] => Mult3.IN1
twiddle_im[15] => Mult1.IN0
twiddle_im[15] => Mult3.IN0
multin_re[0] => Mult0.IN31
multin_re[0] => Mult3.IN31
multin_re[1] => Mult0.IN30
multin_re[1] => Mult3.IN30
multin_re[2] => Mult0.IN29
multin_re[2] => Mult3.IN29
multin_re[3] => Mult0.IN28
multin_re[3] => Mult3.IN28
multin_re[4] => Mult0.IN27
multin_re[4] => Mult3.IN27
multin_re[5] => Mult0.IN26
multin_re[5] => Mult3.IN26
multin_re[6] => Mult0.IN25
multin_re[6] => Mult3.IN25
multin_re[7] => Mult0.IN24
multin_re[7] => Mult3.IN24
multin_re[8] => Mult0.IN23
multin_re[8] => Mult3.IN23
multin_re[9] => Mult0.IN22
multin_re[9] => Mult3.IN22
multin_re[10] => Mult0.IN21
multin_re[10] => Mult3.IN21
multin_re[11] => Mult0.IN20
multin_re[11] => Mult3.IN20
multin_re[12] => Mult0.IN19
multin_re[12] => Mult3.IN19
multin_re[13] => Mult0.IN18
multin_re[13] => Mult3.IN18
multin_re[14] => Mult0.IN17
multin_re[14] => Mult3.IN17
multin_re[15] => Mult0.IN16
multin_re[15] => Mult3.IN16
multin_im[0] => Mult1.IN31
multin_im[0] => Mult2.IN31
multin_im[1] => Mult1.IN30
multin_im[1] => Mult2.IN30
multin_im[2] => Mult1.IN29
multin_im[2] => Mult2.IN29
multin_im[3] => Mult1.IN28
multin_im[3] => Mult2.IN28
multin_im[4] => Mult1.IN27
multin_im[4] => Mult2.IN27
multin_im[5] => Mult1.IN26
multin_im[5] => Mult2.IN26
multin_im[6] => Mult1.IN25
multin_im[6] => Mult2.IN25
multin_im[7] => Mult1.IN24
multin_im[7] => Mult2.IN24
multin_im[8] => Mult1.IN23
multin_im[8] => Mult2.IN23
multin_im[9] => Mult1.IN22
multin_im[9] => Mult2.IN22
multin_im[10] => Mult1.IN21
multin_im[10] => Mult2.IN21
multin_im[11] => Mult1.IN20
multin_im[11] => Mult2.IN20
multin_im[12] => Mult1.IN19
multin_im[12] => Mult2.IN19
multin_im[13] => Mult1.IN18
multin_im[13] => Mult2.IN18
multin_im[14] => Mult1.IN17
multin_im[14] => Mult2.IN17
multin_im[15] => Mult1.IN16
multin_im[15] => Mult2.IN16
dmultin_re[0] => sub_cast_3[0].DATAA
dmultin_re[1] => sub_cast_3[1].DATAA
dmultin_re[2] => sub_cast_3[2].DATAA
dmultin_re[3] => sub_cast_3[3].DATAA
dmultin_re[4] => sub_cast_3[4].DATAA
dmultin_re[5] => sub_cast_3[5].DATAA
dmultin_re[6] => sub_cast_3[6].DATAA
dmultin_re[7] => sub_cast_3[7].DATAA
dmultin_re[8] => sub_cast_3[8].DATAA
dmultin_re[9] => sub_cast_3[9].DATAA
dmultin_re[10] => sub_cast_3[10].DATAA
dmultin_re[11] => sub_cast_3[11].DATAA
dmultin_re[12] => sub_cast_3[12].DATAA
dmultin_re[13] => sub_cast_3[13].DATAA
dmultin_re[14] => sub_cast_3[14].DATAA
dmultin_re[15] => sub_cast_3[15].DATAA
dmultin_im[0] => sub_cast_5[0].DATAA
dmultin_im[1] => sub_cast_5[1].DATAA
dmultin_im[2] => sub_cast_5[2].DATAA
dmultin_im[3] => sub_cast_5[3].DATAA
dmultin_im[4] => sub_cast_5[4].DATAA
dmultin_im[5] => sub_cast_5[5].DATAA
dmultin_im[6] => sub_cast_5[6].DATAA
dmultin_im[7] => sub_cast_5[7].DATAA
dmultin_im[8] => sub_cast_5[8].DATAA
dmultin_im[9] => sub_cast_5[9].DATAA
dmultin_im[10] => sub_cast_5[10].DATAA
dmultin_im[11] => sub_cast_5[11].DATAA
dmultin_im[12] => sub_cast_5[12].DATAA
dmultin_im[13] => sub_cast_5[13].DATAA
dmultin_im[14] => sub_cast_5[14].DATAA
dmultin_im[15] => sub_cast_5[15].DATAA
bfin2sel => sub_cast_3[15].OUTPUTSELECT
bfin2sel => sub_cast_3[14].OUTPUTSELECT
bfin2sel => sub_cast_3[13].OUTPUTSELECT
bfin2sel => sub_cast_3[12].OUTPUTSELECT
bfin2sel => sub_cast_3[11].OUTPUTSELECT
bfin2sel => sub_cast_3[10].OUTPUTSELECT
bfin2sel => sub_cast_3[9].OUTPUTSELECT
bfin2sel => sub_cast_3[8].OUTPUTSELECT
bfin2sel => sub_cast_3[7].OUTPUTSELECT
bfin2sel => sub_cast_3[6].OUTPUTSELECT
bfin2sel => sub_cast_3[5].OUTPUTSELECT
bfin2sel => sub_cast_3[4].OUTPUTSELECT
bfin2sel => sub_cast_3[3].OUTPUTSELECT
bfin2sel => sub_cast_3[2].OUTPUTSELECT
bfin2sel => sub_cast_3[1].OUTPUTSELECT
bfin2sel => sub_cast_3[0].OUTPUTSELECT
bfin2sel => sub_cast_5[15].OUTPUTSELECT
bfin2sel => sub_cast_5[14].OUTPUTSELECT
bfin2sel => sub_cast_5[13].OUTPUTSELECT
bfin2sel => sub_cast_5[12].OUTPUTSELECT
bfin2sel => sub_cast_5[11].OUTPUTSELECT
bfin2sel => sub_cast_5[10].OUTPUTSELECT
bfin2sel => sub_cast_5[9].OUTPUTSELECT
bfin2sel => sub_cast_5[8].OUTPUTSELECT
bfin2sel => sub_cast_5[7].OUTPUTSELECT
bfin2sel => sub_cast_5[6].OUTPUTSELECT
bfin2sel => sub_cast_5[5].OUTPUTSELECT
bfin2sel => sub_cast_5[4].OUTPUTSELECT
bfin2sel => sub_cast_5[3].OUTPUTSELECT
bfin2sel => sub_cast_5[2].OUTPUTSELECT
bfin2sel => sub_cast_5[1].OUTPUTSELECT
bfin2sel => sub_cast_5[0].OUTPUTSELECT
bfin1_re[0] => Add4.IN34
bfin1_re[0] => Add2.IN34
bfin1_re[1] => Add4.IN33
bfin1_re[1] => Add2.IN33
bfin1_re[2] => Add4.IN32
bfin1_re[2] => Add2.IN32
bfin1_re[3] => Add4.IN31
bfin1_re[3] => Add2.IN31
bfin1_re[4] => Add4.IN30
bfin1_re[4] => Add2.IN30
bfin1_re[5] => Add4.IN29
bfin1_re[5] => Add2.IN29
bfin1_re[6] => Add4.IN28
bfin1_re[6] => Add2.IN28
bfin1_re[7] => Add4.IN27
bfin1_re[7] => Add2.IN27
bfin1_re[8] => Add4.IN26
bfin1_re[8] => Add2.IN26
bfin1_re[9] => Add4.IN25
bfin1_re[9] => Add2.IN25
bfin1_re[10] => Add4.IN24
bfin1_re[10] => Add2.IN24
bfin1_re[11] => Add4.IN23
bfin1_re[11] => Add2.IN23
bfin1_re[12] => Add4.IN22
bfin1_re[12] => Add2.IN22
bfin1_re[13] => Add4.IN21
bfin1_re[13] => Add2.IN21
bfin1_re[14] => Add4.IN20
bfin1_re[14] => Add2.IN20
bfin1_re[15] => Add4.IN18
bfin1_re[15] => Add4.IN19
bfin1_re[15] => Add2.IN18
bfin1_re[15] => Add2.IN19
bfin1_im[0] => Add5.IN34
bfin1_im[0] => Add3.IN34
bfin1_im[1] => Add5.IN33
bfin1_im[1] => Add3.IN33
bfin1_im[2] => Add5.IN32
bfin1_im[2] => Add3.IN32
bfin1_im[3] => Add5.IN31
bfin1_im[3] => Add3.IN31
bfin1_im[4] => Add5.IN30
bfin1_im[4] => Add3.IN30
bfin1_im[5] => Add5.IN29
bfin1_im[5] => Add3.IN29
bfin1_im[6] => Add5.IN28
bfin1_im[6] => Add3.IN28
bfin1_im[7] => Add5.IN27
bfin1_im[7] => Add3.IN27
bfin1_im[8] => Add5.IN26
bfin1_im[8] => Add3.IN26
bfin1_im[9] => Add5.IN25
bfin1_im[9] => Add3.IN25
bfin1_im[10] => Add5.IN24
bfin1_im[10] => Add3.IN24
bfin1_im[11] => Add5.IN23
bfin1_im[11] => Add3.IN23
bfin1_im[12] => Add5.IN22
bfin1_im[12] => Add3.IN22
bfin1_im[13] => Add5.IN21
bfin1_im[13] => Add3.IN21
bfin1_im[14] => Add5.IN20
bfin1_im[14] => Add3.IN20
bfin1_im[15] => Add5.IN18
bfin1_im[15] => Add5.IN19
bfin1_im[15] => Add3.IN18
bfin1_im[15] => Add3.IN19
dbfout1_re[0] <= dbfout1_re_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[1] <= dbfout1_re_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[2] <= dbfout1_re_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[3] <= dbfout1_re_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[4] <= dbfout1_re_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[5] <= dbfout1_re_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[6] <= dbfout1_re_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[7] <= dbfout1_re_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[8] <= dbfout1_re_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[9] <= dbfout1_re_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[10] <= dbfout1_re_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[11] <= dbfout1_re_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[12] <= dbfout1_re_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[13] <= dbfout1_re_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[14] <= dbfout1_re_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_re[15] <= dbfout1_re_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[0] <= dbfout1_im_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[1] <= dbfout1_im_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[2] <= dbfout1_im_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[3] <= dbfout1_im_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[4] <= dbfout1_im_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[5] <= dbfout1_im_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[6] <= dbfout1_im_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[7] <= dbfout1_im_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[8] <= dbfout1_im_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[9] <= dbfout1_im_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[10] <= dbfout1_im_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[11] <= dbfout1_im_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[12] <= dbfout1_im_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[13] <= dbfout1_im_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[14] <= dbfout1_im_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dbfout1_im[15] <= dbfout1_im_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[0] <= dbfout_2_re_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[1] <= dbfout_2_re_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[2] <= dbfout_2_re_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[3] <= dbfout_2_re_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[4] <= dbfout_2_re_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[5] <= dbfout_2_re_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[6] <= dbfout_2_re_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[7] <= dbfout_2_re_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[8] <= dbfout_2_re_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[9] <= dbfout_2_re_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[10] <= dbfout_2_re_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[11] <= dbfout_2_re_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[12] <= dbfout_2_re_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[13] <= dbfout_2_re_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[14] <= dbfout_2_re_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_re[15] <= dbfout_2_re_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[0] <= dbfout_2_im_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[1] <= dbfout_2_im_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[2] <= dbfout_2_im_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[3] <= dbfout_2_im_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[4] <= dbfout_2_im_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[5] <= dbfout_2_im_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[6] <= dbfout_2_im_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[7] <= dbfout_2_im_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[8] <= dbfout_2_im_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[9] <= dbfout_2_im_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[10] <= dbfout_2_im_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[11] <= dbfout_2_im_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[12] <= dbfout_2_im_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[13] <= dbfout_2_im_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[14] <= dbfout_2_im_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dbfout_2_im[15] <= dbfout_2_im_tmp[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2
clk => dualportram0:u_DualPortRam0.clk
reset => ~NO_FANOUT~
enb => dualportram0:u_DualPortRam0.clk_enable
din_re[0] => dualportram0:u_DualPortRam0.wr_din_re[0]
din_re[1] => dualportram0:u_DualPortRam0.wr_din_re[1]
din_re[2] => dualportram0:u_DualPortRam0.wr_din_re[2]
din_re[3] => dualportram0:u_DualPortRam0.wr_din_re[3]
din_re[4] => dualportram0:u_DualPortRam0.wr_din_re[4]
din_re[5] => dualportram0:u_DualPortRam0.wr_din_re[5]
din_re[6] => dualportram0:u_DualPortRam0.wr_din_re[6]
din_re[7] => dualportram0:u_DualPortRam0.wr_din_re[7]
din_re[8] => dualportram0:u_DualPortRam0.wr_din_re[8]
din_re[9] => dualportram0:u_DualPortRam0.wr_din_re[9]
din_re[10] => dualportram0:u_DualPortRam0.wr_din_re[10]
din_re[11] => dualportram0:u_DualPortRam0.wr_din_re[11]
din_re[12] => dualportram0:u_DualPortRam0.wr_din_re[12]
din_re[13] => dualportram0:u_DualPortRam0.wr_din_re[13]
din_re[14] => dualportram0:u_DualPortRam0.wr_din_re[14]
din_re[15] => dualportram0:u_DualPortRam0.wr_din_re[15]
din_im[0] => dualportram0:u_DualPortRam0.wr_din_im[0]
din_im[1] => dualportram0:u_DualPortRam0.wr_din_im[1]
din_im[2] => dualportram0:u_DualPortRam0.wr_din_im[2]
din_im[3] => dualportram0:u_DualPortRam0.wr_din_im[3]
din_im[4] => dualportram0:u_DualPortRam0.wr_din_im[4]
din_im[5] => dualportram0:u_DualPortRam0.wr_din_im[5]
din_im[6] => dualportram0:u_DualPortRam0.wr_din_im[6]
din_im[7] => dualportram0:u_DualPortRam0.wr_din_im[7]
din_im[8] => dualportram0:u_DualPortRam0.wr_din_im[8]
din_im[9] => dualportram0:u_DualPortRam0.wr_din_im[9]
din_im[10] => dualportram0:u_DualPortRam0.wr_din_im[10]
din_im[11] => dualportram0:u_DualPortRam0.wr_din_im[11]
din_im[12] => dualportram0:u_DualPortRam0.wr_din_im[12]
din_im[13] => dualportram0:u_DualPortRam0.wr_din_im[13]
din_im[14] => dualportram0:u_DualPortRam0.wr_din_im[14]
din_im[15] => dualportram0:u_DualPortRam0.wr_din_im[15]
wraddr[0] => dualportram0:u_DualPortRam0.wr_addr[0]
wraddr[1] => dualportram0:u_DualPortRam0.wr_addr[1]
wraddr[2] => dualportram0:u_DualPortRam0.wr_addr[2]
we => dualportram0:u_DualPortRam0.wr_en
rdaddr[0] => dualportram0:u_DualPortRam0.rd_addr[0]
rdaddr[1] => dualportram0:u_DualPortRam0.rd_addr[1]
rdaddr[2] => dualportram0:u_DualPortRam0.rd_addr[2]
wout_re[0] <= dualportram0:u_DualPortRam0.wr_dout_re[0]
wout_re[1] <= dualportram0:u_DualPortRam0.wr_dout_re[1]
wout_re[2] <= dualportram0:u_DualPortRam0.wr_dout_re[2]
wout_re[3] <= dualportram0:u_DualPortRam0.wr_dout_re[3]
wout_re[4] <= dualportram0:u_DualPortRam0.wr_dout_re[4]
wout_re[5] <= dualportram0:u_DualPortRam0.wr_dout_re[5]
wout_re[6] <= dualportram0:u_DualPortRam0.wr_dout_re[6]
wout_re[7] <= dualportram0:u_DualPortRam0.wr_dout_re[7]
wout_re[8] <= dualportram0:u_DualPortRam0.wr_dout_re[8]
wout_re[9] <= dualportram0:u_DualPortRam0.wr_dout_re[9]
wout_re[10] <= dualportram0:u_DualPortRam0.wr_dout_re[10]
wout_re[11] <= dualportram0:u_DualPortRam0.wr_dout_re[11]
wout_re[12] <= dualportram0:u_DualPortRam0.wr_dout_re[12]
wout_re[13] <= dualportram0:u_DualPortRam0.wr_dout_re[13]
wout_re[14] <= dualportram0:u_DualPortRam0.wr_dout_re[14]
wout_re[15] <= dualportram0:u_DualPortRam0.wr_dout_re[15]
wout_im[0] <= dualportram0:u_DualPortRam0.wr_dout_im[0]
wout_im[1] <= dualportram0:u_DualPortRam0.wr_dout_im[1]
wout_im[2] <= dualportram0:u_DualPortRam0.wr_dout_im[2]
wout_im[3] <= dualportram0:u_DualPortRam0.wr_dout_im[3]
wout_im[4] <= dualportram0:u_DualPortRam0.wr_dout_im[4]
wout_im[5] <= dualportram0:u_DualPortRam0.wr_dout_im[5]
wout_im[6] <= dualportram0:u_DualPortRam0.wr_dout_im[6]
wout_im[7] <= dualportram0:u_DualPortRam0.wr_dout_im[7]
wout_im[8] <= dualportram0:u_DualPortRam0.wr_dout_im[8]
wout_im[9] <= dualportram0:u_DualPortRam0.wr_dout_im[9]
wout_im[10] <= dualportram0:u_DualPortRam0.wr_dout_im[10]
wout_im[11] <= dualportram0:u_DualPortRam0.wr_dout_im[11]
wout_im[12] <= dualportram0:u_DualPortRam0.wr_dout_im[12]
wout_im[13] <= dualportram0:u_DualPortRam0.wr_dout_im[13]
wout_im[14] <= dualportram0:u_DualPortRam0.wr_dout_im[14]
wout_im[15] <= dualportram0:u_DualPortRam0.wr_dout_im[15]
rout_re[0] <= dualportram0:u_DualPortRam0.rd_dout_re[0]
rout_re[1] <= dualportram0:u_DualPortRam0.rd_dout_re[1]
rout_re[2] <= dualportram0:u_DualPortRam0.rd_dout_re[2]
rout_re[3] <= dualportram0:u_DualPortRam0.rd_dout_re[3]
rout_re[4] <= dualportram0:u_DualPortRam0.rd_dout_re[4]
rout_re[5] <= dualportram0:u_DualPortRam0.rd_dout_re[5]
rout_re[6] <= dualportram0:u_DualPortRam0.rd_dout_re[6]
rout_re[7] <= dualportram0:u_DualPortRam0.rd_dout_re[7]
rout_re[8] <= dualportram0:u_DualPortRam0.rd_dout_re[8]
rout_re[9] <= dualportram0:u_DualPortRam0.rd_dout_re[9]
rout_re[10] <= dualportram0:u_DualPortRam0.rd_dout_re[10]
rout_re[11] <= dualportram0:u_DualPortRam0.rd_dout_re[11]
rout_re[12] <= dualportram0:u_DualPortRam0.rd_dout_re[12]
rout_re[13] <= dualportram0:u_DualPortRam0.rd_dout_re[13]
rout_re[14] <= dualportram0:u_DualPortRam0.rd_dout_re[14]
rout_re[15] <= dualportram0:u_DualPortRam0.rd_dout_re[15]
rout_im[0] <= dualportram0:u_DualPortRam0.rd_dout_im[0]
rout_im[1] <= dualportram0:u_DualPortRam0.rd_dout_im[1]
rout_im[2] <= dualportram0:u_DualPortRam0.rd_dout_im[2]
rout_im[3] <= dualportram0:u_DualPortRam0.rd_dout_im[3]
rout_im[4] <= dualportram0:u_DualPortRam0.rd_dout_im[4]
rout_im[5] <= dualportram0:u_DualPortRam0.rd_dout_im[5]
rout_im[6] <= dualportram0:u_DualPortRam0.rd_dout_im[6]
rout_im[7] <= dualportram0:u_DualPortRam0.rd_dout_im[7]
rout_im[8] <= dualportram0:u_DualPortRam0.rd_dout_im[8]
rout_im[9] <= dualportram0:u_DualPortRam0.rd_dout_im[9]
rout_im[10] <= dualportram0:u_DualPortRam0.rd_dout_im[10]
rout_im[11] <= dualportram0:u_DualPortRam0.rd_dout_im[11]
rout_im[12] <= dualportram0:u_DualPortRam0.rd_dout_im[12]
rout_im[13] <= dualportram0:u_DualPortRam0.rd_dout_im[13]
rout_im[14] <= dualportram0:u_DualPortRam0.rd_dout_im[14]
rout_im[15] <= dualportram0:u_DualPortRam0.rd_dout_im[15]


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b2|DualPortRam0:u_DualPortRam0
clk => ram~35.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_b[8].CLK
clk => dout_b[9].CLK
clk => dout_b[10].CLK
clk => dout_b[11].CLK
clk => dout_b[12].CLK
clk => dout_b[13].CLK
clk => dout_b[14].CLK
clk => dout_b[15].CLK
clk => dout_b[16].CLK
clk => dout_b[17].CLK
clk => dout_b[18].CLK
clk => dout_b[19].CLK
clk => dout_b[20].CLK
clk => dout_b[21].CLK
clk => dout_b[22].CLK
clk => dout_b[23].CLK
clk => dout_b[24].CLK
clk => dout_b[25].CLK
clk => dout_b[26].CLK
clk => dout_b[27].CLK
clk => dout_b[28].CLK
clk => dout_b[29].CLK
clk => dout_b[30].CLK
clk => dout_b[31].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => dout_a[8].CLK
clk => dout_a[9].CLK
clk => dout_a[10].CLK
clk => dout_a[11].CLK
clk => dout_a[12].CLK
clk => dout_a[13].CLK
clk => dout_a[14].CLK
clk => dout_a[15].CLK
clk => dout_a[16].CLK
clk => dout_a[17].CLK
clk => dout_a[18].CLK
clk => dout_a[19].CLK
clk => dout_a[20].CLK
clk => dout_a[21].CLK
clk => dout_a[22].CLK
clk => dout_a[23].CLK
clk => dout_a[24].CLK
clk => dout_a[25].CLK
clk => dout_a[26].CLK
clk => dout_a[27].CLK
clk => dout_a[28].CLK
clk => dout_a[29].CLK
clk => dout_a[30].CLK
clk => dout_a[31].CLK
clk => ram.CLK0
clk_enable => ram.OUTPUTSELECT
clk_enable => dout_b[0].ENA
clk_enable => dout_b[1].ENA
clk_enable => dout_b[2].ENA
clk_enable => dout_b[3].ENA
clk_enable => dout_b[4].ENA
clk_enable => dout_b[5].ENA
clk_enable => dout_b[6].ENA
clk_enable => dout_b[7].ENA
clk_enable => dout_b[8].ENA
clk_enable => dout_b[9].ENA
clk_enable => dout_b[10].ENA
clk_enable => dout_b[11].ENA
clk_enable => dout_b[12].ENA
clk_enable => dout_b[13].ENA
clk_enable => dout_b[14].ENA
clk_enable => dout_b[15].ENA
clk_enable => dout_b[16].ENA
clk_enable => dout_b[17].ENA
clk_enable => dout_b[18].ENA
clk_enable => dout_b[19].ENA
clk_enable => dout_b[20].ENA
clk_enable => dout_b[21].ENA
clk_enable => dout_b[22].ENA
clk_enable => dout_b[23].ENA
clk_enable => dout_b[24].ENA
clk_enable => dout_b[25].ENA
clk_enable => dout_b[26].ENA
clk_enable => dout_b[27].ENA
clk_enable => dout_b[28].ENA
clk_enable => dout_b[29].ENA
clk_enable => dout_b[30].ENA
clk_enable => dout_b[31].ENA
clk_enable => dout_a[0].ENA
clk_enable => dout_a[1].ENA
clk_enable => dout_a[2].ENA
clk_enable => dout_a[3].ENA
clk_enable => dout_a[4].ENA
clk_enable => dout_a[5].ENA
clk_enable => dout_a[6].ENA
clk_enable => dout_a[7].ENA
clk_enable => dout_a[8].ENA
clk_enable => dout_a[9].ENA
clk_enable => dout_a[10].ENA
clk_enable => dout_a[11].ENA
clk_enable => dout_a[12].ENA
clk_enable => dout_a[13].ENA
clk_enable => dout_a[14].ENA
clk_enable => dout_a[15].ENA
clk_enable => dout_a[16].ENA
clk_enable => dout_a[17].ENA
clk_enable => dout_a[18].ENA
clk_enable => dout_a[19].ENA
clk_enable => dout_a[20].ENA
clk_enable => dout_a[21].ENA
clk_enable => dout_a[22].ENA
clk_enable => dout_a[23].ENA
clk_enable => dout_a[24].ENA
clk_enable => dout_a[25].ENA
clk_enable => dout_a[26].ENA
clk_enable => dout_a[27].ENA
clk_enable => dout_a[28].ENA
clk_enable => dout_a[29].ENA
clk_enable => dout_a[30].ENA
clk_enable => dout_a[31].ENA
wr_din_re[0] => dout_a.DATAB
wr_din_re[0] => ram~18.DATAIN
wr_din_re[0] => ram.DATAIN16
wr_din_re[1] => dout_a.DATAB
wr_din_re[1] => ram~17.DATAIN
wr_din_re[1] => ram.DATAIN17
wr_din_re[2] => dout_a.DATAB
wr_din_re[2] => ram~16.DATAIN
wr_din_re[2] => ram.DATAIN18
wr_din_re[3] => dout_a.DATAB
wr_din_re[3] => ram~15.DATAIN
wr_din_re[3] => ram.DATAIN19
wr_din_re[4] => dout_a.DATAB
wr_din_re[4] => ram~14.DATAIN
wr_din_re[4] => ram.DATAIN20
wr_din_re[5] => dout_a.DATAB
wr_din_re[5] => ram~13.DATAIN
wr_din_re[5] => ram.DATAIN21
wr_din_re[6] => dout_a.DATAB
wr_din_re[6] => ram~12.DATAIN
wr_din_re[6] => ram.DATAIN22
wr_din_re[7] => dout_a.DATAB
wr_din_re[7] => ram~11.DATAIN
wr_din_re[7] => ram.DATAIN23
wr_din_re[8] => dout_a.DATAB
wr_din_re[8] => ram~10.DATAIN
wr_din_re[8] => ram.DATAIN24
wr_din_re[9] => dout_a.DATAB
wr_din_re[9] => ram~9.DATAIN
wr_din_re[9] => ram.DATAIN25
wr_din_re[10] => dout_a.DATAB
wr_din_re[10] => ram~8.DATAIN
wr_din_re[10] => ram.DATAIN26
wr_din_re[11] => dout_a.DATAB
wr_din_re[11] => ram~7.DATAIN
wr_din_re[11] => ram.DATAIN27
wr_din_re[12] => dout_a.DATAB
wr_din_re[12] => ram~6.DATAIN
wr_din_re[12] => ram.DATAIN28
wr_din_re[13] => dout_a.DATAB
wr_din_re[13] => ram~5.DATAIN
wr_din_re[13] => ram.DATAIN29
wr_din_re[14] => dout_a.DATAB
wr_din_re[14] => ram~4.DATAIN
wr_din_re[14] => ram.DATAIN30
wr_din_re[15] => dout_a.DATAB
wr_din_re[15] => ram~3.DATAIN
wr_din_re[15] => ram.DATAIN31
wr_din_im[0] => dout_a.DATAB
wr_din_im[0] => ram~34.DATAIN
wr_din_im[0] => ram.DATAIN
wr_din_im[1] => dout_a.DATAB
wr_din_im[1] => ram~33.DATAIN
wr_din_im[1] => ram.DATAIN1
wr_din_im[2] => dout_a.DATAB
wr_din_im[2] => ram~32.DATAIN
wr_din_im[2] => ram.DATAIN2
wr_din_im[3] => dout_a.DATAB
wr_din_im[3] => ram~31.DATAIN
wr_din_im[3] => ram.DATAIN3
wr_din_im[4] => dout_a.DATAB
wr_din_im[4] => ram~30.DATAIN
wr_din_im[4] => ram.DATAIN4
wr_din_im[5] => dout_a.DATAB
wr_din_im[5] => ram~29.DATAIN
wr_din_im[5] => ram.DATAIN5
wr_din_im[6] => dout_a.DATAB
wr_din_im[6] => ram~28.DATAIN
wr_din_im[6] => ram.DATAIN6
wr_din_im[7] => dout_a.DATAB
wr_din_im[7] => ram~27.DATAIN
wr_din_im[7] => ram.DATAIN7
wr_din_im[8] => dout_a.DATAB
wr_din_im[8] => ram~26.DATAIN
wr_din_im[8] => ram.DATAIN8
wr_din_im[9] => dout_a.DATAB
wr_din_im[9] => ram~25.DATAIN
wr_din_im[9] => ram.DATAIN9
wr_din_im[10] => dout_a.DATAB
wr_din_im[10] => ram~24.DATAIN
wr_din_im[10] => ram.DATAIN10
wr_din_im[11] => dout_a.DATAB
wr_din_im[11] => ram~23.DATAIN
wr_din_im[11] => ram.DATAIN11
wr_din_im[12] => dout_a.DATAB
wr_din_im[12] => ram~22.DATAIN
wr_din_im[12] => ram.DATAIN12
wr_din_im[13] => dout_a.DATAB
wr_din_im[13] => ram~21.DATAIN
wr_din_im[13] => ram.DATAIN13
wr_din_im[14] => dout_a.DATAB
wr_din_im[14] => ram~20.DATAIN
wr_din_im[14] => ram.DATAIN14
wr_din_im[15] => dout_a.DATAB
wr_din_im[15] => ram~19.DATAIN
wr_din_im[15] => ram.DATAIN15
wr_addr[0] => ram~2.DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram~1.DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram~0.DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
wr_dout_re[0] <= dout_a[16].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[1] <= dout_a[17].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[2] <= dout_a[18].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[3] <= dout_a[19].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[4] <= dout_a[20].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[5] <= dout_a[21].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[6] <= dout_a[22].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[7] <= dout_a[23].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[8] <= dout_a[24].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[9] <= dout_a[25].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[10] <= dout_a[26].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[11] <= dout_a[27].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[12] <= dout_a[28].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[13] <= dout_a[29].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[14] <= dout_a[30].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[15] <= dout_a[31].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[8] <= dout_a[8].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[9] <= dout_a[9].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[10] <= dout_a[10].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[11] <= dout_a[11].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[12] <= dout_a[12].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[13] <= dout_a[13].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[14] <= dout_a[14].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[15] <= dout_a[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[0] <= dout_b[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[1] <= dout_b[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[2] <= dout_b[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[3] <= dout_b[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[4] <= dout_b[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[5] <= dout_b[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[6] <= dout_b[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[7] <= dout_b[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[8] <= dout_b[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[9] <= dout_b[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[10] <= dout_b[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[11] <= dout_b[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[12] <= dout_b[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[13] <= dout_b[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[14] <= dout_b[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[15] <= dout_b[31].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[8] <= dout_b[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[9] <= dout_b[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[10] <= dout_b[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[11] <= dout_b[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[12] <= dout_b[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[13] <= dout_b[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[14] <= dout_b[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[15] <= dout_b[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b1
clk => dualportram0:u_DualPortRam0.clk
reset => ~NO_FANOUT~
enb => dualportram0:u_DualPortRam0.clk_enable
din_re[0] => dualportram0:u_DualPortRam0.wr_din_re[0]
din_re[1] => dualportram0:u_DualPortRam0.wr_din_re[1]
din_re[2] => dualportram0:u_DualPortRam0.wr_din_re[2]
din_re[3] => dualportram0:u_DualPortRam0.wr_din_re[3]
din_re[4] => dualportram0:u_DualPortRam0.wr_din_re[4]
din_re[5] => dualportram0:u_DualPortRam0.wr_din_re[5]
din_re[6] => dualportram0:u_DualPortRam0.wr_din_re[6]
din_re[7] => dualportram0:u_DualPortRam0.wr_din_re[7]
din_re[8] => dualportram0:u_DualPortRam0.wr_din_re[8]
din_re[9] => dualportram0:u_DualPortRam0.wr_din_re[9]
din_re[10] => dualportram0:u_DualPortRam0.wr_din_re[10]
din_re[11] => dualportram0:u_DualPortRam0.wr_din_re[11]
din_re[12] => dualportram0:u_DualPortRam0.wr_din_re[12]
din_re[13] => dualportram0:u_DualPortRam0.wr_din_re[13]
din_re[14] => dualportram0:u_DualPortRam0.wr_din_re[14]
din_re[15] => dualportram0:u_DualPortRam0.wr_din_re[15]
din_im[0] => dualportram0:u_DualPortRam0.wr_din_im[0]
din_im[1] => dualportram0:u_DualPortRam0.wr_din_im[1]
din_im[2] => dualportram0:u_DualPortRam0.wr_din_im[2]
din_im[3] => dualportram0:u_DualPortRam0.wr_din_im[3]
din_im[4] => dualportram0:u_DualPortRam0.wr_din_im[4]
din_im[5] => dualportram0:u_DualPortRam0.wr_din_im[5]
din_im[6] => dualportram0:u_DualPortRam0.wr_din_im[6]
din_im[7] => dualportram0:u_DualPortRam0.wr_din_im[7]
din_im[8] => dualportram0:u_DualPortRam0.wr_din_im[8]
din_im[9] => dualportram0:u_DualPortRam0.wr_din_im[9]
din_im[10] => dualportram0:u_DualPortRam0.wr_din_im[10]
din_im[11] => dualportram0:u_DualPortRam0.wr_din_im[11]
din_im[12] => dualportram0:u_DualPortRam0.wr_din_im[12]
din_im[13] => dualportram0:u_DualPortRam0.wr_din_im[13]
din_im[14] => dualportram0:u_DualPortRam0.wr_din_im[14]
din_im[15] => dualportram0:u_DualPortRam0.wr_din_im[15]
wraddr[0] => dualportram0:u_DualPortRam0.wr_addr[0]
wraddr[1] => dualportram0:u_DualPortRam0.wr_addr[1]
wraddr[2] => dualportram0:u_DualPortRam0.wr_addr[2]
we => dualportram0:u_DualPortRam0.wr_en
rdaddr[0] => dualportram0:u_DualPortRam0.rd_addr[0]
rdaddr[1] => dualportram0:u_DualPortRam0.rd_addr[1]
rdaddr[2] => dualportram0:u_DualPortRam0.rd_addr[2]
wout_re[0] <= dualportram0:u_DualPortRam0.wr_dout_re[0]
wout_re[1] <= dualportram0:u_DualPortRam0.wr_dout_re[1]
wout_re[2] <= dualportram0:u_DualPortRam0.wr_dout_re[2]
wout_re[3] <= dualportram0:u_DualPortRam0.wr_dout_re[3]
wout_re[4] <= dualportram0:u_DualPortRam0.wr_dout_re[4]
wout_re[5] <= dualportram0:u_DualPortRam0.wr_dout_re[5]
wout_re[6] <= dualportram0:u_DualPortRam0.wr_dout_re[6]
wout_re[7] <= dualportram0:u_DualPortRam0.wr_dout_re[7]
wout_re[8] <= dualportram0:u_DualPortRam0.wr_dout_re[8]
wout_re[9] <= dualportram0:u_DualPortRam0.wr_dout_re[9]
wout_re[10] <= dualportram0:u_DualPortRam0.wr_dout_re[10]
wout_re[11] <= dualportram0:u_DualPortRam0.wr_dout_re[11]
wout_re[12] <= dualportram0:u_DualPortRam0.wr_dout_re[12]
wout_re[13] <= dualportram0:u_DualPortRam0.wr_dout_re[13]
wout_re[14] <= dualportram0:u_DualPortRam0.wr_dout_re[14]
wout_re[15] <= dualportram0:u_DualPortRam0.wr_dout_re[15]
wout_im[0] <= dualportram0:u_DualPortRam0.wr_dout_im[0]
wout_im[1] <= dualportram0:u_DualPortRam0.wr_dout_im[1]
wout_im[2] <= dualportram0:u_DualPortRam0.wr_dout_im[2]
wout_im[3] <= dualportram0:u_DualPortRam0.wr_dout_im[3]
wout_im[4] <= dualportram0:u_DualPortRam0.wr_dout_im[4]
wout_im[5] <= dualportram0:u_DualPortRam0.wr_dout_im[5]
wout_im[6] <= dualportram0:u_DualPortRam0.wr_dout_im[6]
wout_im[7] <= dualportram0:u_DualPortRam0.wr_dout_im[7]
wout_im[8] <= dualportram0:u_DualPortRam0.wr_dout_im[8]
wout_im[9] <= dualportram0:u_DualPortRam0.wr_dout_im[9]
wout_im[10] <= dualportram0:u_DualPortRam0.wr_dout_im[10]
wout_im[11] <= dualportram0:u_DualPortRam0.wr_dout_im[11]
wout_im[12] <= dualportram0:u_DualPortRam0.wr_dout_im[12]
wout_im[13] <= dualportram0:u_DualPortRam0.wr_dout_im[13]
wout_im[14] <= dualportram0:u_DualPortRam0.wr_dout_im[14]
wout_im[15] <= dualportram0:u_DualPortRam0.wr_dout_im[15]
rout_re[0] <= dualportram0:u_DualPortRam0.rd_dout_re[0]
rout_re[1] <= dualportram0:u_DualPortRam0.rd_dout_re[1]
rout_re[2] <= dualportram0:u_DualPortRam0.rd_dout_re[2]
rout_re[3] <= dualportram0:u_DualPortRam0.rd_dout_re[3]
rout_re[4] <= dualportram0:u_DualPortRam0.rd_dout_re[4]
rout_re[5] <= dualportram0:u_DualPortRam0.rd_dout_re[5]
rout_re[6] <= dualportram0:u_DualPortRam0.rd_dout_re[6]
rout_re[7] <= dualportram0:u_DualPortRam0.rd_dout_re[7]
rout_re[8] <= dualportram0:u_DualPortRam0.rd_dout_re[8]
rout_re[9] <= dualportram0:u_DualPortRam0.rd_dout_re[9]
rout_re[10] <= dualportram0:u_DualPortRam0.rd_dout_re[10]
rout_re[11] <= dualportram0:u_DualPortRam0.rd_dout_re[11]
rout_re[12] <= dualportram0:u_DualPortRam0.rd_dout_re[12]
rout_re[13] <= dualportram0:u_DualPortRam0.rd_dout_re[13]
rout_re[14] <= dualportram0:u_DualPortRam0.rd_dout_re[14]
rout_re[15] <= dualportram0:u_DualPortRam0.rd_dout_re[15]
rout_im[0] <= dualportram0:u_DualPortRam0.rd_dout_im[0]
rout_im[1] <= dualportram0:u_DualPortRam0.rd_dout_im[1]
rout_im[2] <= dualportram0:u_DualPortRam0.rd_dout_im[2]
rout_im[3] <= dualportram0:u_DualPortRam0.rd_dout_im[3]
rout_im[4] <= dualportram0:u_DualPortRam0.rd_dout_im[4]
rout_im[5] <= dualportram0:u_DualPortRam0.rd_dout_im[5]
rout_im[6] <= dualportram0:u_DualPortRam0.rd_dout_im[6]
rout_im[7] <= dualportram0:u_DualPortRam0.rd_dout_im[7]
rout_im[8] <= dualportram0:u_DualPortRam0.rd_dout_im[8]
rout_im[9] <= dualportram0:u_DualPortRam0.rd_dout_im[9]
rout_im[10] <= dualportram0:u_DualPortRam0.rd_dout_im[10]
rout_im[11] <= dualportram0:u_DualPortRam0.rd_dout_im[11]
rout_im[12] <= dualportram0:u_DualPortRam0.rd_dout_im[12]
rout_im[13] <= dualportram0:u_DualPortRam0.rd_dout_im[13]
rout_im[14] <= dualportram0:u_DualPortRam0.rd_dout_im[14]
rout_im[15] <= dualportram0:u_DualPortRam0.rd_dout_im[15]


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m2b1|DualPortRam0:u_DualPortRam0
clk => ram~35.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_b[8].CLK
clk => dout_b[9].CLK
clk => dout_b[10].CLK
clk => dout_b[11].CLK
clk => dout_b[12].CLK
clk => dout_b[13].CLK
clk => dout_b[14].CLK
clk => dout_b[15].CLK
clk => dout_b[16].CLK
clk => dout_b[17].CLK
clk => dout_b[18].CLK
clk => dout_b[19].CLK
clk => dout_b[20].CLK
clk => dout_b[21].CLK
clk => dout_b[22].CLK
clk => dout_b[23].CLK
clk => dout_b[24].CLK
clk => dout_b[25].CLK
clk => dout_b[26].CLK
clk => dout_b[27].CLK
clk => dout_b[28].CLK
clk => dout_b[29].CLK
clk => dout_b[30].CLK
clk => dout_b[31].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => dout_a[8].CLK
clk => dout_a[9].CLK
clk => dout_a[10].CLK
clk => dout_a[11].CLK
clk => dout_a[12].CLK
clk => dout_a[13].CLK
clk => dout_a[14].CLK
clk => dout_a[15].CLK
clk => dout_a[16].CLK
clk => dout_a[17].CLK
clk => dout_a[18].CLK
clk => dout_a[19].CLK
clk => dout_a[20].CLK
clk => dout_a[21].CLK
clk => dout_a[22].CLK
clk => dout_a[23].CLK
clk => dout_a[24].CLK
clk => dout_a[25].CLK
clk => dout_a[26].CLK
clk => dout_a[27].CLK
clk => dout_a[28].CLK
clk => dout_a[29].CLK
clk => dout_a[30].CLK
clk => dout_a[31].CLK
clk => ram.CLK0
clk_enable => ram.OUTPUTSELECT
clk_enable => dout_b[0].ENA
clk_enable => dout_b[1].ENA
clk_enable => dout_b[2].ENA
clk_enable => dout_b[3].ENA
clk_enable => dout_b[4].ENA
clk_enable => dout_b[5].ENA
clk_enable => dout_b[6].ENA
clk_enable => dout_b[7].ENA
clk_enable => dout_b[8].ENA
clk_enable => dout_b[9].ENA
clk_enable => dout_b[10].ENA
clk_enable => dout_b[11].ENA
clk_enable => dout_b[12].ENA
clk_enable => dout_b[13].ENA
clk_enable => dout_b[14].ENA
clk_enable => dout_b[15].ENA
clk_enable => dout_b[16].ENA
clk_enable => dout_b[17].ENA
clk_enable => dout_b[18].ENA
clk_enable => dout_b[19].ENA
clk_enable => dout_b[20].ENA
clk_enable => dout_b[21].ENA
clk_enable => dout_b[22].ENA
clk_enable => dout_b[23].ENA
clk_enable => dout_b[24].ENA
clk_enable => dout_b[25].ENA
clk_enable => dout_b[26].ENA
clk_enable => dout_b[27].ENA
clk_enable => dout_b[28].ENA
clk_enable => dout_b[29].ENA
clk_enable => dout_b[30].ENA
clk_enable => dout_b[31].ENA
clk_enable => dout_a[0].ENA
clk_enable => dout_a[1].ENA
clk_enable => dout_a[2].ENA
clk_enable => dout_a[3].ENA
clk_enable => dout_a[4].ENA
clk_enable => dout_a[5].ENA
clk_enable => dout_a[6].ENA
clk_enable => dout_a[7].ENA
clk_enable => dout_a[8].ENA
clk_enable => dout_a[9].ENA
clk_enable => dout_a[10].ENA
clk_enable => dout_a[11].ENA
clk_enable => dout_a[12].ENA
clk_enable => dout_a[13].ENA
clk_enable => dout_a[14].ENA
clk_enable => dout_a[15].ENA
clk_enable => dout_a[16].ENA
clk_enable => dout_a[17].ENA
clk_enable => dout_a[18].ENA
clk_enable => dout_a[19].ENA
clk_enable => dout_a[20].ENA
clk_enable => dout_a[21].ENA
clk_enable => dout_a[22].ENA
clk_enable => dout_a[23].ENA
clk_enable => dout_a[24].ENA
clk_enable => dout_a[25].ENA
clk_enable => dout_a[26].ENA
clk_enable => dout_a[27].ENA
clk_enable => dout_a[28].ENA
clk_enable => dout_a[29].ENA
clk_enable => dout_a[30].ENA
clk_enable => dout_a[31].ENA
wr_din_re[0] => dout_a.DATAB
wr_din_re[0] => ram~18.DATAIN
wr_din_re[0] => ram.DATAIN16
wr_din_re[1] => dout_a.DATAB
wr_din_re[1] => ram~17.DATAIN
wr_din_re[1] => ram.DATAIN17
wr_din_re[2] => dout_a.DATAB
wr_din_re[2] => ram~16.DATAIN
wr_din_re[2] => ram.DATAIN18
wr_din_re[3] => dout_a.DATAB
wr_din_re[3] => ram~15.DATAIN
wr_din_re[3] => ram.DATAIN19
wr_din_re[4] => dout_a.DATAB
wr_din_re[4] => ram~14.DATAIN
wr_din_re[4] => ram.DATAIN20
wr_din_re[5] => dout_a.DATAB
wr_din_re[5] => ram~13.DATAIN
wr_din_re[5] => ram.DATAIN21
wr_din_re[6] => dout_a.DATAB
wr_din_re[6] => ram~12.DATAIN
wr_din_re[6] => ram.DATAIN22
wr_din_re[7] => dout_a.DATAB
wr_din_re[7] => ram~11.DATAIN
wr_din_re[7] => ram.DATAIN23
wr_din_re[8] => dout_a.DATAB
wr_din_re[8] => ram~10.DATAIN
wr_din_re[8] => ram.DATAIN24
wr_din_re[9] => dout_a.DATAB
wr_din_re[9] => ram~9.DATAIN
wr_din_re[9] => ram.DATAIN25
wr_din_re[10] => dout_a.DATAB
wr_din_re[10] => ram~8.DATAIN
wr_din_re[10] => ram.DATAIN26
wr_din_re[11] => dout_a.DATAB
wr_din_re[11] => ram~7.DATAIN
wr_din_re[11] => ram.DATAIN27
wr_din_re[12] => dout_a.DATAB
wr_din_re[12] => ram~6.DATAIN
wr_din_re[12] => ram.DATAIN28
wr_din_re[13] => dout_a.DATAB
wr_din_re[13] => ram~5.DATAIN
wr_din_re[13] => ram.DATAIN29
wr_din_re[14] => dout_a.DATAB
wr_din_re[14] => ram~4.DATAIN
wr_din_re[14] => ram.DATAIN30
wr_din_re[15] => dout_a.DATAB
wr_din_re[15] => ram~3.DATAIN
wr_din_re[15] => ram.DATAIN31
wr_din_im[0] => dout_a.DATAB
wr_din_im[0] => ram~34.DATAIN
wr_din_im[0] => ram.DATAIN
wr_din_im[1] => dout_a.DATAB
wr_din_im[1] => ram~33.DATAIN
wr_din_im[1] => ram.DATAIN1
wr_din_im[2] => dout_a.DATAB
wr_din_im[2] => ram~32.DATAIN
wr_din_im[2] => ram.DATAIN2
wr_din_im[3] => dout_a.DATAB
wr_din_im[3] => ram~31.DATAIN
wr_din_im[3] => ram.DATAIN3
wr_din_im[4] => dout_a.DATAB
wr_din_im[4] => ram~30.DATAIN
wr_din_im[4] => ram.DATAIN4
wr_din_im[5] => dout_a.DATAB
wr_din_im[5] => ram~29.DATAIN
wr_din_im[5] => ram.DATAIN5
wr_din_im[6] => dout_a.DATAB
wr_din_im[6] => ram~28.DATAIN
wr_din_im[6] => ram.DATAIN6
wr_din_im[7] => dout_a.DATAB
wr_din_im[7] => ram~27.DATAIN
wr_din_im[7] => ram.DATAIN7
wr_din_im[8] => dout_a.DATAB
wr_din_im[8] => ram~26.DATAIN
wr_din_im[8] => ram.DATAIN8
wr_din_im[9] => dout_a.DATAB
wr_din_im[9] => ram~25.DATAIN
wr_din_im[9] => ram.DATAIN9
wr_din_im[10] => dout_a.DATAB
wr_din_im[10] => ram~24.DATAIN
wr_din_im[10] => ram.DATAIN10
wr_din_im[11] => dout_a.DATAB
wr_din_im[11] => ram~23.DATAIN
wr_din_im[11] => ram.DATAIN11
wr_din_im[12] => dout_a.DATAB
wr_din_im[12] => ram~22.DATAIN
wr_din_im[12] => ram.DATAIN12
wr_din_im[13] => dout_a.DATAB
wr_din_im[13] => ram~21.DATAIN
wr_din_im[13] => ram.DATAIN13
wr_din_im[14] => dout_a.DATAB
wr_din_im[14] => ram~20.DATAIN
wr_din_im[14] => ram.DATAIN14
wr_din_im[15] => dout_a.DATAB
wr_din_im[15] => ram~19.DATAIN
wr_din_im[15] => ram.DATAIN15
wr_addr[0] => ram~2.DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram~1.DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram~0.DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
wr_dout_re[0] <= dout_a[16].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[1] <= dout_a[17].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[2] <= dout_a[18].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[3] <= dout_a[19].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[4] <= dout_a[20].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[5] <= dout_a[21].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[6] <= dout_a[22].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[7] <= dout_a[23].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[8] <= dout_a[24].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[9] <= dout_a[25].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[10] <= dout_a[26].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[11] <= dout_a[27].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[12] <= dout_a[28].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[13] <= dout_a[29].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[14] <= dout_a[30].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[15] <= dout_a[31].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[8] <= dout_a[8].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[9] <= dout_a[9].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[10] <= dout_a[10].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[11] <= dout_a[11].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[12] <= dout_a[12].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[13] <= dout_a[13].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[14] <= dout_a[14].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[15] <= dout_a[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[0] <= dout_b[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[1] <= dout_b[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[2] <= dout_b[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[3] <= dout_b[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[4] <= dout_b[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[5] <= dout_b[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[6] <= dout_b[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[7] <= dout_b[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[8] <= dout_b[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[9] <= dout_b[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[10] <= dout_b[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[11] <= dout_b[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[12] <= dout_b[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[13] <= dout_b[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[14] <= dout_b[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[15] <= dout_b[31].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[8] <= dout_b[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[9] <= dout_b[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[10] <= dout_b[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[11] <= dout_b[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[12] <= dout_b[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[13] <= dout_b[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[14] <= dout_b[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[15] <= dout_b[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b2
clk => dualportram0:u_DualPortRam0.clk
reset => ~NO_FANOUT~
enb => dualportram0:u_DualPortRam0.clk_enable
din_re[0] => dualportram0:u_DualPortRam0.wr_din_re[0]
din_re[1] => dualportram0:u_DualPortRam0.wr_din_re[1]
din_re[2] => dualportram0:u_DualPortRam0.wr_din_re[2]
din_re[3] => dualportram0:u_DualPortRam0.wr_din_re[3]
din_re[4] => dualportram0:u_DualPortRam0.wr_din_re[4]
din_re[5] => dualportram0:u_DualPortRam0.wr_din_re[5]
din_re[6] => dualportram0:u_DualPortRam0.wr_din_re[6]
din_re[7] => dualportram0:u_DualPortRam0.wr_din_re[7]
din_re[8] => dualportram0:u_DualPortRam0.wr_din_re[8]
din_re[9] => dualportram0:u_DualPortRam0.wr_din_re[9]
din_re[10] => dualportram0:u_DualPortRam0.wr_din_re[10]
din_re[11] => dualportram0:u_DualPortRam0.wr_din_re[11]
din_re[12] => dualportram0:u_DualPortRam0.wr_din_re[12]
din_re[13] => dualportram0:u_DualPortRam0.wr_din_re[13]
din_re[14] => dualportram0:u_DualPortRam0.wr_din_re[14]
din_re[15] => dualportram0:u_DualPortRam0.wr_din_re[15]
din_im[0] => dualportram0:u_DualPortRam0.wr_din_im[0]
din_im[1] => dualportram0:u_DualPortRam0.wr_din_im[1]
din_im[2] => dualportram0:u_DualPortRam0.wr_din_im[2]
din_im[3] => dualportram0:u_DualPortRam0.wr_din_im[3]
din_im[4] => dualportram0:u_DualPortRam0.wr_din_im[4]
din_im[5] => dualportram0:u_DualPortRam0.wr_din_im[5]
din_im[6] => dualportram0:u_DualPortRam0.wr_din_im[6]
din_im[7] => dualportram0:u_DualPortRam0.wr_din_im[7]
din_im[8] => dualportram0:u_DualPortRam0.wr_din_im[8]
din_im[9] => dualportram0:u_DualPortRam0.wr_din_im[9]
din_im[10] => dualportram0:u_DualPortRam0.wr_din_im[10]
din_im[11] => dualportram0:u_DualPortRam0.wr_din_im[11]
din_im[12] => dualportram0:u_DualPortRam0.wr_din_im[12]
din_im[13] => dualportram0:u_DualPortRam0.wr_din_im[13]
din_im[14] => dualportram0:u_DualPortRam0.wr_din_im[14]
din_im[15] => dualportram0:u_DualPortRam0.wr_din_im[15]
wraddr[0] => dualportram0:u_DualPortRam0.wr_addr[0]
wraddr[1] => dualportram0:u_DualPortRam0.wr_addr[1]
wraddr[2] => dualportram0:u_DualPortRam0.wr_addr[2]
we => dualportram0:u_DualPortRam0.wr_en
rdaddr[0] => dualportram0:u_DualPortRam0.rd_addr[0]
rdaddr[1] => dualportram0:u_DualPortRam0.rd_addr[1]
rdaddr[2] => dualportram0:u_DualPortRam0.rd_addr[2]
wout_re[0] <= dualportram0:u_DualPortRam0.wr_dout_re[0]
wout_re[1] <= dualportram0:u_DualPortRam0.wr_dout_re[1]
wout_re[2] <= dualportram0:u_DualPortRam0.wr_dout_re[2]
wout_re[3] <= dualportram0:u_DualPortRam0.wr_dout_re[3]
wout_re[4] <= dualportram0:u_DualPortRam0.wr_dout_re[4]
wout_re[5] <= dualportram0:u_DualPortRam0.wr_dout_re[5]
wout_re[6] <= dualportram0:u_DualPortRam0.wr_dout_re[6]
wout_re[7] <= dualportram0:u_DualPortRam0.wr_dout_re[7]
wout_re[8] <= dualportram0:u_DualPortRam0.wr_dout_re[8]
wout_re[9] <= dualportram0:u_DualPortRam0.wr_dout_re[9]
wout_re[10] <= dualportram0:u_DualPortRam0.wr_dout_re[10]
wout_re[11] <= dualportram0:u_DualPortRam0.wr_dout_re[11]
wout_re[12] <= dualportram0:u_DualPortRam0.wr_dout_re[12]
wout_re[13] <= dualportram0:u_DualPortRam0.wr_dout_re[13]
wout_re[14] <= dualportram0:u_DualPortRam0.wr_dout_re[14]
wout_re[15] <= dualportram0:u_DualPortRam0.wr_dout_re[15]
wout_im[0] <= dualportram0:u_DualPortRam0.wr_dout_im[0]
wout_im[1] <= dualportram0:u_DualPortRam0.wr_dout_im[1]
wout_im[2] <= dualportram0:u_DualPortRam0.wr_dout_im[2]
wout_im[3] <= dualportram0:u_DualPortRam0.wr_dout_im[3]
wout_im[4] <= dualportram0:u_DualPortRam0.wr_dout_im[4]
wout_im[5] <= dualportram0:u_DualPortRam0.wr_dout_im[5]
wout_im[6] <= dualportram0:u_DualPortRam0.wr_dout_im[6]
wout_im[7] <= dualportram0:u_DualPortRam0.wr_dout_im[7]
wout_im[8] <= dualportram0:u_DualPortRam0.wr_dout_im[8]
wout_im[9] <= dualportram0:u_DualPortRam0.wr_dout_im[9]
wout_im[10] <= dualportram0:u_DualPortRam0.wr_dout_im[10]
wout_im[11] <= dualportram0:u_DualPortRam0.wr_dout_im[11]
wout_im[12] <= dualportram0:u_DualPortRam0.wr_dout_im[12]
wout_im[13] <= dualportram0:u_DualPortRam0.wr_dout_im[13]
wout_im[14] <= dualportram0:u_DualPortRam0.wr_dout_im[14]
wout_im[15] <= dualportram0:u_DualPortRam0.wr_dout_im[15]
rout_re[0] <= dualportram0:u_DualPortRam0.rd_dout_re[0]
rout_re[1] <= dualportram0:u_DualPortRam0.rd_dout_re[1]
rout_re[2] <= dualportram0:u_DualPortRam0.rd_dout_re[2]
rout_re[3] <= dualportram0:u_DualPortRam0.rd_dout_re[3]
rout_re[4] <= dualportram0:u_DualPortRam0.rd_dout_re[4]
rout_re[5] <= dualportram0:u_DualPortRam0.rd_dout_re[5]
rout_re[6] <= dualportram0:u_DualPortRam0.rd_dout_re[6]
rout_re[7] <= dualportram0:u_DualPortRam0.rd_dout_re[7]
rout_re[8] <= dualportram0:u_DualPortRam0.rd_dout_re[8]
rout_re[9] <= dualportram0:u_DualPortRam0.rd_dout_re[9]
rout_re[10] <= dualportram0:u_DualPortRam0.rd_dout_re[10]
rout_re[11] <= dualportram0:u_DualPortRam0.rd_dout_re[11]
rout_re[12] <= dualportram0:u_DualPortRam0.rd_dout_re[12]
rout_re[13] <= dualportram0:u_DualPortRam0.rd_dout_re[13]
rout_re[14] <= dualportram0:u_DualPortRam0.rd_dout_re[14]
rout_re[15] <= dualportram0:u_DualPortRam0.rd_dout_re[15]
rout_im[0] <= dualportram0:u_DualPortRam0.rd_dout_im[0]
rout_im[1] <= dualportram0:u_DualPortRam0.rd_dout_im[1]
rout_im[2] <= dualportram0:u_DualPortRam0.rd_dout_im[2]
rout_im[3] <= dualportram0:u_DualPortRam0.rd_dout_im[3]
rout_im[4] <= dualportram0:u_DualPortRam0.rd_dout_im[4]
rout_im[5] <= dualportram0:u_DualPortRam0.rd_dout_im[5]
rout_im[6] <= dualportram0:u_DualPortRam0.rd_dout_im[6]
rout_im[7] <= dualportram0:u_DualPortRam0.rd_dout_im[7]
rout_im[8] <= dualportram0:u_DualPortRam0.rd_dout_im[8]
rout_im[9] <= dualportram0:u_DualPortRam0.rd_dout_im[9]
rout_im[10] <= dualportram0:u_DualPortRam0.rd_dout_im[10]
rout_im[11] <= dualportram0:u_DualPortRam0.rd_dout_im[11]
rout_im[12] <= dualportram0:u_DualPortRam0.rd_dout_im[12]
rout_im[13] <= dualportram0:u_DualPortRam0.rd_dout_im[13]
rout_im[14] <= dualportram0:u_DualPortRam0.rd_dout_im[14]
rout_im[15] <= dualportram0:u_DualPortRam0.rd_dout_im[15]


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b2|DualPortRam0:u_DualPortRam0
clk => ram~35.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_b[8].CLK
clk => dout_b[9].CLK
clk => dout_b[10].CLK
clk => dout_b[11].CLK
clk => dout_b[12].CLK
clk => dout_b[13].CLK
clk => dout_b[14].CLK
clk => dout_b[15].CLK
clk => dout_b[16].CLK
clk => dout_b[17].CLK
clk => dout_b[18].CLK
clk => dout_b[19].CLK
clk => dout_b[20].CLK
clk => dout_b[21].CLK
clk => dout_b[22].CLK
clk => dout_b[23].CLK
clk => dout_b[24].CLK
clk => dout_b[25].CLK
clk => dout_b[26].CLK
clk => dout_b[27].CLK
clk => dout_b[28].CLK
clk => dout_b[29].CLK
clk => dout_b[30].CLK
clk => dout_b[31].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => dout_a[8].CLK
clk => dout_a[9].CLK
clk => dout_a[10].CLK
clk => dout_a[11].CLK
clk => dout_a[12].CLK
clk => dout_a[13].CLK
clk => dout_a[14].CLK
clk => dout_a[15].CLK
clk => dout_a[16].CLK
clk => dout_a[17].CLK
clk => dout_a[18].CLK
clk => dout_a[19].CLK
clk => dout_a[20].CLK
clk => dout_a[21].CLK
clk => dout_a[22].CLK
clk => dout_a[23].CLK
clk => dout_a[24].CLK
clk => dout_a[25].CLK
clk => dout_a[26].CLK
clk => dout_a[27].CLK
clk => dout_a[28].CLK
clk => dout_a[29].CLK
clk => dout_a[30].CLK
clk => dout_a[31].CLK
clk => ram.CLK0
clk_enable => ram.OUTPUTSELECT
clk_enable => dout_b[0].ENA
clk_enable => dout_b[1].ENA
clk_enable => dout_b[2].ENA
clk_enable => dout_b[3].ENA
clk_enable => dout_b[4].ENA
clk_enable => dout_b[5].ENA
clk_enable => dout_b[6].ENA
clk_enable => dout_b[7].ENA
clk_enable => dout_b[8].ENA
clk_enable => dout_b[9].ENA
clk_enable => dout_b[10].ENA
clk_enable => dout_b[11].ENA
clk_enable => dout_b[12].ENA
clk_enable => dout_b[13].ENA
clk_enable => dout_b[14].ENA
clk_enable => dout_b[15].ENA
clk_enable => dout_b[16].ENA
clk_enable => dout_b[17].ENA
clk_enable => dout_b[18].ENA
clk_enable => dout_b[19].ENA
clk_enable => dout_b[20].ENA
clk_enable => dout_b[21].ENA
clk_enable => dout_b[22].ENA
clk_enable => dout_b[23].ENA
clk_enable => dout_b[24].ENA
clk_enable => dout_b[25].ENA
clk_enable => dout_b[26].ENA
clk_enable => dout_b[27].ENA
clk_enable => dout_b[28].ENA
clk_enable => dout_b[29].ENA
clk_enable => dout_b[30].ENA
clk_enable => dout_b[31].ENA
clk_enable => dout_a[0].ENA
clk_enable => dout_a[1].ENA
clk_enable => dout_a[2].ENA
clk_enable => dout_a[3].ENA
clk_enable => dout_a[4].ENA
clk_enable => dout_a[5].ENA
clk_enable => dout_a[6].ENA
clk_enable => dout_a[7].ENA
clk_enable => dout_a[8].ENA
clk_enable => dout_a[9].ENA
clk_enable => dout_a[10].ENA
clk_enable => dout_a[11].ENA
clk_enable => dout_a[12].ENA
clk_enable => dout_a[13].ENA
clk_enable => dout_a[14].ENA
clk_enable => dout_a[15].ENA
clk_enable => dout_a[16].ENA
clk_enable => dout_a[17].ENA
clk_enable => dout_a[18].ENA
clk_enable => dout_a[19].ENA
clk_enable => dout_a[20].ENA
clk_enable => dout_a[21].ENA
clk_enable => dout_a[22].ENA
clk_enable => dout_a[23].ENA
clk_enable => dout_a[24].ENA
clk_enable => dout_a[25].ENA
clk_enable => dout_a[26].ENA
clk_enable => dout_a[27].ENA
clk_enable => dout_a[28].ENA
clk_enable => dout_a[29].ENA
clk_enable => dout_a[30].ENA
clk_enable => dout_a[31].ENA
wr_din_re[0] => dout_a.DATAB
wr_din_re[0] => ram~18.DATAIN
wr_din_re[0] => ram.DATAIN16
wr_din_re[1] => dout_a.DATAB
wr_din_re[1] => ram~17.DATAIN
wr_din_re[1] => ram.DATAIN17
wr_din_re[2] => dout_a.DATAB
wr_din_re[2] => ram~16.DATAIN
wr_din_re[2] => ram.DATAIN18
wr_din_re[3] => dout_a.DATAB
wr_din_re[3] => ram~15.DATAIN
wr_din_re[3] => ram.DATAIN19
wr_din_re[4] => dout_a.DATAB
wr_din_re[4] => ram~14.DATAIN
wr_din_re[4] => ram.DATAIN20
wr_din_re[5] => dout_a.DATAB
wr_din_re[5] => ram~13.DATAIN
wr_din_re[5] => ram.DATAIN21
wr_din_re[6] => dout_a.DATAB
wr_din_re[6] => ram~12.DATAIN
wr_din_re[6] => ram.DATAIN22
wr_din_re[7] => dout_a.DATAB
wr_din_re[7] => ram~11.DATAIN
wr_din_re[7] => ram.DATAIN23
wr_din_re[8] => dout_a.DATAB
wr_din_re[8] => ram~10.DATAIN
wr_din_re[8] => ram.DATAIN24
wr_din_re[9] => dout_a.DATAB
wr_din_re[9] => ram~9.DATAIN
wr_din_re[9] => ram.DATAIN25
wr_din_re[10] => dout_a.DATAB
wr_din_re[10] => ram~8.DATAIN
wr_din_re[10] => ram.DATAIN26
wr_din_re[11] => dout_a.DATAB
wr_din_re[11] => ram~7.DATAIN
wr_din_re[11] => ram.DATAIN27
wr_din_re[12] => dout_a.DATAB
wr_din_re[12] => ram~6.DATAIN
wr_din_re[12] => ram.DATAIN28
wr_din_re[13] => dout_a.DATAB
wr_din_re[13] => ram~5.DATAIN
wr_din_re[13] => ram.DATAIN29
wr_din_re[14] => dout_a.DATAB
wr_din_re[14] => ram~4.DATAIN
wr_din_re[14] => ram.DATAIN30
wr_din_re[15] => dout_a.DATAB
wr_din_re[15] => ram~3.DATAIN
wr_din_re[15] => ram.DATAIN31
wr_din_im[0] => dout_a.DATAB
wr_din_im[0] => ram~34.DATAIN
wr_din_im[0] => ram.DATAIN
wr_din_im[1] => dout_a.DATAB
wr_din_im[1] => ram~33.DATAIN
wr_din_im[1] => ram.DATAIN1
wr_din_im[2] => dout_a.DATAB
wr_din_im[2] => ram~32.DATAIN
wr_din_im[2] => ram.DATAIN2
wr_din_im[3] => dout_a.DATAB
wr_din_im[3] => ram~31.DATAIN
wr_din_im[3] => ram.DATAIN3
wr_din_im[4] => dout_a.DATAB
wr_din_im[4] => ram~30.DATAIN
wr_din_im[4] => ram.DATAIN4
wr_din_im[5] => dout_a.DATAB
wr_din_im[5] => ram~29.DATAIN
wr_din_im[5] => ram.DATAIN5
wr_din_im[6] => dout_a.DATAB
wr_din_im[6] => ram~28.DATAIN
wr_din_im[6] => ram.DATAIN6
wr_din_im[7] => dout_a.DATAB
wr_din_im[7] => ram~27.DATAIN
wr_din_im[7] => ram.DATAIN7
wr_din_im[8] => dout_a.DATAB
wr_din_im[8] => ram~26.DATAIN
wr_din_im[8] => ram.DATAIN8
wr_din_im[9] => dout_a.DATAB
wr_din_im[9] => ram~25.DATAIN
wr_din_im[9] => ram.DATAIN9
wr_din_im[10] => dout_a.DATAB
wr_din_im[10] => ram~24.DATAIN
wr_din_im[10] => ram.DATAIN10
wr_din_im[11] => dout_a.DATAB
wr_din_im[11] => ram~23.DATAIN
wr_din_im[11] => ram.DATAIN11
wr_din_im[12] => dout_a.DATAB
wr_din_im[12] => ram~22.DATAIN
wr_din_im[12] => ram.DATAIN12
wr_din_im[13] => dout_a.DATAB
wr_din_im[13] => ram~21.DATAIN
wr_din_im[13] => ram.DATAIN13
wr_din_im[14] => dout_a.DATAB
wr_din_im[14] => ram~20.DATAIN
wr_din_im[14] => ram.DATAIN14
wr_din_im[15] => dout_a.DATAB
wr_din_im[15] => ram~19.DATAIN
wr_din_im[15] => ram.DATAIN15
wr_addr[0] => ram~2.DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram~1.DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram~0.DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
wr_dout_re[0] <= dout_a[16].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[1] <= dout_a[17].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[2] <= dout_a[18].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[3] <= dout_a[19].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[4] <= dout_a[20].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[5] <= dout_a[21].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[6] <= dout_a[22].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[7] <= dout_a[23].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[8] <= dout_a[24].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[9] <= dout_a[25].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[10] <= dout_a[26].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[11] <= dout_a[27].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[12] <= dout_a[28].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[13] <= dout_a[29].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[14] <= dout_a[30].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[15] <= dout_a[31].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[8] <= dout_a[8].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[9] <= dout_a[9].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[10] <= dout_a[10].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[11] <= dout_a[11].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[12] <= dout_a[12].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[13] <= dout_a[13].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[14] <= dout_a[14].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[15] <= dout_a[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[0] <= dout_b[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[1] <= dout_b[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[2] <= dout_b[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[3] <= dout_b[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[4] <= dout_b[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[5] <= dout_b[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[6] <= dout_b[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[7] <= dout_b[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[8] <= dout_b[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[9] <= dout_b[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[10] <= dout_b[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[11] <= dout_b[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[12] <= dout_b[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[13] <= dout_b[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[14] <= dout_b[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[15] <= dout_b[31].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[8] <= dout_b[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[9] <= dout_b[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[10] <= dout_b[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[11] <= dout_b[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[12] <= dout_b[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[13] <= dout_b[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[14] <= dout_b[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[15] <= dout_b[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b1
clk => dualportram0:u_DualPortRam0.clk
reset => ~NO_FANOUT~
enb => dualportram0:u_DualPortRam0.clk_enable
din_re[0] => dualportram0:u_DualPortRam0.wr_din_re[0]
din_re[1] => dualportram0:u_DualPortRam0.wr_din_re[1]
din_re[2] => dualportram0:u_DualPortRam0.wr_din_re[2]
din_re[3] => dualportram0:u_DualPortRam0.wr_din_re[3]
din_re[4] => dualportram0:u_DualPortRam0.wr_din_re[4]
din_re[5] => dualportram0:u_DualPortRam0.wr_din_re[5]
din_re[6] => dualportram0:u_DualPortRam0.wr_din_re[6]
din_re[7] => dualportram0:u_DualPortRam0.wr_din_re[7]
din_re[8] => dualportram0:u_DualPortRam0.wr_din_re[8]
din_re[9] => dualportram0:u_DualPortRam0.wr_din_re[9]
din_re[10] => dualportram0:u_DualPortRam0.wr_din_re[10]
din_re[11] => dualportram0:u_DualPortRam0.wr_din_re[11]
din_re[12] => dualportram0:u_DualPortRam0.wr_din_re[12]
din_re[13] => dualportram0:u_DualPortRam0.wr_din_re[13]
din_re[14] => dualportram0:u_DualPortRam0.wr_din_re[14]
din_re[15] => dualportram0:u_DualPortRam0.wr_din_re[15]
din_im[0] => dualportram0:u_DualPortRam0.wr_din_im[0]
din_im[1] => dualportram0:u_DualPortRam0.wr_din_im[1]
din_im[2] => dualportram0:u_DualPortRam0.wr_din_im[2]
din_im[3] => dualportram0:u_DualPortRam0.wr_din_im[3]
din_im[4] => dualportram0:u_DualPortRam0.wr_din_im[4]
din_im[5] => dualportram0:u_DualPortRam0.wr_din_im[5]
din_im[6] => dualportram0:u_DualPortRam0.wr_din_im[6]
din_im[7] => dualportram0:u_DualPortRam0.wr_din_im[7]
din_im[8] => dualportram0:u_DualPortRam0.wr_din_im[8]
din_im[9] => dualportram0:u_DualPortRam0.wr_din_im[9]
din_im[10] => dualportram0:u_DualPortRam0.wr_din_im[10]
din_im[11] => dualportram0:u_DualPortRam0.wr_din_im[11]
din_im[12] => dualportram0:u_DualPortRam0.wr_din_im[12]
din_im[13] => dualportram0:u_DualPortRam0.wr_din_im[13]
din_im[14] => dualportram0:u_DualPortRam0.wr_din_im[14]
din_im[15] => dualportram0:u_DualPortRam0.wr_din_im[15]
wraddr[0] => dualportram0:u_DualPortRam0.wr_addr[0]
wraddr[1] => dualportram0:u_DualPortRam0.wr_addr[1]
wraddr[2] => dualportram0:u_DualPortRam0.wr_addr[2]
we => dualportram0:u_DualPortRam0.wr_en
rdaddr[0] => dualportram0:u_DualPortRam0.rd_addr[0]
rdaddr[1] => dualportram0:u_DualPortRam0.rd_addr[1]
rdaddr[2] => dualportram0:u_DualPortRam0.rd_addr[2]
wout_re[0] <= dualportram0:u_DualPortRam0.wr_dout_re[0]
wout_re[1] <= dualportram0:u_DualPortRam0.wr_dout_re[1]
wout_re[2] <= dualportram0:u_DualPortRam0.wr_dout_re[2]
wout_re[3] <= dualportram0:u_DualPortRam0.wr_dout_re[3]
wout_re[4] <= dualportram0:u_DualPortRam0.wr_dout_re[4]
wout_re[5] <= dualportram0:u_DualPortRam0.wr_dout_re[5]
wout_re[6] <= dualportram0:u_DualPortRam0.wr_dout_re[6]
wout_re[7] <= dualportram0:u_DualPortRam0.wr_dout_re[7]
wout_re[8] <= dualportram0:u_DualPortRam0.wr_dout_re[8]
wout_re[9] <= dualportram0:u_DualPortRam0.wr_dout_re[9]
wout_re[10] <= dualportram0:u_DualPortRam0.wr_dout_re[10]
wout_re[11] <= dualportram0:u_DualPortRam0.wr_dout_re[11]
wout_re[12] <= dualportram0:u_DualPortRam0.wr_dout_re[12]
wout_re[13] <= dualportram0:u_DualPortRam0.wr_dout_re[13]
wout_re[14] <= dualportram0:u_DualPortRam0.wr_dout_re[14]
wout_re[15] <= dualportram0:u_DualPortRam0.wr_dout_re[15]
wout_im[0] <= dualportram0:u_DualPortRam0.wr_dout_im[0]
wout_im[1] <= dualportram0:u_DualPortRam0.wr_dout_im[1]
wout_im[2] <= dualportram0:u_DualPortRam0.wr_dout_im[2]
wout_im[3] <= dualportram0:u_DualPortRam0.wr_dout_im[3]
wout_im[4] <= dualportram0:u_DualPortRam0.wr_dout_im[4]
wout_im[5] <= dualportram0:u_DualPortRam0.wr_dout_im[5]
wout_im[6] <= dualportram0:u_DualPortRam0.wr_dout_im[6]
wout_im[7] <= dualportram0:u_DualPortRam0.wr_dout_im[7]
wout_im[8] <= dualportram0:u_DualPortRam0.wr_dout_im[8]
wout_im[9] <= dualportram0:u_DualPortRam0.wr_dout_im[9]
wout_im[10] <= dualportram0:u_DualPortRam0.wr_dout_im[10]
wout_im[11] <= dualportram0:u_DualPortRam0.wr_dout_im[11]
wout_im[12] <= dualportram0:u_DualPortRam0.wr_dout_im[12]
wout_im[13] <= dualportram0:u_DualPortRam0.wr_dout_im[13]
wout_im[14] <= dualportram0:u_DualPortRam0.wr_dout_im[14]
wout_im[15] <= dualportram0:u_DualPortRam0.wr_dout_im[15]
rout_re[0] <= dualportram0:u_DualPortRam0.rd_dout_re[0]
rout_re[1] <= dualportram0:u_DualPortRam0.rd_dout_re[1]
rout_re[2] <= dualportram0:u_DualPortRam0.rd_dout_re[2]
rout_re[3] <= dualportram0:u_DualPortRam0.rd_dout_re[3]
rout_re[4] <= dualportram0:u_DualPortRam0.rd_dout_re[4]
rout_re[5] <= dualportram0:u_DualPortRam0.rd_dout_re[5]
rout_re[6] <= dualportram0:u_DualPortRam0.rd_dout_re[6]
rout_re[7] <= dualportram0:u_DualPortRam0.rd_dout_re[7]
rout_re[8] <= dualportram0:u_DualPortRam0.rd_dout_re[8]
rout_re[9] <= dualportram0:u_DualPortRam0.rd_dout_re[9]
rout_re[10] <= dualportram0:u_DualPortRam0.rd_dout_re[10]
rout_re[11] <= dualportram0:u_DualPortRam0.rd_dout_re[11]
rout_re[12] <= dualportram0:u_DualPortRam0.rd_dout_re[12]
rout_re[13] <= dualportram0:u_DualPortRam0.rd_dout_re[13]
rout_re[14] <= dualportram0:u_DualPortRam0.rd_dout_re[14]
rout_re[15] <= dualportram0:u_DualPortRam0.rd_dout_re[15]
rout_im[0] <= dualportram0:u_DualPortRam0.rd_dout_im[0]
rout_im[1] <= dualportram0:u_DualPortRam0.rd_dout_im[1]
rout_im[2] <= dualportram0:u_DualPortRam0.rd_dout_im[2]
rout_im[3] <= dualportram0:u_DualPortRam0.rd_dout_im[3]
rout_im[4] <= dualportram0:u_DualPortRam0.rd_dout_im[4]
rout_im[5] <= dualportram0:u_DualPortRam0.rd_dout_im[5]
rout_im[6] <= dualportram0:u_DualPortRam0.rd_dout_im[6]
rout_im[7] <= dualportram0:u_DualPortRam0.rd_dout_im[7]
rout_im[8] <= dualportram0:u_DualPortRam0.rd_dout_im[8]
rout_im[9] <= dualportram0:u_DualPortRam0.rd_dout_im[9]
rout_im[10] <= dualportram0:u_DualPortRam0.rd_dout_im[10]
rout_im[11] <= dualportram0:u_DualPortRam0.rd_dout_im[11]
rout_im[12] <= dualportram0:u_DualPortRam0.rd_dout_im[12]
rout_im[13] <= dualportram0:u_DualPortRam0.rd_dout_im[13]
rout_im[14] <= dualportram0:u_DualPortRam0.rd_dout_im[14]
rout_im[15] <= dualportram0:u_DualPortRam0.rd_dout_im[15]


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|DualPortRam:u_DualRam_m1b1|DualPortRam0:u_DualPortRam0
clk => ram~35.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => dout_b[0].CLK
clk => dout_b[1].CLK
clk => dout_b[2].CLK
clk => dout_b[3].CLK
clk => dout_b[4].CLK
clk => dout_b[5].CLK
clk => dout_b[6].CLK
clk => dout_b[7].CLK
clk => dout_b[8].CLK
clk => dout_b[9].CLK
clk => dout_b[10].CLK
clk => dout_b[11].CLK
clk => dout_b[12].CLK
clk => dout_b[13].CLK
clk => dout_b[14].CLK
clk => dout_b[15].CLK
clk => dout_b[16].CLK
clk => dout_b[17].CLK
clk => dout_b[18].CLK
clk => dout_b[19].CLK
clk => dout_b[20].CLK
clk => dout_b[21].CLK
clk => dout_b[22].CLK
clk => dout_b[23].CLK
clk => dout_b[24].CLK
clk => dout_b[25].CLK
clk => dout_b[26].CLK
clk => dout_b[27].CLK
clk => dout_b[28].CLK
clk => dout_b[29].CLK
clk => dout_b[30].CLK
clk => dout_b[31].CLK
clk => dout_a[0].CLK
clk => dout_a[1].CLK
clk => dout_a[2].CLK
clk => dout_a[3].CLK
clk => dout_a[4].CLK
clk => dout_a[5].CLK
clk => dout_a[6].CLK
clk => dout_a[7].CLK
clk => dout_a[8].CLK
clk => dout_a[9].CLK
clk => dout_a[10].CLK
clk => dout_a[11].CLK
clk => dout_a[12].CLK
clk => dout_a[13].CLK
clk => dout_a[14].CLK
clk => dout_a[15].CLK
clk => dout_a[16].CLK
clk => dout_a[17].CLK
clk => dout_a[18].CLK
clk => dout_a[19].CLK
clk => dout_a[20].CLK
clk => dout_a[21].CLK
clk => dout_a[22].CLK
clk => dout_a[23].CLK
clk => dout_a[24].CLK
clk => dout_a[25].CLK
clk => dout_a[26].CLK
clk => dout_a[27].CLK
clk => dout_a[28].CLK
clk => dout_a[29].CLK
clk => dout_a[30].CLK
clk => dout_a[31].CLK
clk => ram.CLK0
clk_enable => ram.OUTPUTSELECT
clk_enable => dout_b[0].ENA
clk_enable => dout_b[1].ENA
clk_enable => dout_b[2].ENA
clk_enable => dout_b[3].ENA
clk_enable => dout_b[4].ENA
clk_enable => dout_b[5].ENA
clk_enable => dout_b[6].ENA
clk_enable => dout_b[7].ENA
clk_enable => dout_b[8].ENA
clk_enable => dout_b[9].ENA
clk_enable => dout_b[10].ENA
clk_enable => dout_b[11].ENA
clk_enable => dout_b[12].ENA
clk_enable => dout_b[13].ENA
clk_enable => dout_b[14].ENA
clk_enable => dout_b[15].ENA
clk_enable => dout_b[16].ENA
clk_enable => dout_b[17].ENA
clk_enable => dout_b[18].ENA
clk_enable => dout_b[19].ENA
clk_enable => dout_b[20].ENA
clk_enable => dout_b[21].ENA
clk_enable => dout_b[22].ENA
clk_enable => dout_b[23].ENA
clk_enable => dout_b[24].ENA
clk_enable => dout_b[25].ENA
clk_enable => dout_b[26].ENA
clk_enable => dout_b[27].ENA
clk_enable => dout_b[28].ENA
clk_enable => dout_b[29].ENA
clk_enable => dout_b[30].ENA
clk_enable => dout_b[31].ENA
clk_enable => dout_a[0].ENA
clk_enable => dout_a[1].ENA
clk_enable => dout_a[2].ENA
clk_enable => dout_a[3].ENA
clk_enable => dout_a[4].ENA
clk_enable => dout_a[5].ENA
clk_enable => dout_a[6].ENA
clk_enable => dout_a[7].ENA
clk_enable => dout_a[8].ENA
clk_enable => dout_a[9].ENA
clk_enable => dout_a[10].ENA
clk_enable => dout_a[11].ENA
clk_enable => dout_a[12].ENA
clk_enable => dout_a[13].ENA
clk_enable => dout_a[14].ENA
clk_enable => dout_a[15].ENA
clk_enable => dout_a[16].ENA
clk_enable => dout_a[17].ENA
clk_enable => dout_a[18].ENA
clk_enable => dout_a[19].ENA
clk_enable => dout_a[20].ENA
clk_enable => dout_a[21].ENA
clk_enable => dout_a[22].ENA
clk_enable => dout_a[23].ENA
clk_enable => dout_a[24].ENA
clk_enable => dout_a[25].ENA
clk_enable => dout_a[26].ENA
clk_enable => dout_a[27].ENA
clk_enable => dout_a[28].ENA
clk_enable => dout_a[29].ENA
clk_enable => dout_a[30].ENA
clk_enable => dout_a[31].ENA
wr_din_re[0] => dout_a.DATAB
wr_din_re[0] => ram~18.DATAIN
wr_din_re[0] => ram.DATAIN16
wr_din_re[1] => dout_a.DATAB
wr_din_re[1] => ram~17.DATAIN
wr_din_re[1] => ram.DATAIN17
wr_din_re[2] => dout_a.DATAB
wr_din_re[2] => ram~16.DATAIN
wr_din_re[2] => ram.DATAIN18
wr_din_re[3] => dout_a.DATAB
wr_din_re[3] => ram~15.DATAIN
wr_din_re[3] => ram.DATAIN19
wr_din_re[4] => dout_a.DATAB
wr_din_re[4] => ram~14.DATAIN
wr_din_re[4] => ram.DATAIN20
wr_din_re[5] => dout_a.DATAB
wr_din_re[5] => ram~13.DATAIN
wr_din_re[5] => ram.DATAIN21
wr_din_re[6] => dout_a.DATAB
wr_din_re[6] => ram~12.DATAIN
wr_din_re[6] => ram.DATAIN22
wr_din_re[7] => dout_a.DATAB
wr_din_re[7] => ram~11.DATAIN
wr_din_re[7] => ram.DATAIN23
wr_din_re[8] => dout_a.DATAB
wr_din_re[8] => ram~10.DATAIN
wr_din_re[8] => ram.DATAIN24
wr_din_re[9] => dout_a.DATAB
wr_din_re[9] => ram~9.DATAIN
wr_din_re[9] => ram.DATAIN25
wr_din_re[10] => dout_a.DATAB
wr_din_re[10] => ram~8.DATAIN
wr_din_re[10] => ram.DATAIN26
wr_din_re[11] => dout_a.DATAB
wr_din_re[11] => ram~7.DATAIN
wr_din_re[11] => ram.DATAIN27
wr_din_re[12] => dout_a.DATAB
wr_din_re[12] => ram~6.DATAIN
wr_din_re[12] => ram.DATAIN28
wr_din_re[13] => dout_a.DATAB
wr_din_re[13] => ram~5.DATAIN
wr_din_re[13] => ram.DATAIN29
wr_din_re[14] => dout_a.DATAB
wr_din_re[14] => ram~4.DATAIN
wr_din_re[14] => ram.DATAIN30
wr_din_re[15] => dout_a.DATAB
wr_din_re[15] => ram~3.DATAIN
wr_din_re[15] => ram.DATAIN31
wr_din_im[0] => dout_a.DATAB
wr_din_im[0] => ram~34.DATAIN
wr_din_im[0] => ram.DATAIN
wr_din_im[1] => dout_a.DATAB
wr_din_im[1] => ram~33.DATAIN
wr_din_im[1] => ram.DATAIN1
wr_din_im[2] => dout_a.DATAB
wr_din_im[2] => ram~32.DATAIN
wr_din_im[2] => ram.DATAIN2
wr_din_im[3] => dout_a.DATAB
wr_din_im[3] => ram~31.DATAIN
wr_din_im[3] => ram.DATAIN3
wr_din_im[4] => dout_a.DATAB
wr_din_im[4] => ram~30.DATAIN
wr_din_im[4] => ram.DATAIN4
wr_din_im[5] => dout_a.DATAB
wr_din_im[5] => ram~29.DATAIN
wr_din_im[5] => ram.DATAIN5
wr_din_im[6] => dout_a.DATAB
wr_din_im[6] => ram~28.DATAIN
wr_din_im[6] => ram.DATAIN6
wr_din_im[7] => dout_a.DATAB
wr_din_im[7] => ram~27.DATAIN
wr_din_im[7] => ram.DATAIN7
wr_din_im[8] => dout_a.DATAB
wr_din_im[8] => ram~26.DATAIN
wr_din_im[8] => ram.DATAIN8
wr_din_im[9] => dout_a.DATAB
wr_din_im[9] => ram~25.DATAIN
wr_din_im[9] => ram.DATAIN9
wr_din_im[10] => dout_a.DATAB
wr_din_im[10] => ram~24.DATAIN
wr_din_im[10] => ram.DATAIN10
wr_din_im[11] => dout_a.DATAB
wr_din_im[11] => ram~23.DATAIN
wr_din_im[11] => ram.DATAIN11
wr_din_im[12] => dout_a.DATAB
wr_din_im[12] => ram~22.DATAIN
wr_din_im[12] => ram.DATAIN12
wr_din_im[13] => dout_a.DATAB
wr_din_im[13] => ram~21.DATAIN
wr_din_im[13] => ram.DATAIN13
wr_din_im[14] => dout_a.DATAB
wr_din_im[14] => ram~20.DATAIN
wr_din_im[14] => ram.DATAIN14
wr_din_im[15] => dout_a.DATAB
wr_din_im[15] => ram~19.DATAIN
wr_din_im[15] => ram.DATAIN15
wr_addr[0] => ram~2.DATAIN
wr_addr[0] => ram.WADDR
wr_addr[0] => ram.RADDR
wr_addr[1] => ram~1.DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[1] => ram.RADDR1
wr_addr[2] => ram~0.DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[2] => ram.RADDR2
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => dout_a.OUTPUTSELECT
wr_en => ram.DATAB
rd_addr[0] => ram.PORTBRADDR
rd_addr[1] => ram.PORTBRADDR1
rd_addr[2] => ram.PORTBRADDR2
wr_dout_re[0] <= dout_a[16].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[1] <= dout_a[17].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[2] <= dout_a[18].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[3] <= dout_a[19].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[4] <= dout_a[20].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[5] <= dout_a[21].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[6] <= dout_a[22].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[7] <= dout_a[23].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[8] <= dout_a[24].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[9] <= dout_a[25].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[10] <= dout_a[26].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[11] <= dout_a[27].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[12] <= dout_a[28].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[13] <= dout_a[29].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[14] <= dout_a[30].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_re[15] <= dout_a[31].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[0] <= dout_a[0].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[1] <= dout_a[1].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[2] <= dout_a[2].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[3] <= dout_a[3].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[4] <= dout_a[4].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[5] <= dout_a[5].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[6] <= dout_a[6].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[7] <= dout_a[7].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[8] <= dout_a[8].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[9] <= dout_a[9].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[10] <= dout_a[10].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[11] <= dout_a[11].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[12] <= dout_a[12].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[13] <= dout_a[13].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[14] <= dout_a[14].DB_MAX_OUTPUT_PORT_TYPE
wr_dout_im[15] <= dout_a[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[0] <= dout_b[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[1] <= dout_b[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[2] <= dout_b[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[3] <= dout_b[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[4] <= dout_b[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[5] <= dout_b[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[6] <= dout_b[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[7] <= dout_b[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[8] <= dout_b[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[9] <= dout_b[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[10] <= dout_b[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[11] <= dout_b[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[12] <= dout_b[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[13] <= dout_b[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[14] <= dout_b[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_re[15] <= dout_b[31].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[0] <= dout_b[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[1] <= dout_b[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[2] <= dout_b[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[3] <= dout_b[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[4] <= dout_b[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[5] <= dout_b[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[6] <= dout_b[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[7] <= dout_b[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[8] <= dout_b[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[9] <= dout_b[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[10] <= dout_b[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[11] <= dout_b[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[12] <= dout_b[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[13] <= dout_b[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[14] <= dout_b[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dout_im[15] <= dout_b[15].DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|FFTLogic:u_FFTLogic0
clk => fftregout_im[0].CLK
clk => fftregout_im[1].CLK
clk => fftregout_im[2].CLK
clk => fftregout_im[3].CLK
clk => fftregout_im[4].CLK
clk => fftregout_im[5].CLK
clk => fftregout_im[6].CLK
clk => fftregout_im[7].CLK
clk => fftregout_im[8].CLK
clk => fftregout_im[9].CLK
clk => fftregout_im[10].CLK
clk => fftregout_im[11].CLK
clk => fftregout_im[12].CLK
clk => fftregout_im[13].CLK
clk => fftregout_im[14].CLK
clk => fftregout_im[15].CLK
clk => fftregout_re[0].CLK
clk => fftregout_re[1].CLK
clk => fftregout_re[2].CLK
clk => fftregout_re[3].CLK
clk => fftregout_re[4].CLK
clk => fftregout_re[5].CLK
clk => fftregout_re[6].CLK
clk => fftregout_re[7].CLK
clk => fftregout_re[8].CLK
clk => fftregout_re[9].CLK
clk => fftregout_re[10].CLK
clk => fftregout_re[11].CLK
clk => fftregout_re[12].CLK
clk => fftregout_re[13].CLK
clk => fftregout_re[14].CLK
clk => fftregout_re[15].CLK
clk => bfin1_im_tmp[0].CLK
clk => bfin1_im_tmp[1].CLK
clk => bfin1_im_tmp[2].CLK
clk => bfin1_im_tmp[3].CLK
clk => bfin1_im_tmp[4].CLK
clk => bfin1_im_tmp[5].CLK
clk => bfin1_im_tmp[6].CLK
clk => bfin1_im_tmp[7].CLK
clk => bfin1_im_tmp[8].CLK
clk => bfin1_im_tmp[9].CLK
clk => bfin1_im_tmp[10].CLK
clk => bfin1_im_tmp[11].CLK
clk => bfin1_im_tmp[12].CLK
clk => bfin1_im_tmp[13].CLK
clk => bfin1_im_tmp[14].CLK
clk => bfin1_im_tmp[15].CLK
clk => bfin1_re_tmp[0].CLK
clk => bfin1_re_tmp[1].CLK
clk => bfin1_re_tmp[2].CLK
clk => bfin1_re_tmp[3].CLK
clk => bfin1_re_tmp[4].CLK
clk => bfin1_re_tmp[5].CLK
clk => bfin1_re_tmp[6].CLK
clk => bfin1_re_tmp[7].CLK
clk => bfin1_re_tmp[8].CLK
clk => bfin1_re_tmp[9].CLK
clk => bfin1_re_tmp[10].CLK
clk => bfin1_re_tmp[11].CLK
clk => bfin1_re_tmp[12].CLK
clk => bfin1_re_tmp[13].CLK
clk => bfin1_re_tmp[14].CLK
clk => bfin1_re_tmp[15].CLK
clk => bfin2sel~reg0.CLK
clk => dmultin_im_tmp[0].CLK
clk => dmultin_im_tmp[1].CLK
clk => dmultin_im_tmp[2].CLK
clk => dmultin_im_tmp[3].CLK
clk => dmultin_im_tmp[4].CLK
clk => dmultin_im_tmp[5].CLK
clk => dmultin_im_tmp[6].CLK
clk => dmultin_im_tmp[7].CLK
clk => dmultin_im_tmp[8].CLK
clk => dmultin_im_tmp[9].CLK
clk => dmultin_im_tmp[10].CLK
clk => dmultin_im_tmp[11].CLK
clk => dmultin_im_tmp[12].CLK
clk => dmultin_im_tmp[13].CLK
clk => dmultin_im_tmp[14].CLK
clk => dmultin_im_tmp[15].CLK
clk => dmultin_re_tmp[0].CLK
clk => dmultin_re_tmp[1].CLK
clk => dmultin_re_tmp[2].CLK
clk => dmultin_re_tmp[3].CLK
clk => dmultin_re_tmp[4].CLK
clk => dmultin_re_tmp[5].CLK
clk => dmultin_re_tmp[6].CLK
clk => dmultin_re_tmp[7].CLK
clk => dmultin_re_tmp[8].CLK
clk => dmultin_re_tmp[9].CLK
clk => dmultin_re_tmp[10].CLK
clk => dmultin_re_tmp[11].CLK
clk => dmultin_re_tmp[12].CLK
clk => dmultin_re_tmp[13].CLK
clk => dmultin_re_tmp[14].CLK
clk => dmultin_re_tmp[15].CLK
clk => dbank[0].CLK
clk => dbank[1].CLK
clk => dtwindex[0].CLK
clk => dtwindex[1].CLK
clk => dtwindex[2].CLK
clk => dtwindex[3].CLK
clk => dbasestep[0].CLK
clk => dbasestep[1].CLK
clk => dbasestep[2].CLK
clk => dbasestep[3].CLK
clk => dM4[0].CLK
clk => dM4[1].CLK
clk => dM4[2].CLK
clk => int_delay_pipe_1[2][0].CLK
clk => int_delay_pipe_1[2][1].CLK
clk => int_delay_pipe_1[2][2].CLK
clk => int_delay_pipe_1[2][3].CLK
clk => int_delay_pipe_1[1][0].CLK
clk => int_delay_pipe_1[1][1].CLK
clk => int_delay_pipe_1[1][2].CLK
clk => int_delay_pipe_1[1][3].CLK
clk => int_delay_pipe_1[0][0].CLK
clk => int_delay_pipe_1[0][1].CLK
clk => int_delay_pipe_1[0][2].CLK
clk => int_delay_pipe_1[0][3].CLK
clk => int_delay_pipe[2][0].CLK
clk => int_delay_pipe[2][1].CLK
clk => int_delay_pipe[2][2].CLK
clk => int_delay_pipe[2][3].CLK
clk => int_delay_pipe[1][0].CLK
clk => int_delay_pipe[1][1].CLK
clk => int_delay_pipe[1][2].CLK
clk => int_delay_pipe[1][3].CLK
clk => int_delay_pipe[0][0].CLK
clk => int_delay_pipe[0][1].CLK
clk => int_delay_pipe[0][2].CLK
clk => int_delay_pipe[0][3].CLK
clk => stagechange.CLK
clk => stagechange_ahead.CLK
clk => stage[0].CLK
clk => stage[1].CLK
clk => stage[2].CLK
clk => stage[3].CLK
clk => dsgaccu[0].CLK
clk => dsgaccu[1].CLK
clk => dsgaccu[2].CLK
clk => dsgaccu[3].CLK
clk => dcnt[0].CLK
clk => dcnt[1].CLK
clk => dcnt[2].CLK
clk => dcnt[3].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => dready_upd.CLK
clk => dtriggle.CLK
clk => dvalid~reg0.CLK
clk => dsclock_next[0].CLK
clk => dsclock_next[1].CLK
clk => dsclock_next[2].CLK
clk => dsclock_next[3].CLK
clk => dsclock_next[4].CLK
clk => dsclock_next[5].CLK
clk => dsclock_next[6].CLK
reset => fftregout_im[0].ACLR
reset => fftregout_im[1].ACLR
reset => fftregout_im[2].ACLR
reset => fftregout_im[3].ACLR
reset => fftregout_im[4].ACLR
reset => fftregout_im[5].ACLR
reset => fftregout_im[6].ACLR
reset => fftregout_im[7].ACLR
reset => fftregout_im[8].ACLR
reset => fftregout_im[9].ACLR
reset => fftregout_im[10].ACLR
reset => fftregout_im[11].ACLR
reset => fftregout_im[12].ACLR
reset => fftregout_im[13].ACLR
reset => fftregout_im[14].ACLR
reset => fftregout_im[15].ACLR
reset => fftregout_re[0].ACLR
reset => fftregout_re[1].ACLR
reset => fftregout_re[2].ACLR
reset => fftregout_re[3].ACLR
reset => fftregout_re[4].ACLR
reset => fftregout_re[5].ACLR
reset => fftregout_re[6].ACLR
reset => fftregout_re[7].ACLR
reset => fftregout_re[8].ACLR
reset => fftregout_re[9].ACLR
reset => fftregout_re[10].ACLR
reset => fftregout_re[11].ACLR
reset => fftregout_re[12].ACLR
reset => fftregout_re[13].ACLR
reset => fftregout_re[14].ACLR
reset => fftregout_re[15].ACLR
reset => bfin1_im_tmp[0].ACLR
reset => bfin1_im_tmp[1].ACLR
reset => bfin1_im_tmp[2].ACLR
reset => bfin1_im_tmp[3].ACLR
reset => bfin1_im_tmp[4].ACLR
reset => bfin1_im_tmp[5].ACLR
reset => bfin1_im_tmp[6].ACLR
reset => bfin1_im_tmp[7].ACLR
reset => bfin1_im_tmp[8].ACLR
reset => bfin1_im_tmp[9].ACLR
reset => bfin1_im_tmp[10].ACLR
reset => bfin1_im_tmp[11].ACLR
reset => bfin1_im_tmp[12].ACLR
reset => bfin1_im_tmp[13].ACLR
reset => bfin1_im_tmp[14].ACLR
reset => bfin1_im_tmp[15].ACLR
reset => bfin1_re_tmp[0].ACLR
reset => bfin1_re_tmp[1].ACLR
reset => bfin1_re_tmp[2].ACLR
reset => bfin1_re_tmp[3].ACLR
reset => bfin1_re_tmp[4].ACLR
reset => bfin1_re_tmp[5].ACLR
reset => bfin1_re_tmp[6].ACLR
reset => bfin1_re_tmp[7].ACLR
reset => bfin1_re_tmp[8].ACLR
reset => bfin1_re_tmp[9].ACLR
reset => bfin1_re_tmp[10].ACLR
reset => bfin1_re_tmp[11].ACLR
reset => bfin1_re_tmp[12].ACLR
reset => bfin1_re_tmp[13].ACLR
reset => bfin1_re_tmp[14].ACLR
reset => bfin1_re_tmp[15].ACLR
reset => bfin2sel~reg0.ACLR
reset => dmultin_im_tmp[0].ACLR
reset => dmultin_im_tmp[1].ACLR
reset => dmultin_im_tmp[2].ACLR
reset => dmultin_im_tmp[3].ACLR
reset => dmultin_im_tmp[4].ACLR
reset => dmultin_im_tmp[5].ACLR
reset => dmultin_im_tmp[6].ACLR
reset => dmultin_im_tmp[7].ACLR
reset => dmultin_im_tmp[8].ACLR
reset => dmultin_im_tmp[9].ACLR
reset => dmultin_im_tmp[10].ACLR
reset => dmultin_im_tmp[11].ACLR
reset => dmultin_im_tmp[12].ACLR
reset => dmultin_im_tmp[13].ACLR
reset => dmultin_im_tmp[14].ACLR
reset => dmultin_im_tmp[15].ACLR
reset => dmultin_re_tmp[0].ACLR
reset => dmultin_re_tmp[1].ACLR
reset => dmultin_re_tmp[2].ACLR
reset => dmultin_re_tmp[3].ACLR
reset => dmultin_re_tmp[4].ACLR
reset => dmultin_re_tmp[5].ACLR
reset => dmultin_re_tmp[6].ACLR
reset => dmultin_re_tmp[7].ACLR
reset => dmultin_re_tmp[8].ACLR
reset => dmultin_re_tmp[9].ACLR
reset => dmultin_re_tmp[10].ACLR
reset => dmultin_re_tmp[11].ACLR
reset => dmultin_re_tmp[12].ACLR
reset => dmultin_re_tmp[13].ACLR
reset => dmultin_re_tmp[14].ACLR
reset => dmultin_re_tmp[15].ACLR
reset => dbank[0].ACLR
reset => dbank[1].ACLR
reset => dtwindex[0].ACLR
reset => dtwindex[1].ACLR
reset => dtwindex[2].ACLR
reset => dtwindex[3].ACLR
reset => dbasestep[0].ACLR
reset => dbasestep[1].ACLR
reset => dbasestep[2].ACLR
reset => dbasestep[3].ACLR
reset => dM4[0].ACLR
reset => dM4[1].ACLR
reset => dM4[2].ACLR
reset => int_delay_pipe_1[2][0].ACLR
reset => int_delay_pipe_1[2][1].ACLR
reset => int_delay_pipe_1[2][2].ACLR
reset => int_delay_pipe_1[2][3].ACLR
reset => int_delay_pipe_1[1][0].ACLR
reset => int_delay_pipe_1[1][1].ACLR
reset => int_delay_pipe_1[1][2].ACLR
reset => int_delay_pipe_1[1][3].ACLR
reset => int_delay_pipe_1[0][0].ACLR
reset => int_delay_pipe_1[0][1].ACLR
reset => int_delay_pipe_1[0][2].ACLR
reset => int_delay_pipe_1[0][3].ACLR
reset => int_delay_pipe[2][0].ACLR
reset => int_delay_pipe[2][1].ACLR
reset => int_delay_pipe[2][2].ACLR
reset => int_delay_pipe[2][3].ACLR
reset => int_delay_pipe[1][0].ACLR
reset => int_delay_pipe[1][1].ACLR
reset => int_delay_pipe[1][2].ACLR
reset => int_delay_pipe[1][3].ACLR
reset => int_delay_pipe[0][0].ACLR
reset => int_delay_pipe[0][1].ACLR
reset => int_delay_pipe[0][2].ACLR
reset => int_delay_pipe[0][3].ACLR
reset => stagechange.ACLR
reset => stagechange_ahead.ACLR
reset => stage[0].ACLR
reset => stage[1].ACLR
reset => stage[2].ACLR
reset => stage[3].ACLR
reset => dsgaccu[0].ACLR
reset => dsgaccu[1].ACLR
reset => dsgaccu[2].ACLR
reset => dsgaccu[3].ACLR
reset => dcnt[0].ACLR
reset => dcnt[1].ACLR
reset => dcnt[2].ACLR
reset => dcnt[3].ACLR
reset => cnt[0].ACLR
reset => cnt[1].ACLR
reset => cnt[2].ACLR
reset => cnt[3].ACLR
reset => dready_upd.ACLR
reset => dtriggle.ACLR
reset => dvalid~reg0.ACLR
reset => dsclock_next[0].ACLR
reset => dsclock_next[1].ACLR
reset => dsclock_next[2].ACLR
reset => dsclock_next[3].ACLR
reset => dsclock_next[4].ACLR
reset => dsclock_next[5].ACLR
reset => dsclock_next[6].ACLR
enb => temp_process1_UnitDelayEnable_Sclock.IN1
enb => dvalid~reg0.ENA
enb => dtriggle.ENA
enb => dready_upd.ENA
enb => cnt[3].ENA
enb => cnt[2].ENA
enb => cnt[1].ENA
enb => cnt[0].ENA
enb => dcnt[3].ENA
enb => dcnt[2].ENA
enb => dcnt[1].ENA
enb => dcnt[0].ENA
enb => dsgaccu[3].ENA
enb => dsgaccu[2].ENA
enb => dsgaccu[1].ENA
enb => dsgaccu[0].ENA
enb => stage[3].ENA
enb => stage[2].ENA
enb => stage[1].ENA
enb => stage[0].ENA
enb => stagechange_ahead.ENA
enb => stagechange.ENA
enb => int_delay_pipe[0][3].ENA
enb => int_delay_pipe[0][2].ENA
enb => int_delay_pipe[0][1].ENA
enb => int_delay_pipe[0][0].ENA
enb => int_delay_pipe[1][3].ENA
enb => int_delay_pipe[1][2].ENA
enb => int_delay_pipe[1][1].ENA
enb => int_delay_pipe[1][0].ENA
enb => int_delay_pipe[2][3].ENA
enb => int_delay_pipe[2][2].ENA
enb => int_delay_pipe[2][1].ENA
enb => int_delay_pipe[2][0].ENA
enb => int_delay_pipe_1[0][3].ENA
enb => int_delay_pipe_1[0][2].ENA
enb => int_delay_pipe_1[0][1].ENA
enb => int_delay_pipe_1[0][0].ENA
enb => int_delay_pipe_1[1][3].ENA
enb => int_delay_pipe_1[1][2].ENA
enb => int_delay_pipe_1[1][1].ENA
enb => int_delay_pipe_1[1][0].ENA
enb => int_delay_pipe_1[2][3].ENA
enb => int_delay_pipe_1[2][2].ENA
enb => int_delay_pipe_1[2][1].ENA
enb => int_delay_pipe_1[2][0].ENA
enb => dM4[2].ENA
enb => dM4[1].ENA
enb => dM4[0].ENA
enb => dbasestep[3].ENA
enb => dbasestep[2].ENA
enb => dbasestep[1].ENA
enb => dbasestep[0].ENA
enb => dtwindex[3].ENA
enb => dtwindex[2].ENA
enb => dtwindex[1].ENA
enb => dtwindex[0].ENA
enb => dbank[1].ENA
enb => dbank[0].ENA
enb => dmultin_re_tmp[15].ENA
enb => dmultin_re_tmp[14].ENA
enb => dmultin_re_tmp[13].ENA
enb => dmultin_re_tmp[12].ENA
enb => dmultin_re_tmp[11].ENA
enb => dmultin_re_tmp[10].ENA
enb => dmultin_re_tmp[9].ENA
enb => dmultin_re_tmp[8].ENA
enb => dmultin_re_tmp[7].ENA
enb => dmultin_re_tmp[6].ENA
enb => dmultin_re_tmp[5].ENA
enb => dmultin_re_tmp[4].ENA
enb => dmultin_re_tmp[3].ENA
enb => dmultin_re_tmp[2].ENA
enb => dmultin_re_tmp[1].ENA
enb => dmultin_re_tmp[0].ENA
enb => dmultin_im_tmp[15].ENA
enb => dmultin_im_tmp[14].ENA
enb => dmultin_im_tmp[13].ENA
enb => dmultin_im_tmp[12].ENA
enb => dmultin_im_tmp[11].ENA
enb => dmultin_im_tmp[10].ENA
enb => dmultin_im_tmp[9].ENA
enb => dmultin_im_tmp[8].ENA
enb => dmultin_im_tmp[7].ENA
enb => dmultin_im_tmp[6].ENA
enb => dmultin_im_tmp[5].ENA
enb => dmultin_im_tmp[4].ENA
enb => dmultin_im_tmp[3].ENA
enb => dmultin_im_tmp[2].ENA
enb => dmultin_im_tmp[1].ENA
enb => dmultin_im_tmp[0].ENA
enb => fftregout_im[0].ENA
enb => bfin2sel~reg0.ENA
enb => bfin1_re_tmp[15].ENA
enb => bfin1_re_tmp[14].ENA
enb => bfin1_re_tmp[13].ENA
enb => bfin1_re_tmp[12].ENA
enb => bfin1_re_tmp[11].ENA
enb => bfin1_re_tmp[10].ENA
enb => bfin1_re_tmp[9].ENA
enb => bfin1_re_tmp[8].ENA
enb => bfin1_re_tmp[7].ENA
enb => bfin1_re_tmp[6].ENA
enb => bfin1_re_tmp[5].ENA
enb => bfin1_re_tmp[4].ENA
enb => bfin1_re_tmp[3].ENA
enb => bfin1_re_tmp[2].ENA
enb => bfin1_re_tmp[1].ENA
enb => bfin1_re_tmp[0].ENA
enb => bfin1_im_tmp[15].ENA
enb => bfin1_im_tmp[14].ENA
enb => bfin1_im_tmp[13].ENA
enb => bfin1_im_tmp[12].ENA
enb => bfin1_im_tmp[11].ENA
enb => bfin1_im_tmp[10].ENA
enb => bfin1_im_tmp[9].ENA
enb => bfin1_im_tmp[8].ENA
enb => bfin1_im_tmp[7].ENA
enb => bfin1_im_tmp[6].ENA
enb => bfin1_im_tmp[5].ENA
enb => bfin1_im_tmp[4].ENA
enb => bfin1_im_tmp[3].ENA
enb => bfin1_im_tmp[2].ENA
enb => bfin1_im_tmp[1].ENA
enb => bfin1_im_tmp[0].ENA
enb => fftregout_re[15].ENA
enb => fftregout_re[14].ENA
enb => fftregout_re[13].ENA
enb => fftregout_re[12].ENA
enb => fftregout_re[11].ENA
enb => fftregout_re[10].ENA
enb => fftregout_re[9].ENA
enb => fftregout_re[8].ENA
enb => fftregout_re[7].ENA
enb => fftregout_re[6].ENA
enb => fftregout_re[5].ENA
enb => fftregout_re[4].ENA
enb => fftregout_re[3].ENA
enb => fftregout_re[2].ENA
enb => fftregout_re[1].ENA
enb => fftregout_re[0].ENA
enb => fftregout_im[15].ENA
enb => fftregout_im[14].ENA
enb => fftregout_im[13].ENA
enb => fftregout_im[12].ENA
enb => fftregout_im[11].ENA
enb => fftregout_im[10].ENA
enb => fftregout_im[9].ENA
enb => fftregout_im[8].ENA
enb => fftregout_im[7].ENA
enb => fftregout_im[6].ENA
enb => fftregout_im[5].ENA
enb => fftregout_im[4].ENA
enb => fftregout_im[3].ENA
enb => fftregout_im[2].ENA
enb => fftregout_im[1].ENA
din_re[0] => wdatab1_re_tmp.DATAA
din_re[0] => wdatab2_re_tmp.DATAA
din_re[1] => wdatab1_re_tmp.DATAA
din_re[1] => wdatab2_re_tmp.DATAA
din_re[2] => wdatab1_re_tmp.DATAA
din_re[2] => wdatab2_re_tmp.DATAA
din_re[3] => wdatab1_re_tmp.DATAA
din_re[3] => wdatab2_re_tmp.DATAA
din_re[4] => wdatab1_re_tmp.DATAA
din_re[4] => wdatab2_re_tmp.DATAA
din_re[5] => wdatab1_re_tmp.DATAA
din_re[5] => wdatab2_re_tmp.DATAA
din_re[6] => wdatab1_re_tmp.DATAA
din_re[6] => wdatab2_re_tmp.DATAA
din_re[7] => wdatab1_re_tmp.DATAA
din_re[7] => wdatab2_re_tmp.DATAA
din_re[8] => wdatab1_re_tmp.DATAA
din_re[8] => wdatab2_re_tmp.DATAA
din_re[9] => wdatab1_re_tmp.DATAA
din_re[9] => wdatab2_re_tmp.DATAA
din_re[10] => wdatab1_re_tmp.DATAA
din_re[10] => wdatab2_re_tmp.DATAA
din_re[11] => wdatab1_re_tmp.DATAA
din_re[11] => wdatab2_re_tmp.DATAA
din_re[12] => wdatab1_re_tmp.DATAA
din_re[12] => wdatab2_re_tmp.DATAA
din_re[13] => wdatab1_re_tmp.DATAA
din_re[13] => wdatab2_re_tmp.DATAA
din_re[14] => wdatab1_re_tmp.DATAA
din_re[14] => wdatab2_re_tmp.DATAA
din_re[15] => wdatab1_re_tmp.DATAA
din_re[15] => wdatab2_re_tmp.DATAA
din_im[0] => wdatab1_im_tmp.DATAA
din_im[0] => wdatab2_im_tmp.DATAA
din_im[1] => wdatab1_im_tmp.DATAA
din_im[1] => wdatab2_im_tmp.DATAA
din_im[2] => wdatab1_im_tmp.DATAA
din_im[2] => wdatab2_im_tmp.DATAA
din_im[3] => wdatab1_im_tmp.DATAA
din_im[3] => wdatab2_im_tmp.DATAA
din_im[4] => wdatab1_im_tmp.DATAA
din_im[4] => wdatab2_im_tmp.DATAA
din_im[5] => wdatab1_im_tmp.DATAA
din_im[5] => wdatab2_im_tmp.DATAA
din_im[6] => wdatab1_im_tmp.DATAA
din_im[6] => wdatab2_im_tmp.DATAA
din_im[7] => wdatab1_im_tmp.DATAA
din_im[7] => wdatab2_im_tmp.DATAA
din_im[8] => wdatab1_im_tmp.DATAA
din_im[8] => wdatab2_im_tmp.DATAA
din_im[9] => wdatab1_im_tmp.DATAA
din_im[9] => wdatab2_im_tmp.DATAA
din_im[10] => wdatab1_im_tmp.DATAA
din_im[10] => wdatab2_im_tmp.DATAA
din_im[11] => wdatab1_im_tmp.DATAA
din_im[11] => wdatab2_im_tmp.DATAA
din_im[12] => wdatab1_im_tmp.DATAA
din_im[12] => wdatab2_im_tmp.DATAA
din_im[13] => wdatab1_im_tmp.DATAA
din_im[13] => wdatab2_im_tmp.DATAA
din_im[14] => wdatab1_im_tmp.DATAA
din_im[14] => wdatab2_im_tmp.DATAA
din_im[15] => wdatab1_im_tmp.DATAA
din_im[15] => wdatab2_im_tmp.DATAA
wout_m1b1_re[0] => multin_re_1.DATAB
wout_m1b1_re[1] => multin_re_1.DATAB
wout_m1b1_re[2] => multin_re_1.DATAB
wout_m1b1_re[3] => multin_re_1.DATAB
wout_m1b1_re[4] => multin_re_1.DATAB
wout_m1b1_re[5] => multin_re_1.DATAB
wout_m1b1_re[6] => multin_re_1.DATAB
wout_m1b1_re[7] => multin_re_1.DATAB
wout_m1b1_re[8] => multin_re_1.DATAB
wout_m1b1_re[9] => multin_re_1.DATAB
wout_m1b1_re[10] => multin_re_1.DATAB
wout_m1b1_re[11] => multin_re_1.DATAB
wout_m1b1_re[12] => multin_re_1.DATAB
wout_m1b1_re[13] => multin_re_1.DATAB
wout_m1b1_re[14] => multin_re_1.DATAB
wout_m1b1_re[15] => multin_re_1.DATAB
wout_m1b1_im[0] => multin_im_1.DATAB
wout_m1b1_im[1] => multin_im_1.DATAB
wout_m1b1_im[2] => multin_im_1.DATAB
wout_m1b1_im[3] => multin_im_1.DATAB
wout_m1b1_im[4] => multin_im_1.DATAB
wout_m1b1_im[5] => multin_im_1.DATAB
wout_m1b1_im[6] => multin_im_1.DATAB
wout_m1b1_im[7] => multin_im_1.DATAB
wout_m1b1_im[8] => multin_im_1.DATAB
wout_m1b1_im[9] => multin_im_1.DATAB
wout_m1b1_im[10] => multin_im_1.DATAB
wout_m1b1_im[11] => multin_im_1.DATAB
wout_m1b1_im[12] => multin_im_1.DATAB
wout_m1b1_im[13] => multin_im_1.DATAB
wout_m1b1_im[14] => multin_im_1.DATAB
wout_m1b1_im[15] => multin_im_1.DATAB
rout_m1b1_re[0] => addin_re[0].DATAB
rout_m1b1_re[1] => addin_re[1].DATAB
rout_m1b1_re[2] => addin_re[2].DATAB
rout_m1b1_re[3] => addin_re[3].DATAB
rout_m1b1_re[4] => addin_re[4].DATAB
rout_m1b1_re[5] => addin_re[5].DATAB
rout_m1b1_re[6] => addin_re[6].DATAB
rout_m1b1_re[7] => addin_re[7].DATAB
rout_m1b1_re[8] => addin_re[8].DATAB
rout_m1b1_re[9] => addin_re[9].DATAB
rout_m1b1_re[10] => addin_re[10].DATAB
rout_m1b1_re[11] => addin_re[11].DATAB
rout_m1b1_re[12] => addin_re[12].DATAB
rout_m1b1_re[13] => addin_re[13].DATAB
rout_m1b1_re[14] => addin_re[14].DATAB
rout_m1b1_re[15] => addin_re[15].DATAB
rout_m1b1_im[0] => addin_im[0].DATAB
rout_m1b1_im[1] => addin_im[1].DATAB
rout_m1b1_im[2] => addin_im[2].DATAB
rout_m1b1_im[3] => addin_im[3].DATAB
rout_m1b1_im[4] => addin_im[4].DATAB
rout_m1b1_im[5] => addin_im[5].DATAB
rout_m1b1_im[6] => addin_im[6].DATAB
rout_m1b1_im[7] => addin_im[7].DATAB
rout_m1b1_im[8] => addin_im[8].DATAB
rout_m1b1_im[9] => addin_im[9].DATAB
rout_m1b1_im[10] => addin_im[10].DATAB
rout_m1b1_im[11] => addin_im[11].DATAB
rout_m1b1_im[12] => addin_im[12].DATAB
rout_m1b1_im[13] => addin_im[13].DATAB
rout_m1b1_im[14] => addin_im[14].DATAB
rout_m1b1_im[15] => addin_im[15].DATAB
wout_m1b2_re[0] => multin_re_1.DATAB
wout_m1b2_re[1] => multin_re_1.DATAB
wout_m1b2_re[2] => multin_re_1.DATAB
wout_m1b2_re[3] => multin_re_1.DATAB
wout_m1b2_re[4] => multin_re_1.DATAB
wout_m1b2_re[5] => multin_re_1.DATAB
wout_m1b2_re[6] => multin_re_1.DATAB
wout_m1b2_re[7] => multin_re_1.DATAB
wout_m1b2_re[8] => multin_re_1.DATAB
wout_m1b2_re[9] => multin_re_1.DATAB
wout_m1b2_re[10] => multin_re_1.DATAB
wout_m1b2_re[11] => multin_re_1.DATAB
wout_m1b2_re[12] => multin_re_1.DATAB
wout_m1b2_re[13] => multin_re_1.DATAB
wout_m1b2_re[14] => multin_re_1.DATAB
wout_m1b2_re[15] => multin_re_1.DATAB
wout_m1b2_im[0] => multin_im_1.DATAB
wout_m1b2_im[1] => multin_im_1.DATAB
wout_m1b2_im[2] => multin_im_1.DATAB
wout_m1b2_im[3] => multin_im_1.DATAB
wout_m1b2_im[4] => multin_im_1.DATAB
wout_m1b2_im[5] => multin_im_1.DATAB
wout_m1b2_im[6] => multin_im_1.DATAB
wout_m1b2_im[7] => multin_im_1.DATAB
wout_m1b2_im[8] => multin_im_1.DATAB
wout_m1b2_im[9] => multin_im_1.DATAB
wout_m1b2_im[10] => multin_im_1.DATAB
wout_m1b2_im[11] => multin_im_1.DATAB
wout_m1b2_im[12] => multin_im_1.DATAB
wout_m1b2_im[13] => multin_im_1.DATAB
wout_m1b2_im[14] => multin_im_1.DATAB
wout_m1b2_im[15] => multin_im_1.DATAB
rout_m1b2_re[0] => directmultin_re[0].DATAA
rout_m1b2_re[0] => addin_re.DATAB
rout_m1b2_re[0] => fftout_re[0].DATAA
rout_m1b2_re[1] => directmultin_re[1].DATAA
rout_m1b2_re[1] => addin_re.DATAB
rout_m1b2_re[1] => fftout_re[1].DATAA
rout_m1b2_re[2] => directmultin_re[2].DATAA
rout_m1b2_re[2] => addin_re.DATAB
rout_m1b2_re[2] => fftout_re[2].DATAA
rout_m1b2_re[3] => directmultin_re[3].DATAA
rout_m1b2_re[3] => addin_re.DATAB
rout_m1b2_re[3] => fftout_re[3].DATAA
rout_m1b2_re[4] => directmultin_re[4].DATAA
rout_m1b2_re[4] => addin_re.DATAB
rout_m1b2_re[4] => fftout_re[4].DATAA
rout_m1b2_re[5] => directmultin_re[5].DATAA
rout_m1b2_re[5] => addin_re.DATAB
rout_m1b2_re[5] => fftout_re[5].DATAA
rout_m1b2_re[6] => directmultin_re[6].DATAA
rout_m1b2_re[6] => addin_re.DATAB
rout_m1b2_re[6] => fftout_re[6].DATAA
rout_m1b2_re[7] => directmultin_re[7].DATAA
rout_m1b2_re[7] => addin_re.DATAB
rout_m1b2_re[7] => fftout_re[7].DATAA
rout_m1b2_re[8] => directmultin_re[8].DATAA
rout_m1b2_re[8] => addin_re.DATAB
rout_m1b2_re[8] => fftout_re[8].DATAA
rout_m1b2_re[9] => directmultin_re[9].DATAA
rout_m1b2_re[9] => addin_re.DATAB
rout_m1b2_re[9] => fftout_re[9].DATAA
rout_m1b2_re[10] => directmultin_re[10].DATAA
rout_m1b2_re[10] => addin_re.DATAB
rout_m1b2_re[10] => fftout_re[10].DATAA
rout_m1b2_re[11] => directmultin_re[11].DATAA
rout_m1b2_re[11] => addin_re.DATAB
rout_m1b2_re[11] => fftout_re[11].DATAA
rout_m1b2_re[12] => directmultin_re[12].DATAA
rout_m1b2_re[12] => addin_re.DATAB
rout_m1b2_re[12] => fftout_re[12].DATAA
rout_m1b2_re[13] => directmultin_re[13].DATAA
rout_m1b2_re[13] => addin_re.DATAB
rout_m1b2_re[13] => fftout_re[13].DATAA
rout_m1b2_re[14] => directmultin_re[14].DATAA
rout_m1b2_re[14] => addin_re.DATAB
rout_m1b2_re[14] => fftout_re[14].DATAA
rout_m1b2_re[15] => directmultin_re[15].DATAA
rout_m1b2_re[15] => addin_re.DATAB
rout_m1b2_re[15] => fftout_re[15].DATAA
rout_m1b2_im[0] => directmultin_im[0].DATAA
rout_m1b2_im[0] => addin_im.DATAB
rout_m1b2_im[0] => fftout_im[0].DATAA
rout_m1b2_im[1] => directmultin_im[1].DATAA
rout_m1b2_im[1] => addin_im.DATAB
rout_m1b2_im[1] => fftout_im[1].DATAA
rout_m1b2_im[2] => directmultin_im[2].DATAA
rout_m1b2_im[2] => addin_im.DATAB
rout_m1b2_im[2] => fftout_im[2].DATAA
rout_m1b2_im[3] => directmultin_im[3].DATAA
rout_m1b2_im[3] => addin_im.DATAB
rout_m1b2_im[3] => fftout_im[3].DATAA
rout_m1b2_im[4] => directmultin_im[4].DATAA
rout_m1b2_im[4] => addin_im.DATAB
rout_m1b2_im[4] => fftout_im[4].DATAA
rout_m1b2_im[5] => directmultin_im[5].DATAA
rout_m1b2_im[5] => addin_im.DATAB
rout_m1b2_im[5] => fftout_im[5].DATAA
rout_m1b2_im[6] => directmultin_im[6].DATAA
rout_m1b2_im[6] => addin_im.DATAB
rout_m1b2_im[6] => fftout_im[6].DATAA
rout_m1b2_im[7] => directmultin_im[7].DATAA
rout_m1b2_im[7] => addin_im.DATAB
rout_m1b2_im[7] => fftout_im[7].DATAA
rout_m1b2_im[8] => directmultin_im[8].DATAA
rout_m1b2_im[8] => addin_im.DATAB
rout_m1b2_im[8] => fftout_im[8].DATAA
rout_m1b2_im[9] => directmultin_im[9].DATAA
rout_m1b2_im[9] => addin_im.DATAB
rout_m1b2_im[9] => fftout_im[9].DATAA
rout_m1b2_im[10] => directmultin_im[10].DATAA
rout_m1b2_im[10] => addin_im.DATAB
rout_m1b2_im[10] => fftout_im[10].DATAA
rout_m1b2_im[11] => directmultin_im[11].DATAA
rout_m1b2_im[11] => addin_im.DATAB
rout_m1b2_im[11] => fftout_im[11].DATAA
rout_m1b2_im[12] => directmultin_im[12].DATAA
rout_m1b2_im[12] => addin_im.DATAB
rout_m1b2_im[12] => fftout_im[12].DATAA
rout_m1b2_im[13] => directmultin_im[13].DATAA
rout_m1b2_im[13] => addin_im.DATAB
rout_m1b2_im[13] => fftout_im[13].DATAA
rout_m1b2_im[14] => directmultin_im[14].DATAA
rout_m1b2_im[14] => addin_im.DATAB
rout_m1b2_im[14] => fftout_im[14].DATAA
rout_m1b2_im[15] => directmultin_im[15].DATAA
rout_m1b2_im[15] => addin_im.DATAB
rout_m1b2_im[15] => fftout_im[15].DATAA
wout_m2b1_re[0] => multin_re_1.DATAB
wout_m2b1_re[1] => multin_re_1.DATAB
wout_m2b1_re[2] => multin_re_1.DATAB
wout_m2b1_re[3] => multin_re_1.DATAB
wout_m2b1_re[4] => multin_re_1.DATAB
wout_m2b1_re[5] => multin_re_1.DATAB
wout_m2b1_re[6] => multin_re_1.DATAB
wout_m2b1_re[7] => multin_re_1.DATAB
wout_m2b1_re[8] => multin_re_1.DATAB
wout_m2b1_re[9] => multin_re_1.DATAB
wout_m2b1_re[10] => multin_re_1.DATAB
wout_m2b1_re[11] => multin_re_1.DATAB
wout_m2b1_re[12] => multin_re_1.DATAB
wout_m2b1_re[13] => multin_re_1.DATAB
wout_m2b1_re[14] => multin_re_1.DATAB
wout_m2b1_re[15] => multin_re_1.DATAB
wout_m2b1_im[0] => multin_im_1.DATAB
wout_m2b1_im[1] => multin_im_1.DATAB
wout_m2b1_im[2] => multin_im_1.DATAB
wout_m2b1_im[3] => multin_im_1.DATAB
wout_m2b1_im[4] => multin_im_1.DATAB
wout_m2b1_im[5] => multin_im_1.DATAB
wout_m2b1_im[6] => multin_im_1.DATAB
wout_m2b1_im[7] => multin_im_1.DATAB
wout_m2b1_im[8] => multin_im_1.DATAB
wout_m2b1_im[9] => multin_im_1.DATAB
wout_m2b1_im[10] => multin_im_1.DATAB
wout_m2b1_im[11] => multin_im_1.DATAB
wout_m2b1_im[12] => multin_im_1.DATAB
wout_m2b1_im[13] => multin_im_1.DATAB
wout_m2b1_im[14] => multin_im_1.DATAB
wout_m2b1_im[15] => multin_im_1.DATAB
rout_m2b1_re[0] => addin_re.DATAB
rout_m2b1_re[1] => addin_re.DATAB
rout_m2b1_re[2] => addin_re.DATAB
rout_m2b1_re[3] => addin_re.DATAB
rout_m2b1_re[4] => addin_re.DATAB
rout_m2b1_re[5] => addin_re.DATAB
rout_m2b1_re[6] => addin_re.DATAB
rout_m2b1_re[7] => addin_re.DATAB
rout_m2b1_re[8] => addin_re.DATAB
rout_m2b1_re[9] => addin_re.DATAB
rout_m2b1_re[10] => addin_re.DATAB
rout_m2b1_re[11] => addin_re.DATAB
rout_m2b1_re[12] => addin_re.DATAB
rout_m2b1_re[13] => addin_re.DATAB
rout_m2b1_re[14] => addin_re.DATAB
rout_m2b1_re[15] => addin_re.DATAB
rout_m2b1_im[0] => addin_im.DATAB
rout_m2b1_im[1] => addin_im.DATAB
rout_m2b1_im[2] => addin_im.DATAB
rout_m2b1_im[3] => addin_im.DATAB
rout_m2b1_im[4] => addin_im.DATAB
rout_m2b1_im[5] => addin_im.DATAB
rout_m2b1_im[6] => addin_im.DATAB
rout_m2b1_im[7] => addin_im.DATAB
rout_m2b1_im[8] => addin_im.DATAB
rout_m2b1_im[9] => addin_im.DATAB
rout_m2b1_im[10] => addin_im.DATAB
rout_m2b1_im[11] => addin_im.DATAB
rout_m2b1_im[12] => addin_im.DATAB
rout_m2b1_im[13] => addin_im.DATAB
rout_m2b1_im[14] => addin_im.DATAB
rout_m2b1_im[15] => addin_im.DATAB
wout_m2b2_re[0] => multin_re_1.DATAA
wout_m2b2_re[1] => multin_re_1.DATAA
wout_m2b2_re[2] => multin_re_1.DATAA
wout_m2b2_re[3] => multin_re_1.DATAA
wout_m2b2_re[4] => multin_re_1.DATAA
wout_m2b2_re[5] => multin_re_1.DATAA
wout_m2b2_re[6] => multin_re_1.DATAA
wout_m2b2_re[7] => multin_re_1.DATAA
wout_m2b2_re[8] => multin_re_1.DATAA
wout_m2b2_re[9] => multin_re_1.DATAA
wout_m2b2_re[10] => multin_re_1.DATAA
wout_m2b2_re[11] => multin_re_1.DATAA
wout_m2b2_re[12] => multin_re_1.DATAA
wout_m2b2_re[13] => multin_re_1.DATAA
wout_m2b2_re[14] => multin_re_1.DATAA
wout_m2b2_re[15] => multin_re_1.DATAA
wout_m2b2_im[0] => multin_im_1.DATAA
wout_m2b2_im[1] => multin_im_1.DATAA
wout_m2b2_im[2] => multin_im_1.DATAA
wout_m2b2_im[3] => multin_im_1.DATAA
wout_m2b2_im[4] => multin_im_1.DATAA
wout_m2b2_im[5] => multin_im_1.DATAA
wout_m2b2_im[6] => multin_im_1.DATAA
wout_m2b2_im[7] => multin_im_1.DATAA
wout_m2b2_im[8] => multin_im_1.DATAA
wout_m2b2_im[9] => multin_im_1.DATAA
wout_m2b2_im[10] => multin_im_1.DATAA
wout_m2b2_im[11] => multin_im_1.DATAA
wout_m2b2_im[12] => multin_im_1.DATAA
wout_m2b2_im[13] => multin_im_1.DATAA
wout_m2b2_im[14] => multin_im_1.DATAA
wout_m2b2_im[15] => multin_im_1.DATAA
rout_m2b2_re[0] => addin_re.DATAA
rout_m2b2_re[1] => addin_re.DATAA
rout_m2b2_re[2] => addin_re.DATAA
rout_m2b2_re[3] => addin_re.DATAA
rout_m2b2_re[4] => addin_re.DATAA
rout_m2b2_re[5] => addin_re.DATAA
rout_m2b2_re[6] => addin_re.DATAA
rout_m2b2_re[7] => addin_re.DATAA
rout_m2b2_re[8] => addin_re.DATAA
rout_m2b2_re[9] => addin_re.DATAA
rout_m2b2_re[10] => addin_re.DATAA
rout_m2b2_re[11] => addin_re.DATAA
rout_m2b2_re[12] => addin_re.DATAA
rout_m2b2_re[13] => addin_re.DATAA
rout_m2b2_re[14] => addin_re.DATAA
rout_m2b2_re[15] => addin_re.DATAA
rout_m2b2_im[0] => addin_im.DATAA
rout_m2b2_im[1] => addin_im.DATAA
rout_m2b2_im[2] => addin_im.DATAA
rout_m2b2_im[3] => addin_im.DATAA
rout_m2b2_im[4] => addin_im.DATAA
rout_m2b2_im[5] => addin_im.DATAA
rout_m2b2_im[6] => addin_im.DATAA
rout_m2b2_im[7] => addin_im.DATAA
rout_m2b2_im[8] => addin_im.DATAA
rout_m2b2_im[9] => addin_im.DATAA
rout_m2b2_im[10] => addin_im.DATAA
rout_m2b2_im[11] => addin_im.DATAA
rout_m2b2_im[12] => addin_im.DATAA
rout_m2b2_im[13] => addin_im.DATAA
rout_m2b2_im[14] => addin_im.DATAA
rout_m2b2_im[15] => addin_im.DATAA
dbfout1_re[0] => wdatab1_re_tmp.DATAB
dbfout1_re[0] => fftout_re[0].DATAB
dbfout1_re[1] => wdatab1_re_tmp.DATAB
dbfout1_re[1] => fftout_re[1].DATAB
dbfout1_re[2] => wdatab1_re_tmp.DATAB
dbfout1_re[2] => fftout_re[2].DATAB
dbfout1_re[3] => wdatab1_re_tmp.DATAB
dbfout1_re[3] => fftout_re[3].DATAB
dbfout1_re[4] => wdatab1_re_tmp.DATAB
dbfout1_re[4] => fftout_re[4].DATAB
dbfout1_re[5] => wdatab1_re_tmp.DATAB
dbfout1_re[5] => fftout_re[5].DATAB
dbfout1_re[6] => wdatab1_re_tmp.DATAB
dbfout1_re[6] => fftout_re[6].DATAB
dbfout1_re[7] => wdatab1_re_tmp.DATAB
dbfout1_re[7] => fftout_re[7].DATAB
dbfout1_re[8] => wdatab1_re_tmp.DATAB
dbfout1_re[8] => fftout_re[8].DATAB
dbfout1_re[9] => wdatab1_re_tmp.DATAB
dbfout1_re[9] => fftout_re[9].DATAB
dbfout1_re[10] => wdatab1_re_tmp.DATAB
dbfout1_re[10] => fftout_re[10].DATAB
dbfout1_re[11] => wdatab1_re_tmp.DATAB
dbfout1_re[11] => fftout_re[11].DATAB
dbfout1_re[12] => wdatab1_re_tmp.DATAB
dbfout1_re[12] => fftout_re[12].DATAB
dbfout1_re[13] => wdatab1_re_tmp.DATAB
dbfout1_re[13] => fftout_re[13].DATAB
dbfout1_re[14] => wdatab1_re_tmp.DATAB
dbfout1_re[14] => fftout_re[14].DATAB
dbfout1_re[15] => wdatab1_re_tmp.DATAB
dbfout1_re[15] => fftout_re[15].DATAB
dbfout1_im[0] => wdatab1_im_tmp.DATAB
dbfout1_im[0] => fftout_im[0].DATAB
dbfout1_im[1] => wdatab1_im_tmp.DATAB
dbfout1_im[1] => fftout_im[1].DATAB
dbfout1_im[2] => wdatab1_im_tmp.DATAB
dbfout1_im[2] => fftout_im[2].DATAB
dbfout1_im[3] => wdatab1_im_tmp.DATAB
dbfout1_im[3] => fftout_im[3].DATAB
dbfout1_im[4] => wdatab1_im_tmp.DATAB
dbfout1_im[4] => fftout_im[4].DATAB
dbfout1_im[5] => wdatab1_im_tmp.DATAB
dbfout1_im[5] => fftout_im[5].DATAB
dbfout1_im[6] => wdatab1_im_tmp.DATAB
dbfout1_im[6] => fftout_im[6].DATAB
dbfout1_im[7] => wdatab1_im_tmp.DATAB
dbfout1_im[7] => fftout_im[7].DATAB
dbfout1_im[8] => wdatab1_im_tmp.DATAB
dbfout1_im[8] => fftout_im[8].DATAB
dbfout1_im[9] => wdatab1_im_tmp.DATAB
dbfout1_im[9] => fftout_im[9].DATAB
dbfout1_im[10] => wdatab1_im_tmp.DATAB
dbfout1_im[10] => fftout_im[10].DATAB
dbfout1_im[11] => wdatab1_im_tmp.DATAB
dbfout1_im[11] => fftout_im[11].DATAB
dbfout1_im[12] => wdatab1_im_tmp.DATAB
dbfout1_im[12] => fftout_im[12].DATAB
dbfout1_im[13] => wdatab1_im_tmp.DATAB
dbfout1_im[13] => fftout_im[13].DATAB
dbfout1_im[14] => wdatab1_im_tmp.DATAB
dbfout1_im[14] => fftout_im[14].DATAB
dbfout1_im[15] => wdatab1_im_tmp.DATAB
dbfout1_im[15] => fftout_im[15].DATAB
dbfout_2_re[0] => wdatab2_re_tmp.DATAB
dbfout_2_re[1] => wdatab2_re_tmp.DATAB
dbfout_2_re[2] => wdatab2_re_tmp.DATAB
dbfout_2_re[3] => wdatab2_re_tmp.DATAB
dbfout_2_re[4] => wdatab2_re_tmp.DATAB
dbfout_2_re[5] => wdatab2_re_tmp.DATAB
dbfout_2_re[6] => wdatab2_re_tmp.DATAB
dbfout_2_re[7] => wdatab2_re_tmp.DATAB
dbfout_2_re[8] => wdatab2_re_tmp.DATAB
dbfout_2_re[9] => wdatab2_re_tmp.DATAB
dbfout_2_re[10] => wdatab2_re_tmp.DATAB
dbfout_2_re[11] => wdatab2_re_tmp.DATAB
dbfout_2_re[12] => wdatab2_re_tmp.DATAB
dbfout_2_re[13] => wdatab2_re_tmp.DATAB
dbfout_2_re[14] => wdatab2_re_tmp.DATAB
dbfout_2_re[15] => wdatab2_re_tmp.DATAB
dbfout_2_im[0] => wdatab2_im_tmp.DATAB
dbfout_2_im[1] => wdatab2_im_tmp.DATAB
dbfout_2_im[2] => wdatab2_im_tmp.DATAB
dbfout_2_im[3] => wdatab2_im_tmp.DATAB
dbfout_2_im[4] => wdatab2_im_tmp.DATAB
dbfout_2_im[5] => wdatab2_im_tmp.DATAB
dbfout_2_im[6] => wdatab2_im_tmp.DATAB
dbfout_2_im[7] => wdatab2_im_tmp.DATAB
dbfout_2_im[8] => wdatab2_im_tmp.DATAB
dbfout_2_im[9] => wdatab2_im_tmp.DATAB
dbfout_2_im[10] => wdatab2_im_tmp.DATAB
dbfout_2_im[11] => wdatab2_im_tmp.DATAB
dbfout_2_im[12] => wdatab2_im_tmp.DATAB
dbfout_2_im[13] => wdatab2_im_tmp.DATAB
dbfout_2_im[14] => wdatab2_im_tmp.DATAB
dbfout_2_im[15] => wdatab2_im_tmp.DATAB
start => triggle.IN1
dout_re[0] <= fftregout_re[0].DB_MAX_OUTPUT_PORT_TYPE
dout_re[1] <= fftregout_re[1].DB_MAX_OUTPUT_PORT_TYPE
dout_re[2] <= fftregout_re[2].DB_MAX_OUTPUT_PORT_TYPE
dout_re[3] <= fftregout_re[3].DB_MAX_OUTPUT_PORT_TYPE
dout_re[4] <= fftregout_re[4].DB_MAX_OUTPUT_PORT_TYPE
dout_re[5] <= fftregout_re[5].DB_MAX_OUTPUT_PORT_TYPE
dout_re[6] <= fftregout_re[6].DB_MAX_OUTPUT_PORT_TYPE
dout_re[7] <= fftregout_re[7].DB_MAX_OUTPUT_PORT_TYPE
dout_re[8] <= fftregout_re[8].DB_MAX_OUTPUT_PORT_TYPE
dout_re[9] <= fftregout_re[9].DB_MAX_OUTPUT_PORT_TYPE
dout_re[10] <= fftregout_re[10].DB_MAX_OUTPUT_PORT_TYPE
dout_re[11] <= fftregout_re[11].DB_MAX_OUTPUT_PORT_TYPE
dout_re[12] <= fftregout_re[12].DB_MAX_OUTPUT_PORT_TYPE
dout_re[13] <= fftregout_re[13].DB_MAX_OUTPUT_PORT_TYPE
dout_re[14] <= fftregout_re[14].DB_MAX_OUTPUT_PORT_TYPE
dout_re[15] <= fftregout_re[15].DB_MAX_OUTPUT_PORT_TYPE
dout_im[0] <= fftregout_im[0].DB_MAX_OUTPUT_PORT_TYPE
dout_im[1] <= fftregout_im[1].DB_MAX_OUTPUT_PORT_TYPE
dout_im[2] <= fftregout_im[2].DB_MAX_OUTPUT_PORT_TYPE
dout_im[3] <= fftregout_im[3].DB_MAX_OUTPUT_PORT_TYPE
dout_im[4] <= fftregout_im[4].DB_MAX_OUTPUT_PORT_TYPE
dout_im[5] <= fftregout_im[5].DB_MAX_OUTPUT_PORT_TYPE
dout_im[6] <= fftregout_im[6].DB_MAX_OUTPUT_PORT_TYPE
dout_im[7] <= fftregout_im[7].DB_MAX_OUTPUT_PORT_TYPE
dout_im[8] <= fftregout_im[8].DB_MAX_OUTPUT_PORT_TYPE
dout_im[9] <= fftregout_im[9].DB_MAX_OUTPUT_PORT_TYPE
dout_im[10] <= fftregout_im[10].DB_MAX_OUTPUT_PORT_TYPE
dout_im[11] <= fftregout_im[11].DB_MAX_OUTPUT_PORT_TYPE
dout_im[12] <= fftregout_im[12].DB_MAX_OUTPUT_PORT_TYPE
dout_im[13] <= fftregout_im[13].DB_MAX_OUTPUT_PORT_TYPE
dout_im[14] <= fftregout_im[14].DB_MAX_OUTPUT_PORT_TYPE
dout_im[15] <= fftregout_im[15].DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[0] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[1] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[2] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[3] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[4] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[5] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[6] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[7] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[8] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[9] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[10] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[11] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[12] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[13] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[14] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_re[15] <= wdatab1_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[0] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[1] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[2] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[3] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[4] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[5] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[6] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[7] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[8] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[9] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[10] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[11] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[12] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[13] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[14] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab1_im[15] <= wdatab1_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[0] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[1] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[2] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[3] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[4] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[5] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[6] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[7] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[8] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[9] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[10] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[11] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[12] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[13] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[14] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_re[15] <= wdatab2_re_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[0] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[1] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[2] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[3] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[4] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[5] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[6] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[7] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[8] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[9] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[10] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[11] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[12] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[13] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[14] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
wdatab2_im[15] <= wdatab2_im_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm1[0] <= waddrm1_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm1[1] <= waddrm1_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm1[2] <= waddrm1_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm2[0] <= waddrm2_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm2[1] <= waddrm2_tmp.DB_MAX_OUTPUT_PORT_TYPE
waddrm2[2] <= waddrm2_tmp.DB_MAX_OUTPUT_PORT_TYPE
m1b1wr_en <= m1b1wr_en.DB_MAX_OUTPUT_PORT_TYPE
m1b2wr_en <= m1b2wr_en.DB_MAX_OUTPUT_PORT_TYPE
m2wr_en <= m2wr_en.DB_MAX_OUTPUT_PORT_TYPE
addrbf[0] <= addrbf_tmp.DB_MAX_OUTPUT_PORT_TYPE
addrbf[1] <= addrbf_tmp.DB_MAX_OUTPUT_PORT_TYPE
addrbf[2] <= addrbf_tmp.DB_MAX_OUTPUT_PORT_TYPE
twindex[0] <= twindex_1.DB_MAX_OUTPUT_PORT_TYPE
twindex[1] <= twindex_1.DB_MAX_OUTPUT_PORT_TYPE
twindex[2] <= twindex_1.DB_MAX_OUTPUT_PORT_TYPE
twindex[3] <= twindex_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[0] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[1] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[2] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[3] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[4] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[5] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[6] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[7] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[8] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[9] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[10] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[11] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[12] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[13] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[14] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_re[15] <= multin_re_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[0] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[1] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[2] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[3] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[4] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[5] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[6] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[7] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[8] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[9] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[10] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[11] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[12] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[13] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[14] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
multin_im[15] <= multin_im_1.DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[0] <= dmultin_re_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[1] <= dmultin_re_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[2] <= dmultin_re_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[3] <= dmultin_re_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[4] <= dmultin_re_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[5] <= dmultin_re_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[6] <= dmultin_re_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[7] <= dmultin_re_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[8] <= dmultin_re_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[9] <= dmultin_re_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[10] <= dmultin_re_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[11] <= dmultin_re_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[12] <= dmultin_re_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[13] <= dmultin_re_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[14] <= dmultin_re_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dmultin_re[15] <= dmultin_re_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[0] <= dmultin_im_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[1] <= dmultin_im_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[2] <= dmultin_im_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[3] <= dmultin_im_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[4] <= dmultin_im_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[5] <= dmultin_im_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[6] <= dmultin_im_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[7] <= dmultin_im_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[8] <= dmultin_im_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[9] <= dmultin_im_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[10] <= dmultin_im_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[11] <= dmultin_im_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[12] <= dmultin_im_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[13] <= dmultin_im_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[14] <= dmultin_im_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
dmultin_im[15] <= dmultin_im_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
bfin2sel <= bfin2sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[0] <= bfin1_re_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[1] <= bfin1_re_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[2] <= bfin1_re_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[3] <= bfin1_re_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[4] <= bfin1_re_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[5] <= bfin1_re_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[6] <= bfin1_re_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[7] <= bfin1_re_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[8] <= bfin1_re_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[9] <= bfin1_re_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[10] <= bfin1_re_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[11] <= bfin1_re_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[12] <= bfin1_re_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[13] <= bfin1_re_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[14] <= bfin1_re_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
bfin1_re[15] <= bfin1_re_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[0] <= bfin1_im_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[1] <= bfin1_im_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[2] <= bfin1_im_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[3] <= bfin1_im_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[4] <= bfin1_im_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[5] <= bfin1_im_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[6] <= bfin1_im_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[7] <= bfin1_im_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[8] <= bfin1_im_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[9] <= bfin1_im_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[10] <= bfin1_im_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[11] <= bfin1_im_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[12] <= bfin1_im_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[13] <= bfin1_im_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[14] <= bfin1_im_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
bfin1_im[15] <= bfin1_im_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
dvalid <= dvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready_1.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|fft_controller_block:inst_fft_ctl
clock => start~reg0.CLK
clock => \counter:count[0].CLK
clock => \counter:count[1].CLK
clock => \counter:count[2].CLK
clock => \counter:count[3].CLK
clock => \counter:count[4].CLK
clock => \counter:count[5].CLK
clock => \counter:count[6].CLK
clock => \counter:count[7].CLK
clock => \counter:count[8].CLK
clock => \counter:count[9].CLK
clock => \counter:count[10].CLK
clock => \counter:count[11].CLK
clock => \counter:count[12].CLK
clock => \counter:count[13].CLK
clock => \counter:count[14].CLK
clock => \counter:count[15].CLK
clock => \counter:count[16].CLK
clock => \counter:count[17].CLK
clock => \counter:count[18].CLK
clock => \counter:count[19].CLK
clock => \counter:count[20].CLK
clock => \counter:count[21].CLK
clock => \counter:count[22].CLK
clock => \counter:count[23].CLK
clock => \counter:count[24].CLK
clock => \counter:count[25].CLK
clock => \counter:count[26].CLK
clock => \counter:count[27].CLK
clock => \counter:count[28].CLK
clock => \counter:count[29].CLK
clock => \counter:count[30].CLK
clock => \counter:count[31].CLK
samples[0] => ~NO_FANOUT~
samples[1] => ~NO_FANOUT~
samples[2] => ~NO_FANOUT~
samples[3] => ~NO_FANOUT~
samples[4] => ~NO_FANOUT~
samples[5] => ~NO_FANOUT~
samples[6] => ~NO_FANOUT~
samples[7] => ~NO_FANOUT~
samples[8] => ~NO_FANOUT~
samples[9] => ~NO_FANOUT~
samples[10] => ~NO_FANOUT~
samples[11] => ~NO_FANOUT~
samples[12] => ~NO_FANOUT~
samples[13] => ~NO_FANOUT~
samples[14] => ~NO_FANOUT~
samples[15] => ~NO_FANOUT~
samples[16] => re[0].DATAIN
samples[17] => re[1].DATAIN
samples[18] => re[2].DATAIN
samples[19] => re[3].DATAIN
samples[20] => re[4].DATAIN
samples[21] => re[5].DATAIN
samples[22] => re[6].DATAIN
samples[23] => re[7].DATAIN
samples[24] => re[8].DATAIN
samples[25] => re[9].DATAIN
samples[26] => re[10].DATAIN
samples[27] => re[11].DATAIN
samples[28] => re[12].DATAIN
samples[29] => re[13].DATAIN
samples[30] => re[14].DATAIN
samples[31] => ~NO_FANOUT~
re[0] <= samples[16].DB_MAX_OUTPUT_PORT_TYPE
re[1] <= samples[17].DB_MAX_OUTPUT_PORT_TYPE
re[2] <= samples[18].DB_MAX_OUTPUT_PORT_TYPE
re[3] <= samples[19].DB_MAX_OUTPUT_PORT_TYPE
re[4] <= samples[20].DB_MAX_OUTPUT_PORT_TYPE
re[5] <= samples[21].DB_MAX_OUTPUT_PORT_TYPE
re[6] <= samples[22].DB_MAX_OUTPUT_PORT_TYPE
re[7] <= samples[23].DB_MAX_OUTPUT_PORT_TYPE
re[8] <= samples[24].DB_MAX_OUTPUT_PORT_TYPE
re[9] <= samples[25].DB_MAX_OUTPUT_PORT_TYPE
re[10] <= samples[26].DB_MAX_OUTPUT_PORT_TYPE
re[11] <= samples[27].DB_MAX_OUTPUT_PORT_TYPE
re[12] <= samples[28].DB_MAX_OUTPUT_PORT_TYPE
re[13] <= samples[29].DB_MAX_OUTPUT_PORT_TYPE
re[14] <= samples[30].DB_MAX_OUTPUT_PORT_TYPE
re[15] <= <GND>
im[0] <= <GND>
im[1] <= <GND>
im[2] <= <GND>
im[3] <= <GND>
im[4] <= <GND>
im[5] <= <GND>
im[6] <= <GND>
im[7] <= <GND>
im[8] <= <GND>
im[9] <= <GND>
im[10] <= <GND>
im[11] <= <GND>
im[12] <= <GND>
im[13] <= <GND>
im[14] <= <GND>
im[15] <= <GND>
start <= start~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|filter_demo:inst4|magnitude:inst_mag
re[0] => Mult0.IN30
re[0] => Mult0.IN31
re[1] => Mult0.IN28
re[1] => Mult0.IN29
re[2] => Mult0.IN26
re[2] => Mult0.IN27
re[3] => Mult0.IN24
re[3] => Mult0.IN25
re[4] => Mult0.IN22
re[4] => Mult0.IN23
re[5] => Mult0.IN20
re[5] => Mult0.IN21
re[6] => Mult0.IN18
re[6] => Mult0.IN19
re[7] => Mult0.IN16
re[7] => Mult0.IN17
re[8] => Mult0.IN14
re[8] => Mult0.IN15
re[9] => Mult0.IN12
re[9] => Mult0.IN13
re[10] => Mult0.IN10
re[10] => Mult0.IN11
re[11] => Mult0.IN8
re[11] => Mult0.IN9
re[12] => Mult0.IN6
re[12] => Mult0.IN7
re[13] => Mult0.IN4
re[13] => Mult0.IN5
re[14] => Mult0.IN2
re[14] => Mult0.IN3
re[15] => Mult0.IN0
re[15] => Mult0.IN1
im[0] => Mult1.IN30
im[0] => Mult1.IN31
im[1] => Mult1.IN28
im[1] => Mult1.IN29
im[2] => Mult1.IN26
im[2] => Mult1.IN27
im[3] => Mult1.IN24
im[3] => Mult1.IN25
im[4] => Mult1.IN22
im[4] => Mult1.IN23
im[5] => Mult1.IN20
im[5] => Mult1.IN21
im[6] => Mult1.IN18
im[6] => Mult1.IN19
im[7] => Mult1.IN16
im[7] => Mult1.IN17
im[8] => Mult1.IN14
im[8] => Mult1.IN15
im[9] => Mult1.IN12
im[9] => Mult1.IN13
im[10] => Mult1.IN10
im[10] => Mult1.IN11
im[11] => Mult1.IN8
im[11] => Mult1.IN9
im[12] => Mult1.IN6
im[12] => Mult1.IN7
im[13] => Mult1.IN4
im[13] => Mult1.IN5
im[14] => Mult1.IN2
im[14] => Mult1.IN3
im[15] => Mult1.IN0
im[15] => Mult1.IN1
mag[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[8] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[9] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[10] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[11] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[12] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[13] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[14] <= r.DB_MAX_OUTPUT_PORT_TYPE
mag[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|DE2_Default:inst3
CLOCK_27 => CLOCK_27.IN1
CLOCK_50 => CLOCK_50.IN1
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => ~NO_FANOUT~
KEY[1] => SRAM_WE_N.DATAIN
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_RAS_N <= <GND>
DRAM_CS_N <= <GND>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> <GND>
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> <GND>
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> <GND>
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= Coord_Y[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= Coord_Y[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= Coord_Y[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= Coord_Y[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= Coord_Y[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= Coord_Y[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= Coord_Y[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= Coord_Y[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= Coord_Y[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= Coord_X[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= Coord_X[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= Coord_X[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= Coord_X[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= Coord_X[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= Coord_X[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= Coord_X[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= Coord_X[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= Coord_X[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <GND>
LCD_BLON <= <GND>
LCD_RW <= <GND>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> <UNC>
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= VGA_Audio_PLL:p1.c2
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_Controller:u1.oVGA_BLANK
VGA_SYNC <= VGA_Controller:u1.oVGA_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD <= <GND>
ENET_CS_N <= <GND>
ENET_WR_N <= <GND>
ENET_RD_N <= <GND>
ENET_RST_N <= <GND>
ENET_INT => ~NO_FANOUT~
ENET_CLK <= <GND>
AUD_ADCLRCK <= AUD_ADCLRCK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
AUD_XCK <= VGA_Audio_PLL:p1.c1
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <VCC>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]
GRAPH_DATA[0][0] => GRAPH_DATA[0][0].IN1
GRAPH_DATA[0][1] => GRAPH_DATA[0][1].IN1
GRAPH_DATA[0][2] => GRAPH_DATA[0][2].IN1
GRAPH_DATA[0][3] => GRAPH_DATA[0][3].IN1
GRAPH_DATA[0][4] => GRAPH_DATA[0][4].IN1
GRAPH_DATA[0][5] => GRAPH_DATA[0][5].IN1
GRAPH_DATA[0][6] => GRAPH_DATA[0][6].IN1
GRAPH_DATA[0][7] => GRAPH_DATA[0][7].IN1
GRAPH_DATA[0][8] => GRAPH_DATA[0][8].IN1
GRAPH_DATA[0][9] => GRAPH_DATA[0][9].IN1
GRAPH_DATA[0][10] => GRAPH_DATA[0][10].IN1
GRAPH_DATA[0][11] => GRAPH_DATA[0][11].IN1
GRAPH_DATA[0][12] => GRAPH_DATA[0][12].IN1
GRAPH_DATA[0][13] => GRAPH_DATA[0][13].IN1
GRAPH_DATA[0][14] => GRAPH_DATA[0][14].IN1
GRAPH_DATA[0][15] => GRAPH_DATA[0][15].IN1
GRAPH_DATA[1][0] => GRAPH_DATA[1][0].IN1
GRAPH_DATA[1][1] => GRAPH_DATA[1][1].IN1
GRAPH_DATA[1][2] => GRAPH_DATA[1][2].IN1
GRAPH_DATA[1][3] => GRAPH_DATA[1][3].IN1
GRAPH_DATA[1][4] => GRAPH_DATA[1][4].IN1
GRAPH_DATA[1][5] => GRAPH_DATA[1][5].IN1
GRAPH_DATA[1][6] => GRAPH_DATA[1][6].IN1
GRAPH_DATA[1][7] => GRAPH_DATA[1][7].IN1
GRAPH_DATA[1][8] => GRAPH_DATA[1][8].IN1
GRAPH_DATA[1][9] => GRAPH_DATA[1][9].IN1
GRAPH_DATA[1][10] => GRAPH_DATA[1][10].IN1
GRAPH_DATA[1][11] => GRAPH_DATA[1][11].IN1
GRAPH_DATA[1][12] => GRAPH_DATA[1][12].IN1
GRAPH_DATA[1][13] => GRAPH_DATA[1][13].IN1
GRAPH_DATA[1][14] => GRAPH_DATA[1][14].IN1
GRAPH_DATA[1][15] => GRAPH_DATA[1][15].IN1
GRAPH_DATA[2][0] => GRAPH_DATA[2][0].IN1
GRAPH_DATA[2][1] => GRAPH_DATA[2][1].IN1
GRAPH_DATA[2][2] => GRAPH_DATA[2][2].IN1
GRAPH_DATA[2][3] => GRAPH_DATA[2][3].IN1
GRAPH_DATA[2][4] => GRAPH_DATA[2][4].IN1
GRAPH_DATA[2][5] => GRAPH_DATA[2][5].IN1
GRAPH_DATA[2][6] => GRAPH_DATA[2][6].IN1
GRAPH_DATA[2][7] => GRAPH_DATA[2][7].IN1
GRAPH_DATA[2][8] => GRAPH_DATA[2][8].IN1
GRAPH_DATA[2][9] => GRAPH_DATA[2][9].IN1
GRAPH_DATA[2][10] => GRAPH_DATA[2][10].IN1
GRAPH_DATA[2][11] => GRAPH_DATA[2][11].IN1
GRAPH_DATA[2][12] => GRAPH_DATA[2][12].IN1
GRAPH_DATA[2][13] => GRAPH_DATA[2][13].IN1
GRAPH_DATA[2][14] => GRAPH_DATA[2][14].IN1
GRAPH_DATA[2][15] => GRAPH_DATA[2][15].IN1
GRAPH_DATA[3][0] => GRAPH_DATA[3][0].IN1
GRAPH_DATA[3][1] => GRAPH_DATA[3][1].IN1
GRAPH_DATA[3][2] => GRAPH_DATA[3][2].IN1
GRAPH_DATA[3][3] => GRAPH_DATA[3][3].IN1
GRAPH_DATA[3][4] => GRAPH_DATA[3][4].IN1
GRAPH_DATA[3][5] => GRAPH_DATA[3][5].IN1
GRAPH_DATA[3][6] => GRAPH_DATA[3][6].IN1
GRAPH_DATA[3][7] => GRAPH_DATA[3][7].IN1
GRAPH_DATA[3][8] => GRAPH_DATA[3][8].IN1
GRAPH_DATA[3][9] => GRAPH_DATA[3][9].IN1
GRAPH_DATA[3][10] => GRAPH_DATA[3][10].IN1
GRAPH_DATA[3][11] => GRAPH_DATA[3][11].IN1
GRAPH_DATA[3][12] => GRAPH_DATA[3][12].IN1
GRAPH_DATA[3][13] => GRAPH_DATA[3][13].IN1
GRAPH_DATA[3][14] => GRAPH_DATA[3][14].IN1
GRAPH_DATA[3][15] => GRAPH_DATA[3][15].IN1
GRAPH_DATA[4][0] => GRAPH_DATA[4][0].IN1
GRAPH_DATA[4][1] => GRAPH_DATA[4][1].IN1
GRAPH_DATA[4][2] => GRAPH_DATA[4][2].IN1
GRAPH_DATA[4][3] => GRAPH_DATA[4][3].IN1
GRAPH_DATA[4][4] => GRAPH_DATA[4][4].IN1
GRAPH_DATA[4][5] => GRAPH_DATA[4][5].IN1
GRAPH_DATA[4][6] => GRAPH_DATA[4][6].IN1
GRAPH_DATA[4][7] => GRAPH_DATA[4][7].IN1
GRAPH_DATA[4][8] => GRAPH_DATA[4][8].IN1
GRAPH_DATA[4][9] => GRAPH_DATA[4][9].IN1
GRAPH_DATA[4][10] => GRAPH_DATA[4][10].IN1
GRAPH_DATA[4][11] => GRAPH_DATA[4][11].IN1
GRAPH_DATA[4][12] => GRAPH_DATA[4][12].IN1
GRAPH_DATA[4][13] => GRAPH_DATA[4][13].IN1
GRAPH_DATA[4][14] => GRAPH_DATA[4][14].IN1
GRAPH_DATA[4][15] => GRAPH_DATA[4][15].IN1
GRAPH_DATA[5][0] => GRAPH_DATA[5][0].IN1
GRAPH_DATA[5][1] => GRAPH_DATA[5][1].IN1
GRAPH_DATA[5][2] => GRAPH_DATA[5][2].IN1
GRAPH_DATA[5][3] => GRAPH_DATA[5][3].IN1
GRAPH_DATA[5][4] => GRAPH_DATA[5][4].IN1
GRAPH_DATA[5][5] => GRAPH_DATA[5][5].IN1
GRAPH_DATA[5][6] => GRAPH_DATA[5][6].IN1
GRAPH_DATA[5][7] => GRAPH_DATA[5][7].IN1
GRAPH_DATA[5][8] => GRAPH_DATA[5][8].IN1
GRAPH_DATA[5][9] => GRAPH_DATA[5][9].IN1
GRAPH_DATA[5][10] => GRAPH_DATA[5][10].IN1
GRAPH_DATA[5][11] => GRAPH_DATA[5][11].IN1
GRAPH_DATA[5][12] => GRAPH_DATA[5][12].IN1
GRAPH_DATA[5][13] => GRAPH_DATA[5][13].IN1
GRAPH_DATA[5][14] => GRAPH_DATA[5][14].IN1
GRAPH_DATA[5][15] => GRAPH_DATA[5][15].IN1
GRAPH_DATA[6][0] => GRAPH_DATA[6][0].IN1
GRAPH_DATA[6][1] => GRAPH_DATA[6][1].IN1
GRAPH_DATA[6][2] => GRAPH_DATA[6][2].IN1
GRAPH_DATA[6][3] => GRAPH_DATA[6][3].IN1
GRAPH_DATA[6][4] => GRAPH_DATA[6][4].IN1
GRAPH_DATA[6][5] => GRAPH_DATA[6][5].IN1
GRAPH_DATA[6][6] => GRAPH_DATA[6][6].IN1
GRAPH_DATA[6][7] => GRAPH_DATA[6][7].IN1
GRAPH_DATA[6][8] => GRAPH_DATA[6][8].IN1
GRAPH_DATA[6][9] => GRAPH_DATA[6][9].IN1
GRAPH_DATA[6][10] => GRAPH_DATA[6][10].IN1
GRAPH_DATA[6][11] => GRAPH_DATA[6][11].IN1
GRAPH_DATA[6][12] => GRAPH_DATA[6][12].IN1
GRAPH_DATA[6][13] => GRAPH_DATA[6][13].IN1
GRAPH_DATA[6][14] => GRAPH_DATA[6][14].IN1
GRAPH_DATA[6][15] => GRAPH_DATA[6][15].IN1
GRAPH_DATA[7][0] => GRAPH_DATA[7][0].IN1
GRAPH_DATA[7][1] => GRAPH_DATA[7][1].IN1
GRAPH_DATA[7][2] => GRAPH_DATA[7][2].IN1
GRAPH_DATA[7][3] => GRAPH_DATA[7][3].IN1
GRAPH_DATA[7][4] => GRAPH_DATA[7][4].IN1
GRAPH_DATA[7][5] => GRAPH_DATA[7][5].IN1
GRAPH_DATA[7][6] => GRAPH_DATA[7][6].IN1
GRAPH_DATA[7][7] => GRAPH_DATA[7][7].IN1
GRAPH_DATA[7][8] => GRAPH_DATA[7][8].IN1
GRAPH_DATA[7][9] => GRAPH_DATA[7][9].IN1
GRAPH_DATA[7][10] => GRAPH_DATA[7][10].IN1
GRAPH_DATA[7][11] => GRAPH_DATA[7][11].IN1
GRAPH_DATA[7][12] => GRAPH_DATA[7][12].IN1
GRAPH_DATA[7][13] => GRAPH_DATA[7][13].IN1
GRAPH_DATA[7][14] => GRAPH_DATA[7][14].IN1
GRAPH_DATA[7][15] => GRAPH_DATA[7][15].IN1
GRAPH_DATA[8][0] => GRAPH_DATA[8][0].IN1
GRAPH_DATA[8][1] => GRAPH_DATA[8][1].IN1
GRAPH_DATA[8][2] => GRAPH_DATA[8][2].IN1
GRAPH_DATA[8][3] => GRAPH_DATA[8][3].IN1
GRAPH_DATA[8][4] => GRAPH_DATA[8][4].IN1
GRAPH_DATA[8][5] => GRAPH_DATA[8][5].IN1
GRAPH_DATA[8][6] => GRAPH_DATA[8][6].IN1
GRAPH_DATA[8][7] => GRAPH_DATA[8][7].IN1
GRAPH_DATA[8][8] => GRAPH_DATA[8][8].IN1
GRAPH_DATA[8][9] => GRAPH_DATA[8][9].IN1
GRAPH_DATA[8][10] => GRAPH_DATA[8][10].IN1
GRAPH_DATA[8][11] => GRAPH_DATA[8][11].IN1
GRAPH_DATA[8][12] => GRAPH_DATA[8][12].IN1
GRAPH_DATA[8][13] => GRAPH_DATA[8][13].IN1
GRAPH_DATA[8][14] => GRAPH_DATA[8][14].IN1
GRAPH_DATA[8][15] => GRAPH_DATA[8][15].IN1
GRAPH_DATA[9][0] => GRAPH_DATA[9][0].IN1
GRAPH_DATA[9][1] => GRAPH_DATA[9][1].IN1
GRAPH_DATA[9][2] => GRAPH_DATA[9][2].IN1
GRAPH_DATA[9][3] => GRAPH_DATA[9][3].IN1
GRAPH_DATA[9][4] => GRAPH_DATA[9][4].IN1
GRAPH_DATA[9][5] => GRAPH_DATA[9][5].IN1
GRAPH_DATA[9][6] => GRAPH_DATA[9][6].IN1
GRAPH_DATA[9][7] => GRAPH_DATA[9][7].IN1
GRAPH_DATA[9][8] => GRAPH_DATA[9][8].IN1
GRAPH_DATA[9][9] => GRAPH_DATA[9][9].IN1
GRAPH_DATA[9][10] => GRAPH_DATA[9][10].IN1
GRAPH_DATA[9][11] => GRAPH_DATA[9][11].IN1
GRAPH_DATA[9][12] => GRAPH_DATA[9][12].IN1
GRAPH_DATA[9][13] => GRAPH_DATA[9][13].IN1
GRAPH_DATA[9][14] => GRAPH_DATA[9][14].IN1
GRAPH_DATA[9][15] => GRAPH_DATA[9][15].IN1
GRAPH_DATA[10][0] => GRAPH_DATA[10][0].IN1
GRAPH_DATA[10][1] => GRAPH_DATA[10][1].IN1
GRAPH_DATA[10][2] => GRAPH_DATA[10][2].IN1
GRAPH_DATA[10][3] => GRAPH_DATA[10][3].IN1
GRAPH_DATA[10][4] => GRAPH_DATA[10][4].IN1
GRAPH_DATA[10][5] => GRAPH_DATA[10][5].IN1
GRAPH_DATA[10][6] => GRAPH_DATA[10][6].IN1
GRAPH_DATA[10][7] => GRAPH_DATA[10][7].IN1
GRAPH_DATA[10][8] => GRAPH_DATA[10][8].IN1
GRAPH_DATA[10][9] => GRAPH_DATA[10][9].IN1
GRAPH_DATA[10][10] => GRAPH_DATA[10][10].IN1
GRAPH_DATA[10][11] => GRAPH_DATA[10][11].IN1
GRAPH_DATA[10][12] => GRAPH_DATA[10][12].IN1
GRAPH_DATA[10][13] => GRAPH_DATA[10][13].IN1
GRAPH_DATA[10][14] => GRAPH_DATA[10][14].IN1
GRAPH_DATA[10][15] => GRAPH_DATA[10][15].IN1
GRAPH_DATA[11][0] => GRAPH_DATA[11][0].IN1
GRAPH_DATA[11][1] => GRAPH_DATA[11][1].IN1
GRAPH_DATA[11][2] => GRAPH_DATA[11][2].IN1
GRAPH_DATA[11][3] => GRAPH_DATA[11][3].IN1
GRAPH_DATA[11][4] => GRAPH_DATA[11][4].IN1
GRAPH_DATA[11][5] => GRAPH_DATA[11][5].IN1
GRAPH_DATA[11][6] => GRAPH_DATA[11][6].IN1
GRAPH_DATA[11][7] => GRAPH_DATA[11][7].IN1
GRAPH_DATA[11][8] => GRAPH_DATA[11][8].IN1
GRAPH_DATA[11][9] => GRAPH_DATA[11][9].IN1
GRAPH_DATA[11][10] => GRAPH_DATA[11][10].IN1
GRAPH_DATA[11][11] => GRAPH_DATA[11][11].IN1
GRAPH_DATA[11][12] => GRAPH_DATA[11][12].IN1
GRAPH_DATA[11][13] => GRAPH_DATA[11][13].IN1
GRAPH_DATA[11][14] => GRAPH_DATA[11][14].IN1
GRAPH_DATA[11][15] => GRAPH_DATA[11][15].IN1
GRAPH_DATA[12][0] => GRAPH_DATA[12][0].IN1
GRAPH_DATA[12][1] => GRAPH_DATA[12][1].IN1
GRAPH_DATA[12][2] => GRAPH_DATA[12][2].IN1
GRAPH_DATA[12][3] => GRAPH_DATA[12][3].IN1
GRAPH_DATA[12][4] => GRAPH_DATA[12][4].IN1
GRAPH_DATA[12][5] => GRAPH_DATA[12][5].IN1
GRAPH_DATA[12][6] => GRAPH_DATA[12][6].IN1
GRAPH_DATA[12][7] => GRAPH_DATA[12][7].IN1
GRAPH_DATA[12][8] => GRAPH_DATA[12][8].IN1
GRAPH_DATA[12][9] => GRAPH_DATA[12][9].IN1
GRAPH_DATA[12][10] => GRAPH_DATA[12][10].IN1
GRAPH_DATA[12][11] => GRAPH_DATA[12][11].IN1
GRAPH_DATA[12][12] => GRAPH_DATA[12][12].IN1
GRAPH_DATA[12][13] => GRAPH_DATA[12][13].IN1
GRAPH_DATA[12][14] => GRAPH_DATA[12][14].IN1
GRAPH_DATA[12][15] => GRAPH_DATA[12][15].IN1
GRAPH_DATA[13][0] => GRAPH_DATA[13][0].IN1
GRAPH_DATA[13][1] => GRAPH_DATA[13][1].IN1
GRAPH_DATA[13][2] => GRAPH_DATA[13][2].IN1
GRAPH_DATA[13][3] => GRAPH_DATA[13][3].IN1
GRAPH_DATA[13][4] => GRAPH_DATA[13][4].IN1
GRAPH_DATA[13][5] => GRAPH_DATA[13][5].IN1
GRAPH_DATA[13][6] => GRAPH_DATA[13][6].IN1
GRAPH_DATA[13][7] => GRAPH_DATA[13][7].IN1
GRAPH_DATA[13][8] => GRAPH_DATA[13][8].IN1
GRAPH_DATA[13][9] => GRAPH_DATA[13][9].IN1
GRAPH_DATA[13][10] => GRAPH_DATA[13][10].IN1
GRAPH_DATA[13][11] => GRAPH_DATA[13][11].IN1
GRAPH_DATA[13][12] => GRAPH_DATA[13][12].IN1
GRAPH_DATA[13][13] => GRAPH_DATA[13][13].IN1
GRAPH_DATA[13][14] => GRAPH_DATA[13][14].IN1
GRAPH_DATA[13][15] => GRAPH_DATA[13][15].IN1
GRAPH_DATA[14][0] => GRAPH_DATA[14][0].IN1
GRAPH_DATA[14][1] => GRAPH_DATA[14][1].IN1
GRAPH_DATA[14][2] => GRAPH_DATA[14][2].IN1
GRAPH_DATA[14][3] => GRAPH_DATA[14][3].IN1
GRAPH_DATA[14][4] => GRAPH_DATA[14][4].IN1
GRAPH_DATA[14][5] => GRAPH_DATA[14][5].IN1
GRAPH_DATA[14][6] => GRAPH_DATA[14][6].IN1
GRAPH_DATA[14][7] => GRAPH_DATA[14][7].IN1
GRAPH_DATA[14][8] => GRAPH_DATA[14][8].IN1
GRAPH_DATA[14][9] => GRAPH_DATA[14][9].IN1
GRAPH_DATA[14][10] => GRAPH_DATA[14][10].IN1
GRAPH_DATA[14][11] => GRAPH_DATA[14][11].IN1
GRAPH_DATA[14][12] => GRAPH_DATA[14][12].IN1
GRAPH_DATA[14][13] => GRAPH_DATA[14][13].IN1
GRAPH_DATA[14][14] => GRAPH_DATA[14][14].IN1
GRAPH_DATA[14][15] => GRAPH_DATA[14][15].IN1
GRAPH_DATA[15][0] => GRAPH_DATA[15][0].IN1
GRAPH_DATA[15][1] => GRAPH_DATA[15][1].IN1
GRAPH_DATA[15][2] => GRAPH_DATA[15][2].IN1
GRAPH_DATA[15][3] => GRAPH_DATA[15][3].IN1
GRAPH_DATA[15][4] => GRAPH_DATA[15][4].IN1
GRAPH_DATA[15][5] => GRAPH_DATA[15][5].IN1
GRAPH_DATA[15][6] => GRAPH_DATA[15][6].IN1
GRAPH_DATA[15][7] => GRAPH_DATA[15][7].IN1
GRAPH_DATA[15][8] => GRAPH_DATA[15][8].IN1
GRAPH_DATA[15][9] => GRAPH_DATA[15][9].IN1
GRAPH_DATA[15][10] => GRAPH_DATA[15][10].IN1
GRAPH_DATA[15][11] => GRAPH_DATA[15][11].IN1
GRAPH_DATA[15][12] => GRAPH_DATA[15][12].IN1
GRAPH_DATA[15][13] => GRAPH_DATA[15][13].IN1
GRAPH_DATA[15][14] => GRAPH_DATA[15][14].IN1
GRAPH_DATA[15][15] => GRAPH_DATA[15][15].IN1
DATA_READY => DATA_READY.IN1


|toplevel|DE2_Default:inst3|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|DE2_Default:inst3|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|toplevel|DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|toplevel|DE2_Default:inst3|VGA_Controller:u1
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Add7.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Add7.IN21
iCursor_X[2] => Add6.IN3
iCursor_X[3] => Add6.IN2
iCursor_X[4] => Add6.IN1
iCursor_X[5] => Add6.IN8
iCursor_X[6] => Add6.IN7
iCursor_X[7] => Add6.IN0
iCursor_X[8] => Add6.IN6
iCursor_X[9] => Add6.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Add10.IN22
iCursor_Y[1] => Add9.IN1
iCursor_Y[2] => Add9.IN9
iCursor_Y[3] => Add9.IN8
iCursor_Y[4] => Add9.IN7
iCursor_Y[5] => Add9.IN0
iCursor_Y[6] => Add9.IN6
iCursor_Y[7] => Add9.IN5
iCursor_Y[8] => Add9.IN4
iCursor_Y[9] => Add9.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|toplevel|DE2_Default:inst3|video_generator:video_generator
BLUE[0] <= graph_display:inst3.b[0]
BLUE[1] <= graph_display:inst3.b[1]
BLUE[2] <= graph_display:inst3.b[2]
BLUE[3] <= graph_display:inst3.b[3]
FSMCLK => graph_display:inst3.clock
DATA_UPDATE => graph_display:inst3.data_update
DATA_INPUT[0][0] => graph_display:inst3.data[15][0]
DATA_INPUT[0][1] => graph_display:inst3.data[15][1]
DATA_INPUT[0][2] => graph_display:inst3.data[15][2]
DATA_INPUT[0][3] => graph_display:inst3.data[15][3]
DATA_INPUT[0][4] => graph_display:inst3.data[15][4]
DATA_INPUT[0][5] => graph_display:inst3.data[15][5]
DATA_INPUT[0][6] => graph_display:inst3.data[15][6]
DATA_INPUT[0][7] => graph_display:inst3.data[15][7]
DATA_INPUT[0][8] => graph_display:inst3.data[15][8]
DATA_INPUT[0][9] => graph_display:inst3.data[15][9]
DATA_INPUT[0][10] => graph_display:inst3.data[15][10]
DATA_INPUT[0][11] => graph_display:inst3.data[15][11]
DATA_INPUT[0][12] => graph_display:inst3.data[15][12]
DATA_INPUT[0][13] => graph_display:inst3.data[15][13]
DATA_INPUT[0][14] => graph_display:inst3.data[15][14]
DATA_INPUT[0][15] => graph_display:inst3.data[15][15]
DATA_INPUT[1][0] => graph_display:inst3.data[14][0]
DATA_INPUT[1][1] => graph_display:inst3.data[14][1]
DATA_INPUT[1][2] => graph_display:inst3.data[14][2]
DATA_INPUT[1][3] => graph_display:inst3.data[14][3]
DATA_INPUT[1][4] => graph_display:inst3.data[14][4]
DATA_INPUT[1][5] => graph_display:inst3.data[14][5]
DATA_INPUT[1][6] => graph_display:inst3.data[14][6]
DATA_INPUT[1][7] => graph_display:inst3.data[14][7]
DATA_INPUT[1][8] => graph_display:inst3.data[14][8]
DATA_INPUT[1][9] => graph_display:inst3.data[14][9]
DATA_INPUT[1][10] => graph_display:inst3.data[14][10]
DATA_INPUT[1][11] => graph_display:inst3.data[14][11]
DATA_INPUT[1][12] => graph_display:inst3.data[14][12]
DATA_INPUT[1][13] => graph_display:inst3.data[14][13]
DATA_INPUT[1][14] => graph_display:inst3.data[14][14]
DATA_INPUT[1][15] => graph_display:inst3.data[14][15]
DATA_INPUT[2][0] => graph_display:inst3.data[13][0]
DATA_INPUT[2][1] => graph_display:inst3.data[13][1]
DATA_INPUT[2][2] => graph_display:inst3.data[13][2]
DATA_INPUT[2][3] => graph_display:inst3.data[13][3]
DATA_INPUT[2][4] => graph_display:inst3.data[13][4]
DATA_INPUT[2][5] => graph_display:inst3.data[13][5]
DATA_INPUT[2][6] => graph_display:inst3.data[13][6]
DATA_INPUT[2][7] => graph_display:inst3.data[13][7]
DATA_INPUT[2][8] => graph_display:inst3.data[13][8]
DATA_INPUT[2][9] => graph_display:inst3.data[13][9]
DATA_INPUT[2][10] => graph_display:inst3.data[13][10]
DATA_INPUT[2][11] => graph_display:inst3.data[13][11]
DATA_INPUT[2][12] => graph_display:inst3.data[13][12]
DATA_INPUT[2][13] => graph_display:inst3.data[13][13]
DATA_INPUT[2][14] => graph_display:inst3.data[13][14]
DATA_INPUT[2][15] => graph_display:inst3.data[13][15]
DATA_INPUT[3][0] => graph_display:inst3.data[12][0]
DATA_INPUT[3][1] => graph_display:inst3.data[12][1]
DATA_INPUT[3][2] => graph_display:inst3.data[12][2]
DATA_INPUT[3][3] => graph_display:inst3.data[12][3]
DATA_INPUT[3][4] => graph_display:inst3.data[12][4]
DATA_INPUT[3][5] => graph_display:inst3.data[12][5]
DATA_INPUT[3][6] => graph_display:inst3.data[12][6]
DATA_INPUT[3][7] => graph_display:inst3.data[12][7]
DATA_INPUT[3][8] => graph_display:inst3.data[12][8]
DATA_INPUT[3][9] => graph_display:inst3.data[12][9]
DATA_INPUT[3][10] => graph_display:inst3.data[12][10]
DATA_INPUT[3][11] => graph_display:inst3.data[12][11]
DATA_INPUT[3][12] => graph_display:inst3.data[12][12]
DATA_INPUT[3][13] => graph_display:inst3.data[12][13]
DATA_INPUT[3][14] => graph_display:inst3.data[12][14]
DATA_INPUT[3][15] => graph_display:inst3.data[12][15]
DATA_INPUT[4][0] => graph_display:inst3.data[11][0]
DATA_INPUT[4][1] => graph_display:inst3.data[11][1]
DATA_INPUT[4][2] => graph_display:inst3.data[11][2]
DATA_INPUT[4][3] => graph_display:inst3.data[11][3]
DATA_INPUT[4][4] => graph_display:inst3.data[11][4]
DATA_INPUT[4][5] => graph_display:inst3.data[11][5]
DATA_INPUT[4][6] => graph_display:inst3.data[11][6]
DATA_INPUT[4][7] => graph_display:inst3.data[11][7]
DATA_INPUT[4][8] => graph_display:inst3.data[11][8]
DATA_INPUT[4][9] => graph_display:inst3.data[11][9]
DATA_INPUT[4][10] => graph_display:inst3.data[11][10]
DATA_INPUT[4][11] => graph_display:inst3.data[11][11]
DATA_INPUT[4][12] => graph_display:inst3.data[11][12]
DATA_INPUT[4][13] => graph_display:inst3.data[11][13]
DATA_INPUT[4][14] => graph_display:inst3.data[11][14]
DATA_INPUT[4][15] => graph_display:inst3.data[11][15]
DATA_INPUT[5][0] => graph_display:inst3.data[10][0]
DATA_INPUT[5][1] => graph_display:inst3.data[10][1]
DATA_INPUT[5][2] => graph_display:inst3.data[10][2]
DATA_INPUT[5][3] => graph_display:inst3.data[10][3]
DATA_INPUT[5][4] => graph_display:inst3.data[10][4]
DATA_INPUT[5][5] => graph_display:inst3.data[10][5]
DATA_INPUT[5][6] => graph_display:inst3.data[10][6]
DATA_INPUT[5][7] => graph_display:inst3.data[10][7]
DATA_INPUT[5][8] => graph_display:inst3.data[10][8]
DATA_INPUT[5][9] => graph_display:inst3.data[10][9]
DATA_INPUT[5][10] => graph_display:inst3.data[10][10]
DATA_INPUT[5][11] => graph_display:inst3.data[10][11]
DATA_INPUT[5][12] => graph_display:inst3.data[10][12]
DATA_INPUT[5][13] => graph_display:inst3.data[10][13]
DATA_INPUT[5][14] => graph_display:inst3.data[10][14]
DATA_INPUT[5][15] => graph_display:inst3.data[10][15]
DATA_INPUT[6][0] => graph_display:inst3.data[9][0]
DATA_INPUT[6][1] => graph_display:inst3.data[9][1]
DATA_INPUT[6][2] => graph_display:inst3.data[9][2]
DATA_INPUT[6][3] => graph_display:inst3.data[9][3]
DATA_INPUT[6][4] => graph_display:inst3.data[9][4]
DATA_INPUT[6][5] => graph_display:inst3.data[9][5]
DATA_INPUT[6][6] => graph_display:inst3.data[9][6]
DATA_INPUT[6][7] => graph_display:inst3.data[9][7]
DATA_INPUT[6][8] => graph_display:inst3.data[9][8]
DATA_INPUT[6][9] => graph_display:inst3.data[9][9]
DATA_INPUT[6][10] => graph_display:inst3.data[9][10]
DATA_INPUT[6][11] => graph_display:inst3.data[9][11]
DATA_INPUT[6][12] => graph_display:inst3.data[9][12]
DATA_INPUT[6][13] => graph_display:inst3.data[9][13]
DATA_INPUT[6][14] => graph_display:inst3.data[9][14]
DATA_INPUT[6][15] => graph_display:inst3.data[9][15]
DATA_INPUT[7][0] => graph_display:inst3.data[8][0]
DATA_INPUT[7][1] => graph_display:inst3.data[8][1]
DATA_INPUT[7][2] => graph_display:inst3.data[8][2]
DATA_INPUT[7][3] => graph_display:inst3.data[8][3]
DATA_INPUT[7][4] => graph_display:inst3.data[8][4]
DATA_INPUT[7][5] => graph_display:inst3.data[8][5]
DATA_INPUT[7][6] => graph_display:inst3.data[8][6]
DATA_INPUT[7][7] => graph_display:inst3.data[8][7]
DATA_INPUT[7][8] => graph_display:inst3.data[8][8]
DATA_INPUT[7][9] => graph_display:inst3.data[8][9]
DATA_INPUT[7][10] => graph_display:inst3.data[8][10]
DATA_INPUT[7][11] => graph_display:inst3.data[8][11]
DATA_INPUT[7][12] => graph_display:inst3.data[8][12]
DATA_INPUT[7][13] => graph_display:inst3.data[8][13]
DATA_INPUT[7][14] => graph_display:inst3.data[8][14]
DATA_INPUT[7][15] => graph_display:inst3.data[8][15]
DATA_INPUT[8][0] => graph_display:inst3.data[7][0]
DATA_INPUT[8][1] => graph_display:inst3.data[7][1]
DATA_INPUT[8][2] => graph_display:inst3.data[7][2]
DATA_INPUT[8][3] => graph_display:inst3.data[7][3]
DATA_INPUT[8][4] => graph_display:inst3.data[7][4]
DATA_INPUT[8][5] => graph_display:inst3.data[7][5]
DATA_INPUT[8][6] => graph_display:inst3.data[7][6]
DATA_INPUT[8][7] => graph_display:inst3.data[7][7]
DATA_INPUT[8][8] => graph_display:inst3.data[7][8]
DATA_INPUT[8][9] => graph_display:inst3.data[7][9]
DATA_INPUT[8][10] => graph_display:inst3.data[7][10]
DATA_INPUT[8][11] => graph_display:inst3.data[7][11]
DATA_INPUT[8][12] => graph_display:inst3.data[7][12]
DATA_INPUT[8][13] => graph_display:inst3.data[7][13]
DATA_INPUT[8][14] => graph_display:inst3.data[7][14]
DATA_INPUT[8][15] => graph_display:inst3.data[7][15]
DATA_INPUT[9][0] => graph_display:inst3.data[6][0]
DATA_INPUT[9][1] => graph_display:inst3.data[6][1]
DATA_INPUT[9][2] => graph_display:inst3.data[6][2]
DATA_INPUT[9][3] => graph_display:inst3.data[6][3]
DATA_INPUT[9][4] => graph_display:inst3.data[6][4]
DATA_INPUT[9][5] => graph_display:inst3.data[6][5]
DATA_INPUT[9][6] => graph_display:inst3.data[6][6]
DATA_INPUT[9][7] => graph_display:inst3.data[6][7]
DATA_INPUT[9][8] => graph_display:inst3.data[6][8]
DATA_INPUT[9][9] => graph_display:inst3.data[6][9]
DATA_INPUT[9][10] => graph_display:inst3.data[6][10]
DATA_INPUT[9][11] => graph_display:inst3.data[6][11]
DATA_INPUT[9][12] => graph_display:inst3.data[6][12]
DATA_INPUT[9][13] => graph_display:inst3.data[6][13]
DATA_INPUT[9][14] => graph_display:inst3.data[6][14]
DATA_INPUT[9][15] => graph_display:inst3.data[6][15]
DATA_INPUT[10][0] => graph_display:inst3.data[5][0]
DATA_INPUT[10][1] => graph_display:inst3.data[5][1]
DATA_INPUT[10][2] => graph_display:inst3.data[5][2]
DATA_INPUT[10][3] => graph_display:inst3.data[5][3]
DATA_INPUT[10][4] => graph_display:inst3.data[5][4]
DATA_INPUT[10][5] => graph_display:inst3.data[5][5]
DATA_INPUT[10][6] => graph_display:inst3.data[5][6]
DATA_INPUT[10][7] => graph_display:inst3.data[5][7]
DATA_INPUT[10][8] => graph_display:inst3.data[5][8]
DATA_INPUT[10][9] => graph_display:inst3.data[5][9]
DATA_INPUT[10][10] => graph_display:inst3.data[5][10]
DATA_INPUT[10][11] => graph_display:inst3.data[5][11]
DATA_INPUT[10][12] => graph_display:inst3.data[5][12]
DATA_INPUT[10][13] => graph_display:inst3.data[5][13]
DATA_INPUT[10][14] => graph_display:inst3.data[5][14]
DATA_INPUT[10][15] => graph_display:inst3.data[5][15]
DATA_INPUT[11][0] => graph_display:inst3.data[4][0]
DATA_INPUT[11][1] => graph_display:inst3.data[4][1]
DATA_INPUT[11][2] => graph_display:inst3.data[4][2]
DATA_INPUT[11][3] => graph_display:inst3.data[4][3]
DATA_INPUT[11][4] => graph_display:inst3.data[4][4]
DATA_INPUT[11][5] => graph_display:inst3.data[4][5]
DATA_INPUT[11][6] => graph_display:inst3.data[4][6]
DATA_INPUT[11][7] => graph_display:inst3.data[4][7]
DATA_INPUT[11][8] => graph_display:inst3.data[4][8]
DATA_INPUT[11][9] => graph_display:inst3.data[4][9]
DATA_INPUT[11][10] => graph_display:inst3.data[4][10]
DATA_INPUT[11][11] => graph_display:inst3.data[4][11]
DATA_INPUT[11][12] => graph_display:inst3.data[4][12]
DATA_INPUT[11][13] => graph_display:inst3.data[4][13]
DATA_INPUT[11][14] => graph_display:inst3.data[4][14]
DATA_INPUT[11][15] => graph_display:inst3.data[4][15]
DATA_INPUT[12][0] => graph_display:inst3.data[3][0]
DATA_INPUT[12][1] => graph_display:inst3.data[3][1]
DATA_INPUT[12][2] => graph_display:inst3.data[3][2]
DATA_INPUT[12][3] => graph_display:inst3.data[3][3]
DATA_INPUT[12][4] => graph_display:inst3.data[3][4]
DATA_INPUT[12][5] => graph_display:inst3.data[3][5]
DATA_INPUT[12][6] => graph_display:inst3.data[3][6]
DATA_INPUT[12][7] => graph_display:inst3.data[3][7]
DATA_INPUT[12][8] => graph_display:inst3.data[3][8]
DATA_INPUT[12][9] => graph_display:inst3.data[3][9]
DATA_INPUT[12][10] => graph_display:inst3.data[3][10]
DATA_INPUT[12][11] => graph_display:inst3.data[3][11]
DATA_INPUT[12][12] => graph_display:inst3.data[3][12]
DATA_INPUT[12][13] => graph_display:inst3.data[3][13]
DATA_INPUT[12][14] => graph_display:inst3.data[3][14]
DATA_INPUT[12][15] => graph_display:inst3.data[3][15]
DATA_INPUT[13][0] => graph_display:inst3.data[2][0]
DATA_INPUT[13][1] => graph_display:inst3.data[2][1]
DATA_INPUT[13][2] => graph_display:inst3.data[2][2]
DATA_INPUT[13][3] => graph_display:inst3.data[2][3]
DATA_INPUT[13][4] => graph_display:inst3.data[2][4]
DATA_INPUT[13][5] => graph_display:inst3.data[2][5]
DATA_INPUT[13][6] => graph_display:inst3.data[2][6]
DATA_INPUT[13][7] => graph_display:inst3.data[2][7]
DATA_INPUT[13][8] => graph_display:inst3.data[2][8]
DATA_INPUT[13][9] => graph_display:inst3.data[2][9]
DATA_INPUT[13][10] => graph_display:inst3.data[2][10]
DATA_INPUT[13][11] => graph_display:inst3.data[2][11]
DATA_INPUT[13][12] => graph_display:inst3.data[2][12]
DATA_INPUT[13][13] => graph_display:inst3.data[2][13]
DATA_INPUT[13][14] => graph_display:inst3.data[2][14]
DATA_INPUT[13][15] => graph_display:inst3.data[2][15]
DATA_INPUT[14][0] => graph_display:inst3.data[1][0]
DATA_INPUT[14][1] => graph_display:inst3.data[1][1]
DATA_INPUT[14][2] => graph_display:inst3.data[1][2]
DATA_INPUT[14][3] => graph_display:inst3.data[1][3]
DATA_INPUT[14][4] => graph_display:inst3.data[1][4]
DATA_INPUT[14][5] => graph_display:inst3.data[1][5]
DATA_INPUT[14][6] => graph_display:inst3.data[1][6]
DATA_INPUT[14][7] => graph_display:inst3.data[1][7]
DATA_INPUT[14][8] => graph_display:inst3.data[1][8]
DATA_INPUT[14][9] => graph_display:inst3.data[1][9]
DATA_INPUT[14][10] => graph_display:inst3.data[1][10]
DATA_INPUT[14][11] => graph_display:inst3.data[1][11]
DATA_INPUT[14][12] => graph_display:inst3.data[1][12]
DATA_INPUT[14][13] => graph_display:inst3.data[1][13]
DATA_INPUT[14][14] => graph_display:inst3.data[1][14]
DATA_INPUT[14][15] => graph_display:inst3.data[1][15]
DATA_INPUT[15][0] => graph_display:inst3.data[0][0]
DATA_INPUT[15][1] => graph_display:inst3.data[0][1]
DATA_INPUT[15][2] => graph_display:inst3.data[0][2]
DATA_INPUT[15][3] => graph_display:inst3.data[0][3]
DATA_INPUT[15][4] => graph_display:inst3.data[0][4]
DATA_INPUT[15][5] => graph_display:inst3.data[0][5]
DATA_INPUT[15][6] => graph_display:inst3.data[0][6]
DATA_INPUT[15][7] => graph_display:inst3.data[0][7]
DATA_INPUT[15][8] => graph_display:inst3.data[0][8]
DATA_INPUT[15][9] => graph_display:inst3.data[0][9]
DATA_INPUT[15][10] => graph_display:inst3.data[0][10]
DATA_INPUT[15][11] => graph_display:inst3.data[0][11]
DATA_INPUT[15][12] => graph_display:inst3.data[0][12]
DATA_INPUT[15][13] => graph_display:inst3.data[0][13]
DATA_INPUT[15][14] => graph_display:inst3.data[0][14]
DATA_INPUT[15][15] => graph_display:inst3.data[0][15]
Coord_X[0] => graph_display:inst3.x[0]
Coord_X[1] => graph_display:inst3.x[1]
Coord_X[2] => graph_display:inst3.x[2]
Coord_X[3] => graph_display:inst3.x[3]
Coord_X[4] => graph_display:inst3.x[4]
Coord_X[5] => graph_display:inst3.x[5]
Coord_X[6] => graph_display:inst3.x[6]
Coord_X[7] => graph_display:inst3.x[7]
Coord_X[8] => graph_display:inst3.x[8]
Coord_X[9] => graph_display:inst3.x[9]
Coord_Y[0] => graph_display:inst3.y[0]
Coord_Y[1] => graph_display:inst3.y[1]
Coord_Y[2] => graph_display:inst3.y[2]
Coord_Y[3] => graph_display:inst3.y[3]
Coord_Y[4] => graph_display:inst3.y[4]
Coord_Y[5] => graph_display:inst3.y[5]
Coord_Y[6] => graph_display:inst3.y[6]
Coord_Y[7] => graph_display:inst3.y[7]
Coord_Y[8] => graph_display:inst3.y[8]
Coord_Y[9] => graph_display:inst3.y[9]
GREEN[0] <= graph_display:inst3.g[0]
GREEN[1] <= graph_display:inst3.g[1]
GREEN[2] <= graph_display:inst3.g[2]
GREEN[3] <= graph_display:inst3.g[3]
RED[0] <= graph_display:inst3.r[0]
RED[1] <= graph_display:inst3.r[1]
RED[2] <= graph_display:inst3.r[2]
RED[3] <= graph_display:inst3.r[3]
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~


|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3
clock => ~NO_FANOUT~
x[0] => Div0.IN15
x[0] => Equal2.IN31
x[0] => Add1.IN20
x[0] => Equal0.IN9
x[1] => Div0.IN14
x[1] => Equal2.IN30
x[1] => Add1.IN19
x[1] => Equal0.IN8
x[2] => Div0.IN13
x[2] => Equal2.IN29
x[2] => Add1.IN18
x[2] => Equal0.IN7
x[3] => Div0.IN12
x[3] => Equal2.IN28
x[3] => Add1.IN17
x[3] => Equal0.IN6
x[4] => Div0.IN11
x[4] => Equal2.IN27
x[4] => Add1.IN16
x[4] => Equal0.IN5
x[5] => Div0.IN10
x[5] => Equal2.IN26
x[5] => Add1.IN15
x[5] => Equal0.IN4
x[6] => Div0.IN9
x[6] => Equal2.IN25
x[6] => Add1.IN14
x[6] => Equal0.IN3
x[7] => Div0.IN8
x[7] => Equal2.IN24
x[7] => Add1.IN13
x[7] => Equal0.IN2
x[8] => Div0.IN7
x[8] => Equal2.IN23
x[8] => Add1.IN12
x[8] => Equal0.IN1
x[9] => Div0.IN6
x[9] => Equal2.IN22
x[9] => Add1.IN11
x[9] => Equal0.IN0
y[0] => LessThan1.IN20
y[0] => Equal4.IN19
y[0] => Equal1.IN9
y[1] => LessThan1.IN19
y[1] => Equal4.IN18
y[1] => Equal1.IN8
y[2] => LessThan1.IN18
y[2] => Equal4.IN17
y[2] => Equal1.IN7
y[3] => LessThan1.IN17
y[3] => Equal4.IN16
y[3] => Equal1.IN6
y[4] => LessThan1.IN16
y[4] => Equal4.IN15
y[4] => Equal1.IN5
y[5] => LessThan1.IN15
y[5] => Equal4.IN14
y[5] => Equal1.IN4
y[6] => LessThan1.IN14
y[6] => Equal4.IN13
y[6] => Equal1.IN3
y[7] => LessThan1.IN13
y[7] => Equal4.IN12
y[7] => Equal1.IN2
y[8] => LessThan1.IN12
y[8] => Equal4.IN11
y[8] => Equal1.IN1
y[9] => LessThan1.IN11
y[9] => Equal1.IN0
y[9] => Equal4.IN0
data[15][0] => data_reg[15][0].DATAIN
data[15][1] => data_reg[15][1].DATAIN
data[15][2] => data_reg[15][2].DATAIN
data[15][3] => data_reg[15][3].DATAIN
data[15][4] => data_reg[15][4].DATAIN
data[15][5] => data_reg[15][5].DATAIN
data[15][6] => data_reg[15][6].DATAIN
data[15][7] => data_reg[15][7].DATAIN
data[15][8] => data_reg[15][8].DATAIN
data[15][9] => data_reg[15][9].DATAIN
data[15][10] => data_reg[15][10].DATAIN
data[15][11] => data_reg[15][11].DATAIN
data[15][12] => data_reg[15][12].DATAIN
data[15][13] => data_reg[15][13].DATAIN
data[15][14] => data_reg[15][14].DATAIN
data[15][15] => data_reg[15][15].DATAIN
data[14][0] => data_reg[14][0].DATAIN
data[14][1] => data_reg[14][1].DATAIN
data[14][2] => data_reg[14][2].DATAIN
data[14][3] => data_reg[14][3].DATAIN
data[14][4] => data_reg[14][4].DATAIN
data[14][5] => data_reg[14][5].DATAIN
data[14][6] => data_reg[14][6].DATAIN
data[14][7] => data_reg[14][7].DATAIN
data[14][8] => data_reg[14][8].DATAIN
data[14][9] => data_reg[14][9].DATAIN
data[14][10] => data_reg[14][10].DATAIN
data[14][11] => data_reg[14][11].DATAIN
data[14][12] => data_reg[14][12].DATAIN
data[14][13] => data_reg[14][13].DATAIN
data[14][14] => data_reg[14][14].DATAIN
data[14][15] => data_reg[14][15].DATAIN
data[13][0] => data_reg[13][0].DATAIN
data[13][1] => data_reg[13][1].DATAIN
data[13][2] => data_reg[13][2].DATAIN
data[13][3] => data_reg[13][3].DATAIN
data[13][4] => data_reg[13][4].DATAIN
data[13][5] => data_reg[13][5].DATAIN
data[13][6] => data_reg[13][6].DATAIN
data[13][7] => data_reg[13][7].DATAIN
data[13][8] => data_reg[13][8].DATAIN
data[13][9] => data_reg[13][9].DATAIN
data[13][10] => data_reg[13][10].DATAIN
data[13][11] => data_reg[13][11].DATAIN
data[13][12] => data_reg[13][12].DATAIN
data[13][13] => data_reg[13][13].DATAIN
data[13][14] => data_reg[13][14].DATAIN
data[13][15] => data_reg[13][15].DATAIN
data[12][0] => data_reg[12][0].DATAIN
data[12][1] => data_reg[12][1].DATAIN
data[12][2] => data_reg[12][2].DATAIN
data[12][3] => data_reg[12][3].DATAIN
data[12][4] => data_reg[12][4].DATAIN
data[12][5] => data_reg[12][5].DATAIN
data[12][6] => data_reg[12][6].DATAIN
data[12][7] => data_reg[12][7].DATAIN
data[12][8] => data_reg[12][8].DATAIN
data[12][9] => data_reg[12][9].DATAIN
data[12][10] => data_reg[12][10].DATAIN
data[12][11] => data_reg[12][11].DATAIN
data[12][12] => data_reg[12][12].DATAIN
data[12][13] => data_reg[12][13].DATAIN
data[12][14] => data_reg[12][14].DATAIN
data[12][15] => data_reg[12][15].DATAIN
data[11][0] => data_reg[11][0].DATAIN
data[11][1] => data_reg[11][1].DATAIN
data[11][2] => data_reg[11][2].DATAIN
data[11][3] => data_reg[11][3].DATAIN
data[11][4] => data_reg[11][4].DATAIN
data[11][5] => data_reg[11][5].DATAIN
data[11][6] => data_reg[11][6].DATAIN
data[11][7] => data_reg[11][7].DATAIN
data[11][8] => data_reg[11][8].DATAIN
data[11][9] => data_reg[11][9].DATAIN
data[11][10] => data_reg[11][10].DATAIN
data[11][11] => data_reg[11][11].DATAIN
data[11][12] => data_reg[11][12].DATAIN
data[11][13] => data_reg[11][13].DATAIN
data[11][14] => data_reg[11][14].DATAIN
data[11][15] => data_reg[11][15].DATAIN
data[10][0] => data_reg[10][0].DATAIN
data[10][1] => data_reg[10][1].DATAIN
data[10][2] => data_reg[10][2].DATAIN
data[10][3] => data_reg[10][3].DATAIN
data[10][4] => data_reg[10][4].DATAIN
data[10][5] => data_reg[10][5].DATAIN
data[10][6] => data_reg[10][6].DATAIN
data[10][7] => data_reg[10][7].DATAIN
data[10][8] => data_reg[10][8].DATAIN
data[10][9] => data_reg[10][9].DATAIN
data[10][10] => data_reg[10][10].DATAIN
data[10][11] => data_reg[10][11].DATAIN
data[10][12] => data_reg[10][12].DATAIN
data[10][13] => data_reg[10][13].DATAIN
data[10][14] => data_reg[10][14].DATAIN
data[10][15] => data_reg[10][15].DATAIN
data[9][0] => data_reg[9][0].DATAIN
data[9][1] => data_reg[9][1].DATAIN
data[9][2] => data_reg[9][2].DATAIN
data[9][3] => data_reg[9][3].DATAIN
data[9][4] => data_reg[9][4].DATAIN
data[9][5] => data_reg[9][5].DATAIN
data[9][6] => data_reg[9][6].DATAIN
data[9][7] => data_reg[9][7].DATAIN
data[9][8] => data_reg[9][8].DATAIN
data[9][9] => data_reg[9][9].DATAIN
data[9][10] => data_reg[9][10].DATAIN
data[9][11] => data_reg[9][11].DATAIN
data[9][12] => data_reg[9][12].DATAIN
data[9][13] => data_reg[9][13].DATAIN
data[9][14] => data_reg[9][14].DATAIN
data[9][15] => data_reg[9][15].DATAIN
data[8][0] => data_reg[8][0].DATAIN
data[8][1] => data_reg[8][1].DATAIN
data[8][2] => data_reg[8][2].DATAIN
data[8][3] => data_reg[8][3].DATAIN
data[8][4] => data_reg[8][4].DATAIN
data[8][5] => data_reg[8][5].DATAIN
data[8][6] => data_reg[8][6].DATAIN
data[8][7] => data_reg[8][7].DATAIN
data[8][8] => data_reg[8][8].DATAIN
data[8][9] => data_reg[8][9].DATAIN
data[8][10] => data_reg[8][10].DATAIN
data[8][11] => data_reg[8][11].DATAIN
data[8][12] => data_reg[8][12].DATAIN
data[8][13] => data_reg[8][13].DATAIN
data[8][14] => data_reg[8][14].DATAIN
data[8][15] => data_reg[8][15].DATAIN
data[7][0] => data_reg[7][0].DATAIN
data[7][1] => data_reg[7][1].DATAIN
data[7][2] => data_reg[7][2].DATAIN
data[7][3] => data_reg[7][3].DATAIN
data[7][4] => data_reg[7][4].DATAIN
data[7][5] => data_reg[7][5].DATAIN
data[7][6] => data_reg[7][6].DATAIN
data[7][7] => data_reg[7][7].DATAIN
data[7][8] => data_reg[7][8].DATAIN
data[7][9] => data_reg[7][9].DATAIN
data[7][10] => data_reg[7][10].DATAIN
data[7][11] => data_reg[7][11].DATAIN
data[7][12] => data_reg[7][12].DATAIN
data[7][13] => data_reg[7][13].DATAIN
data[7][14] => data_reg[7][14].DATAIN
data[7][15] => data_reg[7][15].DATAIN
data[6][0] => data_reg[6][0].DATAIN
data[6][1] => data_reg[6][1].DATAIN
data[6][2] => data_reg[6][2].DATAIN
data[6][3] => data_reg[6][3].DATAIN
data[6][4] => data_reg[6][4].DATAIN
data[6][5] => data_reg[6][5].DATAIN
data[6][6] => data_reg[6][6].DATAIN
data[6][7] => data_reg[6][7].DATAIN
data[6][8] => data_reg[6][8].DATAIN
data[6][9] => data_reg[6][9].DATAIN
data[6][10] => data_reg[6][10].DATAIN
data[6][11] => data_reg[6][11].DATAIN
data[6][12] => data_reg[6][12].DATAIN
data[6][13] => data_reg[6][13].DATAIN
data[6][14] => data_reg[6][14].DATAIN
data[6][15] => data_reg[6][15].DATAIN
data[5][0] => data_reg[5][0].DATAIN
data[5][1] => data_reg[5][1].DATAIN
data[5][2] => data_reg[5][2].DATAIN
data[5][3] => data_reg[5][3].DATAIN
data[5][4] => data_reg[5][4].DATAIN
data[5][5] => data_reg[5][5].DATAIN
data[5][6] => data_reg[5][6].DATAIN
data[5][7] => data_reg[5][7].DATAIN
data[5][8] => data_reg[5][8].DATAIN
data[5][9] => data_reg[5][9].DATAIN
data[5][10] => data_reg[5][10].DATAIN
data[5][11] => data_reg[5][11].DATAIN
data[5][12] => data_reg[5][12].DATAIN
data[5][13] => data_reg[5][13].DATAIN
data[5][14] => data_reg[5][14].DATAIN
data[5][15] => data_reg[5][15].DATAIN
data[4][0] => data_reg[4][0].DATAIN
data[4][1] => data_reg[4][1].DATAIN
data[4][2] => data_reg[4][2].DATAIN
data[4][3] => data_reg[4][3].DATAIN
data[4][4] => data_reg[4][4].DATAIN
data[4][5] => data_reg[4][5].DATAIN
data[4][6] => data_reg[4][6].DATAIN
data[4][7] => data_reg[4][7].DATAIN
data[4][8] => data_reg[4][8].DATAIN
data[4][9] => data_reg[4][9].DATAIN
data[4][10] => data_reg[4][10].DATAIN
data[4][11] => data_reg[4][11].DATAIN
data[4][12] => data_reg[4][12].DATAIN
data[4][13] => data_reg[4][13].DATAIN
data[4][14] => data_reg[4][14].DATAIN
data[4][15] => data_reg[4][15].DATAIN
data[3][0] => data_reg[3][0].DATAIN
data[3][1] => data_reg[3][1].DATAIN
data[3][2] => data_reg[3][2].DATAIN
data[3][3] => data_reg[3][3].DATAIN
data[3][4] => data_reg[3][4].DATAIN
data[3][5] => data_reg[3][5].DATAIN
data[3][6] => data_reg[3][6].DATAIN
data[3][7] => data_reg[3][7].DATAIN
data[3][8] => data_reg[3][8].DATAIN
data[3][9] => data_reg[3][9].DATAIN
data[3][10] => data_reg[3][10].DATAIN
data[3][11] => data_reg[3][11].DATAIN
data[3][12] => data_reg[3][12].DATAIN
data[3][13] => data_reg[3][13].DATAIN
data[3][14] => data_reg[3][14].DATAIN
data[3][15] => data_reg[3][15].DATAIN
data[2][0] => data_reg[2][0].DATAIN
data[2][1] => data_reg[2][1].DATAIN
data[2][2] => data_reg[2][2].DATAIN
data[2][3] => data_reg[2][3].DATAIN
data[2][4] => data_reg[2][4].DATAIN
data[2][5] => data_reg[2][5].DATAIN
data[2][6] => data_reg[2][6].DATAIN
data[2][7] => data_reg[2][7].DATAIN
data[2][8] => data_reg[2][8].DATAIN
data[2][9] => data_reg[2][9].DATAIN
data[2][10] => data_reg[2][10].DATAIN
data[2][11] => data_reg[2][11].DATAIN
data[2][12] => data_reg[2][12].DATAIN
data[2][13] => data_reg[2][13].DATAIN
data[2][14] => data_reg[2][14].DATAIN
data[2][15] => data_reg[2][15].DATAIN
data[1][0] => data_reg[1][0].DATAIN
data[1][1] => data_reg[1][1].DATAIN
data[1][2] => data_reg[1][2].DATAIN
data[1][3] => data_reg[1][3].DATAIN
data[1][4] => data_reg[1][4].DATAIN
data[1][5] => data_reg[1][5].DATAIN
data[1][6] => data_reg[1][6].DATAIN
data[1][7] => data_reg[1][7].DATAIN
data[1][8] => data_reg[1][8].DATAIN
data[1][9] => data_reg[1][9].DATAIN
data[1][10] => data_reg[1][10].DATAIN
data[1][11] => data_reg[1][11].DATAIN
data[1][12] => data_reg[1][12].DATAIN
data[1][13] => data_reg[1][13].DATAIN
data[1][14] => data_reg[1][14].DATAIN
data[1][15] => data_reg[1][15].DATAIN
data[0][0] => data_reg[0][0].DATAIN
data[0][1] => data_reg[0][1].DATAIN
data[0][2] => data_reg[0][2].DATAIN
data[0][3] => data_reg[0][3].DATAIN
data[0][4] => data_reg[0][4].DATAIN
data[0][5] => data_reg[0][5].DATAIN
data[0][6] => data_reg[0][6].DATAIN
data[0][7] => data_reg[0][7].DATAIN
data[0][8] => data_reg[0][8].DATAIN
data[0][9] => data_reg[0][9].DATAIN
data[0][10] => data_reg[0][10].DATAIN
data[0][11] => data_reg[0][11].DATAIN
data[0][12] => data_reg[0][12].DATAIN
data[0][13] => data_reg[0][13].DATAIN
data[0][14] => data_reg[0][14].DATAIN
data[0][15] => data_reg[0][15].DATAIN
data_update => ~NO_FANOUT~
r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][0] <= data_reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][1] <= data_reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][2] <= data_reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][3] <= data_reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][4] <= data_reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][5] <= data_reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][6] <= data_reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][7] <= data_reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][8] <= data_reg[15][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][9] <= data_reg[15][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][10] <= data_reg[15][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][11] <= data_reg[15][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][12] <= data_reg[15][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][13] <= data_reg[15][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][14] <= data_reg[15][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[15][15] <= data_reg[15][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][0] <= data_reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][1] <= data_reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][2] <= data_reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][3] <= data_reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][4] <= data_reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][5] <= data_reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][6] <= data_reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][7] <= data_reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][8] <= data_reg[14][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][9] <= data_reg[14][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][10] <= data_reg[14][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][11] <= data_reg[14][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][12] <= data_reg[14][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][13] <= data_reg[14][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][14] <= data_reg[14][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[14][15] <= data_reg[14][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][0] <= data_reg[13][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][1] <= data_reg[13][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][2] <= data_reg[13][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][3] <= data_reg[13][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][4] <= data_reg[13][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][5] <= data_reg[13][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][6] <= data_reg[13][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][7] <= data_reg[13][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][8] <= data_reg[13][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][9] <= data_reg[13][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][10] <= data_reg[13][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][11] <= data_reg[13][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][12] <= data_reg[13][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][13] <= data_reg[13][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][14] <= data_reg[13][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[13][15] <= data_reg[13][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][0] <= data_reg[12][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][1] <= data_reg[12][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][2] <= data_reg[12][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][3] <= data_reg[12][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][4] <= data_reg[12][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][5] <= data_reg[12][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][6] <= data_reg[12][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][7] <= data_reg[12][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][8] <= data_reg[12][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][9] <= data_reg[12][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][10] <= data_reg[12][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][11] <= data_reg[12][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][12] <= data_reg[12][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][13] <= data_reg[12][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][14] <= data_reg[12][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[12][15] <= data_reg[12][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][0] <= data_reg[11][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][1] <= data_reg[11][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][2] <= data_reg[11][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][3] <= data_reg[11][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][4] <= data_reg[11][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][5] <= data_reg[11][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][6] <= data_reg[11][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][7] <= data_reg[11][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][8] <= data_reg[11][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][9] <= data_reg[11][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][10] <= data_reg[11][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][11] <= data_reg[11][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][12] <= data_reg[11][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][13] <= data_reg[11][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][14] <= data_reg[11][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[11][15] <= data_reg[11][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][0] <= data_reg[10][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][1] <= data_reg[10][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][2] <= data_reg[10][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][3] <= data_reg[10][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][4] <= data_reg[10][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][5] <= data_reg[10][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][6] <= data_reg[10][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][7] <= data_reg[10][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][8] <= data_reg[10][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][9] <= data_reg[10][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][10] <= data_reg[10][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][11] <= data_reg[10][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][12] <= data_reg[10][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][13] <= data_reg[10][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][14] <= data_reg[10][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[10][15] <= data_reg[10][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][0] <= data_reg[9][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][1] <= data_reg[9][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][2] <= data_reg[9][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][3] <= data_reg[9][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][4] <= data_reg[9][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][5] <= data_reg[9][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][6] <= data_reg[9][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][7] <= data_reg[9][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][8] <= data_reg[9][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][9] <= data_reg[9][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][10] <= data_reg[9][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][11] <= data_reg[9][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][12] <= data_reg[9][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][13] <= data_reg[9][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][14] <= data_reg[9][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[9][15] <= data_reg[9][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][0] <= data_reg[8][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][1] <= data_reg[8][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][2] <= data_reg[8][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][3] <= data_reg[8][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][4] <= data_reg[8][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][5] <= data_reg[8][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][6] <= data_reg[8][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][7] <= data_reg[8][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][8] <= data_reg[8][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][9] <= data_reg[8][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][10] <= data_reg[8][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][11] <= data_reg[8][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][12] <= data_reg[8][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][13] <= data_reg[8][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][14] <= data_reg[8][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[8][15] <= data_reg[8][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][0] <= data_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][1] <= data_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][2] <= data_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][3] <= data_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][4] <= data_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][5] <= data_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][6] <= data_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][7] <= data_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][8] <= data_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][9] <= data_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][10] <= data_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][11] <= data_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][12] <= data_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][13] <= data_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][14] <= data_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[7][15] <= data_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][0] <= data_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][1] <= data_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][2] <= data_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][3] <= data_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][4] <= data_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][5] <= data_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][6] <= data_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][7] <= data_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][8] <= data_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][9] <= data_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][10] <= data_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][11] <= data_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][12] <= data_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][13] <= data_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][14] <= data_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[6][15] <= data_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][0] <= data_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][1] <= data_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][2] <= data_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][3] <= data_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][4] <= data_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][5] <= data_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][6] <= data_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][7] <= data_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][8] <= data_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][9] <= data_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][10] <= data_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][11] <= data_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][12] <= data_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][13] <= data_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][14] <= data_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[5][15] <= data_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][0] <= data_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][1] <= data_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][2] <= data_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][3] <= data_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][4] <= data_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][5] <= data_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][6] <= data_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][7] <= data_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][8] <= data_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][9] <= data_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][10] <= data_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][11] <= data_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][12] <= data_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][13] <= data_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][14] <= data_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[4][15] <= data_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][0] <= data_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][1] <= data_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][2] <= data_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][3] <= data_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][4] <= data_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][5] <= data_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][6] <= data_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][7] <= data_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][8] <= data_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][9] <= data_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][10] <= data_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][11] <= data_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][12] <= data_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][13] <= data_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][14] <= data_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[3][15] <= data_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][0] <= data_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][1] <= data_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][2] <= data_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][3] <= data_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][4] <= data_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][5] <= data_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][6] <= data_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][7] <= data_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][8] <= data_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][9] <= data_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][10] <= data_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][11] <= data_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][12] <= data_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][13] <= data_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][14] <= data_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[2][15] <= data_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][0] <= data_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][1] <= data_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][2] <= data_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][3] <= data_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][4] <= data_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][5] <= data_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][6] <= data_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][7] <= data_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][8] <= data_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][9] <= data_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][10] <= data_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][11] <= data_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][12] <= data_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][13] <= data_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][14] <= data_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[1][15] <= data_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][0] <= data_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][1] <= data_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][2] <= data_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][3] <= data_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][4] <= data_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][5] <= data_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][6] <= data_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][7] <= data_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][8] <= data_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][9] <= data_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][10] <= data_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][11] <= data_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][12] <= data_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][13] <= data_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][14] <= data_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
data_reg_out[0][15] <= data_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
col_width_out[0] <= <VCC>
col_width_out[1] <= <VCC>
col_width_out[2] <= <VCC>
col_width_out[3] <= <GND>
col_width_out[4] <= <GND>
col_width_out[5] <= <VCC>
col_width_out[6] <= <GND>
col_width_out[7] <= <GND>
col_width_out[8] <= <GND>
col_width_out[9] <= <GND>
col_index_out[0] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
col_index_out[1] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
col_index_out[2] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
col_index_out[3] <= Div0.DB_MAX_OUTPUT_PORT_TYPE
col_index_out[4] <= Div0.DB_MAX_OUTPUT_PORT_TYPE


|toplevel|LEDdriver:inst2
in[0] => LessThan0.IN64
in[0] => LessThan1.IN64
in[0] => LessThan2.IN64
in[0] => LessThan3.IN64
in[0] => LessThan4.IN64
in[0] => LessThan5.IN64
in[0] => LessThan6.IN64
in[0] => LessThan7.IN64
in[0] => LessThan8.IN64
in[0] => LessThan9.IN64
in[0] => LessThan10.IN64
in[0] => LessThan11.IN64
in[0] => LessThan12.IN64
in[0] => LessThan13.IN64
in[1] => LessThan0.IN63
in[1] => LessThan1.IN63
in[1] => LessThan2.IN63
in[1] => LessThan3.IN63
in[1] => LessThan4.IN63
in[1] => LessThan5.IN63
in[1] => LessThan6.IN63
in[1] => LessThan7.IN63
in[1] => LessThan8.IN63
in[1] => LessThan9.IN63
in[1] => LessThan10.IN63
in[1] => LessThan11.IN63
in[1] => LessThan12.IN63
in[1] => LessThan13.IN63
in[2] => LessThan0.IN62
in[2] => LessThan1.IN62
in[2] => LessThan2.IN62
in[2] => LessThan3.IN62
in[2] => LessThan4.IN62
in[2] => LessThan5.IN62
in[2] => LessThan6.IN62
in[2] => LessThan7.IN62
in[2] => LessThan8.IN62
in[2] => LessThan9.IN62
in[2] => LessThan10.IN62
in[2] => LessThan11.IN62
in[2] => LessThan12.IN62
in[2] => LessThan13.IN62
in[3] => LessThan0.IN61
in[3] => LessThan1.IN61
in[3] => LessThan2.IN61
in[3] => LessThan3.IN61
in[3] => LessThan4.IN61
in[3] => LessThan5.IN61
in[3] => LessThan6.IN61
in[3] => LessThan7.IN61
in[3] => LessThan8.IN61
in[3] => LessThan9.IN61
in[3] => LessThan10.IN61
in[3] => LessThan11.IN61
in[3] => LessThan12.IN61
in[3] => LessThan13.IN61
in[4] => LessThan0.IN60
in[4] => LessThan1.IN60
in[4] => LessThan2.IN60
in[4] => LessThan3.IN60
in[4] => LessThan4.IN60
in[4] => LessThan5.IN60
in[4] => LessThan6.IN60
in[4] => LessThan7.IN60
in[4] => LessThan8.IN60
in[4] => LessThan9.IN60
in[4] => LessThan10.IN60
in[4] => LessThan11.IN60
in[4] => LessThan12.IN60
in[4] => LessThan13.IN60
in[5] => LessThan0.IN59
in[5] => LessThan1.IN59
in[5] => LessThan2.IN59
in[5] => LessThan3.IN59
in[5] => LessThan4.IN59
in[5] => LessThan5.IN59
in[5] => LessThan6.IN59
in[5] => LessThan7.IN59
in[5] => LessThan8.IN59
in[5] => LessThan9.IN59
in[5] => LessThan10.IN59
in[5] => LessThan11.IN59
in[5] => LessThan12.IN59
in[5] => LessThan13.IN59
in[6] => LessThan0.IN58
in[6] => LessThan1.IN58
in[6] => LessThan2.IN58
in[6] => LessThan3.IN58
in[6] => LessThan4.IN58
in[6] => LessThan5.IN58
in[6] => LessThan6.IN58
in[6] => LessThan7.IN58
in[6] => LessThan8.IN58
in[6] => LessThan9.IN58
in[6] => LessThan10.IN58
in[6] => LessThan11.IN58
in[6] => LessThan12.IN58
in[6] => LessThan13.IN58
in[7] => LessThan0.IN57
in[7] => LessThan1.IN57
in[7] => LessThan2.IN57
in[7] => LessThan3.IN57
in[7] => LessThan4.IN57
in[7] => LessThan5.IN57
in[7] => LessThan6.IN57
in[7] => LessThan7.IN57
in[7] => LessThan8.IN57
in[7] => LessThan9.IN57
in[7] => LessThan10.IN57
in[7] => LessThan11.IN57
in[7] => LessThan12.IN57
in[7] => LessThan13.IN57
in[8] => LessThan0.IN56
in[8] => LessThan1.IN56
in[8] => LessThan2.IN56
in[8] => LessThan3.IN56
in[8] => LessThan4.IN56
in[8] => LessThan5.IN56
in[8] => LessThan6.IN56
in[8] => LessThan7.IN56
in[8] => LessThan8.IN56
in[8] => LessThan9.IN56
in[8] => LessThan10.IN56
in[8] => LessThan11.IN56
in[8] => LessThan12.IN56
in[8] => LessThan13.IN56
in[9] => LessThan0.IN55
in[9] => LessThan1.IN55
in[9] => LessThan2.IN55
in[9] => LessThan3.IN55
in[9] => LessThan4.IN55
in[9] => LessThan5.IN55
in[9] => LessThan6.IN55
in[9] => LessThan7.IN55
in[9] => LessThan8.IN55
in[9] => LessThan9.IN55
in[9] => LessThan10.IN55
in[9] => LessThan11.IN55
in[9] => LessThan12.IN55
in[9] => LessThan13.IN55
in[10] => LessThan0.IN54
in[10] => LessThan1.IN54
in[10] => LessThan2.IN54
in[10] => LessThan3.IN54
in[10] => LessThan4.IN54
in[10] => LessThan5.IN54
in[10] => LessThan6.IN54
in[10] => LessThan7.IN54
in[10] => LessThan8.IN54
in[10] => LessThan9.IN54
in[10] => LessThan10.IN54
in[10] => LessThan11.IN54
in[10] => LessThan12.IN54
in[10] => LessThan13.IN54
in[11] => LessThan0.IN53
in[11] => LessThan1.IN53
in[11] => LessThan2.IN53
in[11] => LessThan3.IN53
in[11] => LessThan4.IN53
in[11] => LessThan5.IN53
in[11] => LessThan6.IN53
in[11] => LessThan7.IN53
in[11] => LessThan8.IN53
in[11] => LessThan9.IN53
in[11] => LessThan10.IN53
in[11] => LessThan11.IN53
in[11] => LessThan12.IN53
in[11] => LessThan13.IN53
in[12] => LessThan0.IN52
in[12] => LessThan1.IN52
in[12] => LessThan2.IN52
in[12] => LessThan3.IN52
in[12] => LessThan4.IN52
in[12] => LessThan5.IN52
in[12] => LessThan6.IN52
in[12] => LessThan7.IN52
in[12] => LessThan8.IN52
in[12] => LessThan9.IN52
in[12] => LessThan10.IN52
in[12] => LessThan11.IN52
in[12] => LessThan12.IN52
in[12] => LessThan13.IN52
in[13] => LessThan0.IN51
in[13] => LessThan1.IN51
in[13] => LessThan2.IN51
in[13] => LessThan3.IN51
in[13] => LessThan4.IN51
in[13] => LessThan5.IN51
in[13] => LessThan6.IN51
in[13] => LessThan7.IN51
in[13] => LessThan8.IN51
in[13] => LessThan9.IN51
in[13] => LessThan10.IN51
in[13] => LessThan11.IN51
in[13] => LessThan12.IN51
in[13] => LessThan13.IN51
in[14] => LessThan0.IN50
in[14] => LessThan1.IN50
in[14] => LessThan2.IN50
in[14] => LessThan3.IN50
in[14] => LessThan4.IN50
in[14] => LessThan5.IN50
in[14] => LessThan6.IN50
in[14] => LessThan7.IN50
in[14] => LessThan8.IN50
in[14] => LessThan9.IN50
in[14] => LessThan10.IN50
in[14] => LessThan11.IN50
in[14] => LessThan12.IN50
in[14] => LessThan13.IN50
in[15] => LessThan0.IN49
in[15] => LessThan1.IN49
in[15] => LessThan2.IN49
in[15] => LessThan3.IN49
in[15] => LessThan4.IN49
in[15] => LessThan5.IN49
in[15] => LessThan6.IN49
in[15] => LessThan7.IN49
in[15] => LessThan8.IN49
in[15] => LessThan9.IN49
in[15] => LessThan10.IN49
in[15] => LessThan11.IN49
in[15] => LessThan12.IN49
in[15] => LessThan13.IN49
in[16] => LessThan0.IN48
in[16] => LessThan1.IN48
in[16] => LessThan2.IN48
in[16] => LessThan3.IN48
in[16] => LessThan4.IN48
in[16] => LessThan5.IN48
in[16] => LessThan6.IN48
in[16] => LessThan7.IN48
in[16] => LessThan8.IN48
in[16] => LessThan9.IN48
in[16] => LessThan10.IN48
in[16] => LessThan11.IN48
in[16] => LessThan12.IN48
in[16] => LessThan13.IN48
in[17] => LessThan0.IN47
in[17] => LessThan1.IN47
in[17] => LessThan2.IN47
in[17] => LessThan3.IN47
in[17] => LessThan4.IN47
in[17] => LessThan5.IN47
in[17] => LessThan6.IN47
in[17] => LessThan7.IN47
in[17] => LessThan8.IN47
in[17] => LessThan9.IN47
in[17] => LessThan10.IN47
in[17] => LessThan11.IN47
in[17] => LessThan12.IN47
in[17] => LessThan13.IN47
in[18] => LessThan0.IN46
in[18] => LessThan1.IN46
in[18] => LessThan2.IN46
in[18] => LessThan3.IN46
in[18] => LessThan4.IN46
in[18] => LessThan5.IN46
in[18] => LessThan6.IN46
in[18] => LessThan7.IN46
in[18] => LessThan8.IN46
in[18] => LessThan9.IN46
in[18] => LessThan10.IN46
in[18] => LessThan11.IN46
in[18] => LessThan12.IN46
in[18] => LessThan13.IN46
in[19] => LessThan0.IN45
in[19] => LessThan1.IN45
in[19] => LessThan2.IN45
in[19] => LessThan3.IN45
in[19] => LessThan4.IN45
in[19] => LessThan5.IN45
in[19] => LessThan6.IN45
in[19] => LessThan7.IN45
in[19] => LessThan8.IN45
in[19] => LessThan9.IN45
in[19] => LessThan10.IN45
in[19] => LessThan11.IN45
in[19] => LessThan12.IN45
in[19] => LessThan13.IN45
in[20] => LessThan0.IN44
in[20] => LessThan1.IN44
in[20] => LessThan2.IN44
in[20] => LessThan3.IN44
in[20] => LessThan4.IN44
in[20] => LessThan5.IN44
in[20] => LessThan6.IN44
in[20] => LessThan7.IN44
in[20] => LessThan8.IN44
in[20] => LessThan9.IN44
in[20] => LessThan10.IN44
in[20] => LessThan11.IN44
in[20] => LessThan12.IN44
in[20] => LessThan13.IN44
in[21] => LessThan0.IN43
in[21] => LessThan1.IN43
in[21] => LessThan2.IN43
in[21] => LessThan3.IN43
in[21] => LessThan4.IN43
in[21] => LessThan5.IN43
in[21] => LessThan6.IN43
in[21] => LessThan7.IN43
in[21] => LessThan8.IN43
in[21] => LessThan9.IN43
in[21] => LessThan10.IN43
in[21] => LessThan11.IN43
in[21] => LessThan12.IN43
in[21] => LessThan13.IN43
in[22] => LessThan0.IN42
in[22] => LessThan1.IN42
in[22] => LessThan2.IN42
in[22] => LessThan3.IN42
in[22] => LessThan4.IN42
in[22] => LessThan5.IN42
in[22] => LessThan6.IN42
in[22] => LessThan7.IN42
in[22] => LessThan8.IN42
in[22] => LessThan9.IN42
in[22] => LessThan10.IN42
in[22] => LessThan11.IN42
in[22] => LessThan12.IN42
in[22] => LessThan13.IN42
in[23] => LessThan0.IN41
in[23] => LessThan1.IN41
in[23] => LessThan2.IN41
in[23] => LessThan3.IN41
in[23] => LessThan4.IN41
in[23] => LessThan5.IN41
in[23] => LessThan6.IN41
in[23] => LessThan7.IN41
in[23] => LessThan8.IN41
in[23] => LessThan9.IN41
in[23] => LessThan10.IN41
in[23] => LessThan11.IN41
in[23] => LessThan12.IN41
in[23] => LessThan13.IN41
in[24] => LessThan0.IN40
in[24] => LessThan1.IN40
in[24] => LessThan2.IN40
in[24] => LessThan3.IN40
in[24] => LessThan4.IN40
in[24] => LessThan5.IN40
in[24] => LessThan6.IN40
in[24] => LessThan7.IN40
in[24] => LessThan8.IN40
in[24] => LessThan9.IN40
in[24] => LessThan10.IN40
in[24] => LessThan11.IN40
in[24] => LessThan12.IN40
in[24] => LessThan13.IN40
in[25] => LessThan0.IN39
in[25] => LessThan1.IN39
in[25] => LessThan2.IN39
in[25] => LessThan3.IN39
in[25] => LessThan4.IN39
in[25] => LessThan5.IN39
in[25] => LessThan6.IN39
in[25] => LessThan7.IN39
in[25] => LessThan8.IN39
in[25] => LessThan9.IN39
in[25] => LessThan10.IN39
in[25] => LessThan11.IN39
in[25] => LessThan12.IN39
in[25] => LessThan13.IN39
in[26] => LessThan0.IN38
in[26] => LessThan1.IN38
in[26] => LessThan2.IN38
in[26] => LessThan3.IN38
in[26] => LessThan4.IN38
in[26] => LessThan5.IN38
in[26] => LessThan6.IN38
in[26] => LessThan7.IN38
in[26] => LessThan8.IN38
in[26] => LessThan9.IN38
in[26] => LessThan10.IN38
in[26] => LessThan11.IN38
in[26] => LessThan12.IN38
in[26] => LessThan13.IN38
in[27] => LessThan0.IN37
in[27] => LessThan1.IN37
in[27] => LessThan2.IN37
in[27] => LessThan3.IN37
in[27] => LessThan4.IN37
in[27] => LessThan5.IN37
in[27] => LessThan6.IN37
in[27] => LessThan7.IN37
in[27] => LessThan8.IN37
in[27] => LessThan9.IN37
in[27] => LessThan10.IN37
in[27] => LessThan11.IN37
in[27] => LessThan12.IN37
in[27] => LessThan13.IN37
in[28] => LessThan0.IN36
in[28] => LessThan1.IN36
in[28] => LessThan2.IN36
in[28] => LessThan3.IN36
in[28] => LessThan4.IN36
in[28] => LessThan5.IN36
in[28] => LessThan6.IN36
in[28] => LessThan7.IN36
in[28] => LessThan8.IN36
in[28] => LessThan9.IN36
in[28] => LessThan10.IN36
in[28] => LessThan11.IN36
in[28] => LessThan12.IN36
in[28] => LessThan13.IN36
in[29] => LessThan0.IN35
in[29] => LessThan1.IN35
in[29] => LessThan2.IN35
in[29] => LessThan3.IN35
in[29] => LessThan4.IN35
in[29] => LessThan5.IN35
in[29] => LessThan6.IN35
in[29] => LessThan7.IN35
in[29] => LessThan8.IN35
in[29] => LessThan9.IN35
in[29] => LessThan10.IN35
in[29] => LessThan11.IN35
in[29] => LessThan12.IN35
in[29] => LessThan13.IN35
in[30] => LessThan0.IN34
in[30] => LessThan1.IN34
in[30] => LessThan2.IN34
in[30] => LessThan3.IN34
in[30] => LessThan4.IN34
in[30] => LessThan5.IN34
in[30] => LessThan6.IN34
in[30] => LessThan7.IN34
in[30] => LessThan8.IN34
in[30] => LessThan9.IN34
in[30] => LessThan10.IN34
in[30] => LessThan11.IN34
in[30] => LessThan12.IN34
in[30] => LessThan13.IN34
in[31] => LessThan0.IN33
in[31] => LessThan1.IN33
in[31] => LessThan2.IN33
in[31] => LessThan3.IN33
in[31] => LessThan4.IN33
in[31] => LessThan5.IN33
in[31] => LessThan6.IN33
in[31] => LessThan7.IN33
in[31] => LessThan8.IN33
in[31] => LessThan9.IN33
in[31] => LessThan10.IN33
in[31] => LessThan11.IN33
in[31] => LessThan12.IN33
in[31] => LessThan13.IN33
out[0] <= <GND>
out[1] <= always0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= <VCC>
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= <VCC>
out[11] <= <VCC>
out[12] <= <VCC>
out[13] <= <VCC>
out[14] <= <VCC>
out[15] <= <VCC>
out[16] <= <VCC>
out[17] <= <VCC>


