{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521655036726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521655036731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 14:57:16 2018 " "Processing started: Wed Mar 21 14:57:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521655036731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655036731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655036731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521655037144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521655037144 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"(\", or \"'\", or \".\" alu.vhd(39) " "VHDL syntax error at alu.vhd(39) near text \"generic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047264 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \":=\", or \"<=\" alu.vhd(40) " "VHDL syntax error at alu.vhd(40) near text \"port\";  expecting \":=\", or \"<=\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" alu.vhd(40) " "VHDL syntax error at alu.vhd(40) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"generic\";  expecting \"(\", or \"'\", or \".\" alu.vhd(44) " "VHDL syntax error at alu.vhd(44) near text \"generic\";  expecting \"(\", or \"'\", or \".\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \":=\", or \"<=\" alu.vhd(45) " "VHDL syntax error at alu.vhd(45) near text \"port\";  expecting \":=\", or \"<=\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" alu.vhd(45) " "VHDL syntax error at alu.vhd(45) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"GENERATE\";  expecting \"loop\" alu.vhd(47) " "VHDL syntax error at alu.vhd(47) near text \"GENERATE\";  expecting \"loop\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END GENERATE;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement alu.vhd(49) " "VHDL syntax error at alu.vhd(49) near text \"END GENERATE;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " alu.vhd(49) " "VHDL syntax error at alu.vhd(49) near text " {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"GENERATE\";  expecting \"loop\" alu.vhd(53) " "VHDL syntax error at alu.vhd(53) near text \"GENERATE\";  expecting \"loop\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END GENERATE;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement alu.vhd(55) " "VHDL syntax error at alu.vhd(55) near text \"END GENERATE;\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " alu.vhd(55) " "VHDL syntax error at alu.vhd(55) near text " {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement alu.vhd(60) " "VHDL syntax error at alu.vhd(60) near text \"WITH\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" alu.vhd(61) " "VHDL syntax error at alu.vhd(61) near text \"WHEN\";  expecting \";\"" {  } { { "alu.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab04/Parte 2/alu.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047265 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1135 " "Peak virtual memory: 1135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521655047528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 21 14:57:27 2018 " "Processing ended: Wed Mar 21 14:57:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521655047528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521655047528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521655047528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521655047528 ""}
