<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../PSL_Papilio_DUO_LX9.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Papilio_DUO_LX9.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Utility.vhf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topmodul.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topmodul.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topmodul.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topmodul.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topmodul.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topmodul.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topmodul.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topmodul.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topmodul.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topmodul.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topmodul.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topmodul.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topmodul.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topmodul.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topmodul.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topmodul.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topmodul.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topmodul.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topmodul.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topmodul.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topmodul.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topmodul.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topmodul.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topmodul_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topmodul_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topmodul_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topmodul_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topmodul_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topmodul_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodul_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodul_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topmodul_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topmodul_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodul_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topmodul_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topmodul_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topmodul_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topmodul_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1620720325" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1620720325">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1620720325" xil_pn:in_ck="134564020344411300" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1620720325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <outfile xil_pn:name="../exram.vhd"/>
      <outfile xil_pn:name="../topmodul.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpu_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuino_config.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpuinopkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/examples/00.Papilio_Schematic_Library/Libraries/ZPUino_1/PSL_Papilio_DUO_LX9/zpupkg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer32.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_sa_SumpBlaze_LogicAnalyzer8_jtag.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BENCHY_zpuino_wb_waveform_generator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM6k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/BRAM8k36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/Mem_Gen_36bit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/bscan_spi_spartan6.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/clockman_papilio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/controller.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/core.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/decoder.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/demux.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/eia232.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/flags.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/group_selector.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_16.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/muldex_8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_enc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/rle_fmt.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sampler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sincos_lut.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_receiver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_slave.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/spi_transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sram_bram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/stage.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/sync.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/testmode.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/transmitter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/trigger.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Benchy/waveform_gen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/BitCoin_Miner/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/Counter8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/bus8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_30to1hz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/clk_divider_32Mhz_low_speed.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/debounce.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Building_Blocks/papilio_clocks.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to100_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to200_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to25_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to288_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to300_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to350_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to400_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to50_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to64_dcm.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to800_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Clocks/clk_32to960_pll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Gameduino/BitCoin_Miner_wrapper.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/HQVGA_char_ram_8x8_sp.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/generic_dp_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/HQVGA/zpuino_vga_ram.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Arcade_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Computing_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_MegaWing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/LogicStart_Shield_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_DUO_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Papilio_Default_Wing_Pinout.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Spartan6_Reset.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Analog.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_Audio.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_GPIO.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_SDCard.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Papilio_Hardware/Wing_VGA8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/RGB_Matrix_Wing.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/RGB_Matrix/VIDEO_zpuino_wb_rgb_panel.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/PWMGenerator.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_PWM_x48.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/RCL_Quadrature_Decoder_x8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/Wishbone_to_Registers_n.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/full_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/half_step_driver.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/Robot_Control_Library/quad_inst.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/VGA_ZPUino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/vga_generic.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZPUino/wbpll.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_binary2gray.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_fifo_async_rrd_sr_wf.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_gray2binary.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/gh_sram_1wp_2rp_sc.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/vga_zxspectrum_zpuino.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/VGA_ZXSpectrum/wb_master_np_to_slave_p.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Hyperion_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_DUO_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_250K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_One_500K_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/ZPUino_Papilio_Pro_V2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/pad.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_hamster.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sdram_wrap.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_2/sram_ctrl8.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_audiomixer.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_sa_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_YM2149.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_dual_sigmadeltaDAC.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_passthrough.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/AUDIO_zpuino_wb_sid6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_I2C.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_SPI.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/COMM_zpuino_wb_UART.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter2.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_sa_splitter4.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/MISC_zpuino_wb_SevenSeg.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/VIDEO_zpuino_wb_vga_zxspectrum.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_Empty_Slot.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers_x10.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm2v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_dsm3v.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/dac_simplesd.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/fifo.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_bit_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_byte_ctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/i2c_master_top.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/prescaler.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/rgbctrl.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_6581.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_coeffs.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_components.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_filters.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/sid_voice.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spi.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/spiclkgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/tx_unit.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/uart_brgen.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_sigmadelta.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_mv_filter.vhd"/>
      <outfile xil_pn:name="C:/DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals/zpuino_uart_rx.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620720325" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5509593996477205916" xil_pn:start_ts="1620720325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620720328" xil_pn:in_ck="-2465103412723536655" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6978352420017251170" xil_pn:start_ts="1620720325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Papilio_DUO_LX9.vhf"/>
      <outfile xil_pn:name="Utility.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1620720328" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2130575306248138308" xil_pn:start_ts="1620720328">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636934" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1620636934">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:in_ck="-2465103412723536655" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="262556125427533678" xil_pn:start_ts="1620636934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2130575306248138308" xil_pn:start_ts="1620636936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1620636936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2959162863167611280" xil_pn:start_ts="1620636936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1620636936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620636936" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2083888915090035826" xil_pn:start_ts="1620636936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620658595" xil_pn:in_ck="4717022967979405561" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8959141945145126262" xil_pn:start_ts="1620658586">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topmodul.lso"/>
      <outfile xil_pn:name="topmodul.ngc"/>
      <outfile xil_pn:name="topmodul.ngr"/>
      <outfile xil_pn:name="topmodul.prj"/>
      <outfile xil_pn:name="topmodul.stx"/>
      <outfile xil_pn:name="topmodul.syr"/>
      <outfile xil_pn:name="topmodul.xst"/>
      <outfile xil_pn:name="topmodul_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1620654846" xil_pn:in_ck="9117701361299562051" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7337552539292679564" xil_pn:start_ts="1620654846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620658602" xil_pn:in_ck="4072385169912499996" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6461770661274367204" xil_pn:start_ts="1620658595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topmodul.bld"/>
      <outfile xil_pn:name="topmodul.ngd"/>
      <outfile xil_pn:name="topmodul_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1620658610" xil_pn:in_ck="8803510876470801745" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1620658602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topmodul.pcf"/>
      <outfile xil_pn:name="topmodul_map.map"/>
      <outfile xil_pn:name="topmodul_map.mrp"/>
      <outfile xil_pn:name="topmodul_map.ncd"/>
      <outfile xil_pn:name="topmodul_map.ngm"/>
      <outfile xil_pn:name="topmodul_map.xrpt"/>
      <outfile xil_pn:name="topmodul_summary.xml"/>
      <outfile xil_pn:name="topmodul_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1620658621" xil_pn:in_ck="1572227968960660714" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1620658610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topmodul.ncd"/>
      <outfile xil_pn:name="topmodul.pad"/>
      <outfile xil_pn:name="topmodul.par"/>
      <outfile xil_pn:name="topmodul.ptwx"/>
      <outfile xil_pn:name="topmodul.unroutes"/>
      <outfile xil_pn:name="topmodul.xpi"/>
      <outfile xil_pn:name="topmodul_pad.csv"/>
      <outfile xil_pn:name="topmodul_pad.txt"/>
      <outfile xil_pn:name="topmodul_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1620658629" xil_pn:in_ck="4915832930954692362" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1620658621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topmodul.bgn"/>
      <outfile xil_pn:name="topmodul.bit"/>
      <outfile xil_pn:name="topmodul.drc"/>
      <outfile xil_pn:name="topmodul.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1620658621" xil_pn:in_ck="8803510876470801613" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1620658617">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topmodul.twr"/>
      <outfile xil_pn:name="topmodul.twx"/>
    </transform>
  </transforms>

</generated_project>
