--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LRCK        |    2.786(R)|      SLOW  |    0.052(R)|      SLOW  |BCLK_BUFGP        |   0.000|
            |    3.477(F)|      SLOW  |   -0.770(F)|      SLOW  |BCLK_BUFGP        |   0.000|
RESET       |    9.605(R)|      SLOW  |   -3.491(R)|      FAST  |BCLK_BUFGP        |   0.000|
            |    7.905(F)|      SLOW  |   -3.569(F)|      FAST  |BCLK_BUFGP        |   0.000|
SDTI        |    3.054(R)|      SLOW  |   -0.136(R)|      SLOW  |BCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    2.847(R)|      SLOW  |   -0.158(R)|      SLOW  |CLK_BUFGP         |   0.000|
LAST_EFFECT |    3.069(R)|      SLOW  |   -1.164(R)|      SLOW  |CLK_BUFGP         |   0.000|
NEXT_EFFECT |    2.387(R)|      SLOW  |   -0.575(R)|      SLOW  |CLK_BUFGP         |   0.000|
PEDAL       |    2.156(R)|      SLOW  |   -0.435(R)|      SLOW  |CLK_BUFGP         |   0.000|
RESET       |    9.566(R)|      SLOW  |   -1.332(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_MOSI    |    0.796(R)|      SLOW  |    0.079(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SCK     |    0.825(R)|      SLOW  |    0.042(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SS      |    0.982(R)|      SLOW  |   -0.016(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock BCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDTO        |         7.593(F)|      SLOW  |         3.957(F)|      FAST  |BCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
AVR_RX        |         8.367(R)|      SLOW  |         4.460(R)|      FAST  |CLK_BUFGP         |   0.000|
LED           |         9.577(R)|      SLOW  |         5.126(R)|      FAST  |CLK_BUFGP         |   0.000|
LED2          |         9.624(R)|      SLOW  |         5.404(R)|      FAST  |CLK_BUFGP         |   0.000|
LED3          |         9.765(R)|      SLOW  |         5.426(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<0>|         7.930(R)|      SLOW  |         4.116(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<1>|         9.002(R)|      SLOW  |         4.913(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<2>|         9.034(R)|      SLOW  |         4.375(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<3>|         8.741(R)|      SLOW  |         4.749(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_MISO      |         8.753(R)|      SLOW  |         3.698(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.625|         |    4.056|    6.175|
CLK            |         |         |    5.647|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.210|    2.334|         |         |
CLK            |    9.977|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    7.072|
---------------+---------------+---------+


Analysis completed Mon Mar 05 18:10:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



