<stg><name>Filter_Convolution</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="3" to="4">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="4" to="25">
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="4" to="5">
<condition id="153">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="5" to="6">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="6" to="7">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="7" to="8">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="8" to="9">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="10">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="11">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="11" to="12">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="12" to="13">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="14" to="15">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="15" to="16">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="16" to="17">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="17" to="18">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="18" to="19">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="19" to="20">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="20" to="21">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="21" to="22">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="22" to="23">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="23" to="24">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="24" to="3">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="32">
<![CDATA[
.preheader55.preheader:0  %in_temp_V_1 = alloca i8

]]></node>
<StgValue><ssdm name="in_temp_V_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="32">
<![CDATA[
.preheader55.preheader:1  %window_V_1_2_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_1_2_loc_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
.preheader55.preheader:2  %window_V_0_2_loc_1 = alloca i8

]]></node>
<StgValue><ssdm name="window_V_0_2_loc_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader55.preheader:7  %id_filter_V_read = call i3 @_ssdm_op_Read.ap_none.i3(i3 %id_filter_V)

]]></node>
<StgValue><ssdm name="id_filter_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="3">
<![CDATA[
.preheader55.preheader:14  %tmp_1 = zext i3 %id_filter_V_read to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:15  %M_0_0_addr = getelementptr [8 x i2]* @M_0_0, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_0_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:16  %M_0_0_load = load i2* %M_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:18  %M_0_1_addr = getelementptr [8 x i3]* @M_0_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_0_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:19  %M_0_1_load = load i3* %M_0_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:21  %M_0_2_addr = getelementptr [8 x i2]* @M_0_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_0_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:22  %M_0_2_load = load i2* %M_0_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:24  %M_1_0_addr = getelementptr [8 x i3]* @M_1_0, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_1_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:25  %M_1_0_load = load i3* %M_1_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_0_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:27  %M_1_1_addr = getelementptr [8 x i3]* @M_1_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_1_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:28  %M_1_1_load = load i3* %M_1_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_1_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:30  %M_1_2_addr = getelementptr [8 x i3]* @M_1_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_1_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:31  %M_1_2_load = load i3* %M_1_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:33  %M_2_0_addr = getelementptr [8 x i2]* @M_2_0, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_2_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:34  %M_2_0_load = load i2* %M_2_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_0_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:36  %M_2_1_addr = getelementptr [8 x i3]* @M_2_1, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:37  %M_2_1_load = load i3* %M_2_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:39  %M_2_2_addr = getelementptr [8 x i2]* @M_2_2, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="M_2_2_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:40  %M_2_2_load = load i2* %M_2_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:42  %SumF_addr = getelementptr [8 x i5]* @SumF, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="SumF_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="5" op_0_bw="3">
<![CDATA[
.preheader55.preheader:43  %SumF_load = load i5* %SumF_addr, align 1

]]></node>
<StgValue><ssdm name="SumF_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader55.preheader:45  %Offset_addr = getelementptr [8 x i8]* @Offset, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="Offset_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="3">
<![CDATA[
.preheader55.preheader:46  %Offset_load = load i8* %Offset_addr, align 1

]]></node>
<StgValue><ssdm name="Offset_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
.preheader55.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i3 %id_filter_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader55.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_img_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader55.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_img_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader55.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @Filter_Convolution_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader55.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i3 %id_filter_V, [8 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader55.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %out_img_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
.preheader55.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i8* %in_img_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8">
<![CDATA[
.preheader55.preheader:11  %window_V_0_2_load = load i8* @window_V_0_2, align 1

]]></node>
<StgValue><ssdm name="window_V_0_2_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="8">
<![CDATA[
.preheader55.preheader:12  %window_V_1_2_load = load i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name="window_V_1_2_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="8">
<![CDATA[
.preheader55.preheader:13  %window_V_2_2_load = load i8* @window_V_2_2, align 1

]]></node>
<StgValue><ssdm name="window_V_2_2_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:16  %M_0_0_load = load i2* %M_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_0_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="10" op_0_bw="2">
<![CDATA[
.preheader55.preheader:17  %tmp_7_cast = sext i2 %M_0_0_load to i10

]]></node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:19  %M_0_1_load = load i3* %M_0_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_1_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="11" op_0_bw="3">
<![CDATA[
.preheader55.preheader:20  %tmp_28_0_1 = sext i3 %M_0_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_28_0_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:22  %M_0_2_load = load i2* %M_0_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_0_2_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="10" op_0_bw="2">
<![CDATA[
.preheader55.preheader:23  %tmp_28_0_2_cast = sext i2 %M_0_2_load to i10

]]></node>
<StgValue><ssdm name="tmp_28_0_2_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:25  %M_1_0_load = load i3* %M_1_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_0_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="11" op_0_bw="3">
<![CDATA[
.preheader55.preheader:26  %tmp_28_1 = sext i3 %M_1_0_load to i11

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:28  %M_1_1_load = load i3* %M_1_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="11" op_0_bw="3">
<![CDATA[
.preheader55.preheader:29  %tmp_28_1_1_cast = zext i3 %M_1_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_28_1_1_cast"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:31  %M_1_2_load = load i3* %M_1_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_1_2_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="11" op_0_bw="3">
<![CDATA[
.preheader55.preheader:32  %tmp_28_1_2_cast = sext i3 %M_1_2_load to i11

]]></node>
<StgValue><ssdm name="tmp_28_1_2_cast"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:34  %M_2_0_load = load i2* %M_2_0_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_0_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="10" op_0_bw="2">
<![CDATA[
.preheader55.preheader:35  %tmp_28_2_cast = sext i2 %M_2_0_load to i10

]]></node>
<StgValue><ssdm name="tmp_28_2_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="3" op_0_bw="3">
<![CDATA[
.preheader55.preheader:37  %M_2_1_load = load i3* %M_2_1_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_1_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="11" op_0_bw="3">
<![CDATA[
.preheader55.preheader:38  %tmp_28_2_1 = sext i3 %M_2_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_28_2_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="2" op_0_bw="3">
<![CDATA[
.preheader55.preheader:40  %M_2_2_load = load i2* %M_2_2_addr, align 1

]]></node>
<StgValue><ssdm name="M_2_2_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="2">
<![CDATA[
.preheader55.preheader:41  %tmp_28_2_2_cast = zext i2 %M_2_2_load to i10

]]></node>
<StgValue><ssdm name="tmp_28_2_2_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="5" op_0_bw="3">
<![CDATA[
.preheader55.preheader:43  %SumF_load = load i5* %SumF_addr, align 1

]]></node>
<StgValue><ssdm name="SumF_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="14" op_0_bw="5">
<![CDATA[
.preheader55.preheader:44  %i_op_assign_3_tr_tr_tr_cast = zext i5 %SumF_load to i14

]]></node>
<StgValue><ssdm name="i_op_assign_3_tr_tr_tr_cast"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="3">
<![CDATA[
.preheader55.preheader:46  %Offset_load = load i8* %Offset_addr, align 1

]]></node>
<StgValue><ssdm name="Offset_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55.preheader:47  store i8 %window_V_0_2_load, i8* %window_V_0_2_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55.preheader:48  store i8 %window_V_1_2_load, i8* %window_V_1_2_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader55.preheader:49  store i8 %window_V_2_2_load, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:50  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i19 [ 0, %.preheader55.preheader ], [ %indvar_flatten_next, %._crit_edge65 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %row = phi i9 [ 0, %.preheader55.preheader ], [ %row_mid2, %._crit_edge65 ]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %col = phi i10 [ 0, %.preheader55.preheader ], [ %col_1, %._crit_edge65 ]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6  %exitcond_flatten = icmp eq i19 %indvar_flatten, -215967

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:7  %indvar_flatten_next = add i19 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten, label %2, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:2  %exitcond = icmp eq i10 %col, -383

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset:3  %col_mid2 = select i1 %exitcond, i10 0, i10 %col

]]></node>
<StgValue><ssdm name="col_mid2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:4  %row_s = add i9 %row, 1

]]></node>
<StgValue><ssdm name="row_s"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:5  %tmp_mid1 = icmp ult i9 %row_s, -32

]]></node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:6  %tmp8 = icmp ult i9 %row, -32

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:7  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp8

]]></node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:8  %tmp_2_mid1 = icmp ne i9 %row_s, 0

]]></node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:9  %tmp_2 = icmp ne i9 %row, 0

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset:10  %tmp_2_mid2 = select i1 %exitcond, i1 %tmp_2_mid1, i1 %tmp_2

]]></node>
<StgValue><ssdm name="tmp_2_mid2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:11  %row_mid2 = select i1 %exitcond, i9 %row_s, i9 %row

]]></node>
<StgValue><ssdm name="row_mid2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset:21  %tmp_4 = icmp ult i10 %col_mid2, -384

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:22  br i1 %tmp_4, label %.preheader47.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="64" op_0_bw="10">
<![CDATA[
.preheader47.preheader:0  %tmp_6 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader47.preheader:1  %line_buffer_V_0_addr = getelementptr [640 x i8]* @line_buffer_V_0, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_0_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="10">
<![CDATA[
.preheader47.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader47.preheader:3  %line_buffer_V_1_addr = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="line_buffer_V_1_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="10">
<![CDATA[
.preheader47.preheader:4  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit:0  %tmp_s = and i1 %tmp_4, %tmp_mid2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %tmp_s, label %1, label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %in_temp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_img_V)

]]></node>
<StgValue><ssdm name="in_temp_V"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store i8 %in_temp_V, i8* @window_V_2_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit._crit_edge:0  %tmp_8 = icmp ne i10 %col_mid2, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:1  %or_cond = and i1 %tmp_2_mid2, %tmp_8

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:2  br i1 %or_cond, label %mediaPixel.exit, label %._crit_edge65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge65:1  %col_1 = add i10 %col_mid2, 1

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8">
<![CDATA[
:3  %in_temp_V_1_load = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8">
<![CDATA[
:4  %window_V_1_2_loc_1_load = load i8* %window_V_1_2_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_2_loc_1_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="8">
<![CDATA[
:5  %window_V_0_2_loc_1_load = load i8* %window_V_0_2_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_2_loc_1_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="8">
<![CDATA[
.reset:17  %window_V_1_1_load = load i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name="window_V_1_1_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:18  store i8 %window_V_1_2_loc_1_load, i8* @window_V_1_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="10">
<![CDATA[
.preheader47.preheader:2  %line_buffer_V_0_load = load i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_0_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="10">
<![CDATA[
.preheader47.preheader:4  %line_buffer_V_1_load = load i8* %line_buffer_V_1_addr, align 1

]]></node>
<StgValue><ssdm name="line_buffer_V_1_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:5  store i8 %line_buffer_V_0_load, i8* @window_V_0_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:6  store i8 %line_buffer_V_1_load, i8* @window_V_1_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
.preheader47.preheader:7  store i8 %line_buffer_V_1_load, i8* %line_buffer_V_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:8  store i8 %line_buffer_V_0_load, i8* %window_V_0_2_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader47.preheader:9  store i8 %line_buffer_V_1_load, i8* %window_V_1_2_loc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:10  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_9 = zext i10 %col_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %line_buffer_V_1_addr_1 = getelementptr [640 x i8]* @line_buffer_V_1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="line_buffer_V_1_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %in_temp_V, i8* %line_buffer_V_1_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  store i8 %in_temp_V, i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:6  %tmp_27_0_1 = zext i8 %window_V_0_2_loc_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_27_0_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:7  %tmp_29_0_1 = mul i11 %tmp_27_0_1, %tmp_28_0_1

]]></node>
<StgValue><ssdm name="tmp_29_0_1"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:11  %tmp_27_1 = zext i8 %window_V_1_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:12  %tmp_29_1 = mul i11 %tmp_27_1, %tmp_28_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:22  %tmp_27_2_1 = zext i8 %in_temp_V_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_27_2_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:23  %tmp_29_2_1 = mul i11 %tmp_27_2_1, %tmp_28_2_1

]]></node>
<StgValue><ssdm name="tmp_29_2_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="8">
<![CDATA[
.reset:15  %window_V_0_1_load = load i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name="window_V_0_1_load"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:16  store i8 %window_V_0_2_loc_1_load, i8* @window_V_0_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8">
<![CDATA[
.reset:19  %window_V_2_1_load = load i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name="window_V_2_1_load"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:20  store i8 %in_temp_V_1_load, i8* @window_V_2_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="8">
<![CDATA[
mediaPixel.exit:0  %in_temp_V_1_load_1 = load i8* %in_temp_V_1

]]></node>
<StgValue><ssdm name="in_temp_V_1_load_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8">
<![CDATA[
mediaPixel.exit:1  %window_V_1_2_loc_1_load_1 = load i8* %window_V_1_2_loc_1

]]></node>
<StgValue><ssdm name="window_V_1_2_loc_1_load_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="8">
<![CDATA[
mediaPixel.exit:2  %window_V_0_2_loc_1_load_1 = load i8* %window_V_0_2_loc_1

]]></node>
<StgValue><ssdm name="window_V_0_2_loc_1_load_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:3  %tmp_3_cast = zext i8 %window_V_0_1_load to i10

]]></node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:4  %tmp_3 = mul i10 %tmp_3_cast, %tmp_7_cast

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="11" op_0_bw="10">
<![CDATA[
mediaPixel.exit:5  %tmp_11_cast = sext i10 %tmp_3 to i11

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:8  %tmp_27_0_2_cast = zext i8 %window_V_0_2_loc_1_load_1 to i10

]]></node>
<StgValue><ssdm name="tmp_27_0_2_cast"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:9  %tmp_29_0_2 = mul i10 %tmp_27_0_2_cast, %tmp_28_0_2_cast

]]></node>
<StgValue><ssdm name="tmp_29_0_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="11" op_0_bw="10">
<![CDATA[
mediaPixel.exit:10  %tmp_29_0_2_cast = sext i10 %tmp_29_0_2 to i11

]]></node>
<StgValue><ssdm name="tmp_29_0_2_cast"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:16  %tmp_27_1_2_cast = zext i8 %window_V_1_2_loc_1_load_1 to i11

]]></node>
<StgValue><ssdm name="tmp_27_1_2_cast"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:17  %tmp_29_1_2 = mul i11 %tmp_27_1_2_cast, %tmp_28_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_29_1_2"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:19  %tmp_27_2_cast = zext i8 %window_V_2_1_load to i10

]]></node>
<StgValue><ssdm name="tmp_27_2_cast"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:20  %tmp_29_2 = mul i10 %tmp_27_2_cast, %tmp_28_2_cast

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="12" op_0_bw="10">
<![CDATA[
mediaPixel.exit:21  %tmp_29_2_cast = sext i10 %tmp_29_2 to i12

]]></node>
<StgValue><ssdm name="tmp_29_2_cast"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="10" op_0_bw="8">
<![CDATA[
mediaPixel.exit:24  %tmp_27_2_2_cast = zext i8 %in_temp_V_1_load_1 to i10

]]></node>
<StgValue><ssdm name="tmp_27_2_2_cast"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
mediaPixel.exit:25  %tmp_29_2_2 = mul i10 %tmp_27_2_2_cast, %tmp_28_2_2_cast

]]></node>
<StgValue><ssdm name="tmp_29_2_2"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="11" op_0_bw="10">
<![CDATA[
mediaPixel.exit:26  %tmp_29_2_2_cast = zext i10 %tmp_29_2_2 to i11

]]></node>
<StgValue><ssdm name="tmp_29_2_2_cast"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:27  %tmp2 = add i11 %tmp_29_0_1, %tmp_11_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:28  %tmp2_cast = sext i11 %tmp2 to i12

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:29  %tmp3 = add i11 %tmp_29_1, %tmp_29_0_2_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:30  %tmp3_cast = sext i11 %tmp3 to i12

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:31  %tmp1 = add i12 %tmp2_cast, %tmp3_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:35  %tmp7 = add i11 %tmp_29_2_2_cast, %tmp_29_2_1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:36  %tmp7_cast = sext i11 %tmp7 to i12

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:37  %tmp6 = add i12 %tmp_29_2_cast, %tmp7_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="11" op_0_bw="8">
<![CDATA[
mediaPixel.exit:13  %tmp_27_1_1_cast = zext i8 %window_V_1_2_loc_1_load to i11

]]></node>
<StgValue><ssdm name="tmp_27_1_1_cast"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
mediaPixel.exit:14  %tmp_29_1_1 = mul i11 %tmp_27_1_1_cast, %tmp_28_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_29_1_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:15  %tmp_29_1_1_cast = zext i11 %tmp_29_1_1 to i12

]]></node>
<StgValue><ssdm name="tmp_29_1_1_cast"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="12" op_0_bw="11">
<![CDATA[
mediaPixel.exit:18  %tmp_29_1_2_cast = sext i11 %tmp_29_1_2 to i12

]]></node>
<StgValue><ssdm name="tmp_29_1_2_cast"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="14" op_0_bw="12">
<![CDATA[
mediaPixel.exit:32  %tmp1_cast = sext i12 %tmp1 to i14

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
mediaPixel.exit:33  %tmp5 = add i12 %tmp_29_1_2_cast, %tmp_29_1_1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="13" op_0_bw="12">
<![CDATA[
mediaPixel.exit:34  %tmp5_cast = sext i12 %tmp5 to i13

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="13" op_0_bw="12">
<![CDATA[
mediaPixel.exit:38  %tmp6_cast = sext i12 %tmp6 to i13

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
mediaPixel.exit:39  %tmp4 = add i13 %tmp5_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="14" op_0_bw="13">
<![CDATA[
mediaPixel.exit:40  %tmp4_cast = sext i13 %tmp4 to i14

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:41  %out_temp_V_215_2 = add i14 %tmp1_cast, %tmp4_cast

]]></node>
<StgValue><ssdm name="out_temp_V_215_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="183" st_id="7" stage="18" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="17" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="185" st_id="9" stage="16" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="15" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="187" st_id="11" stage="14" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="13" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="189" st_id="13" stage="12" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="190" st_id="14" stage="11" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="191" st_id="15" stage="10" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="192" st_id="16" stage="9" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="193" st_id="17" stage="8" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="7" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="6" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="196" st_id="20" stage="5" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="197" st_id="21" stage="4" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="198" st_id="22" stage="3" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="199" st_id="23" stage="2" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_row_Loop_col_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 308321, i64 308321, i64 308321)

]]></node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:13  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="18">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
mediaPixel.exit:42  %tmp_7 = sdiv i14 %out_temp_V_215_2, %i_op_assign_3_tr_tr_tr_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="8" op_0_bw="14">
<![CDATA[
mediaPixel.exit:43  %tmp = trunc i14 %tmp_7 to i8

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
mediaPixel.exit:44  %tmp_10 = add i8 %tmp, %Offset_load

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
mediaPixel.exit:45  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_img_V, i8 %tmp_10)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0">
<![CDATA[
mediaPixel.exit:46  br label %._crit_edge65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge65:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str7, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge65:2  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
