/* Generated by Yosys 0.9 (git sha1 1979e0b) */

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "Fifo_synth.v:5" *)
module Fifo_synth(clk, reset, wr_enable_synth, rd_enable_synth, FIFO_data_in, pop, push, full_fifo_synth, empty_fifo_synth, almost_empty_fifo_synth, almost_full_fifo_synth, error, alto, bajo, FIFO_data_out_synth);
  (* src = "Fifo_synth.v:61" *)
  wire [2:0] _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  (* src = "Fifo_synth.v:10" *)
  input [9:0] FIFO_data_in;
  (* src = "Fifo_synth.v:23" *)
  output [9:0] FIFO_data_out_synth;
  (* src = "Fifo_synth.v:15" *)
  output almost_empty_fifo_synth;
  (* src = "Fifo_synth.v:16" *)
  output almost_full_fifo_synth;
  (* src = "Fifo_synth.v:21" *)
  input [2:0] alto;
  (* src = "Fifo_synth.v:21" *)
  input [2:0] bajo;
  (* src = "Fifo_synth.v:8" *)
  input clk;
  (* src = "Fifo_synth.v:28" *)
  wire [2:0] cnt;
  (* src = "Fifo_synth.v:14" *)
  output empty_fifo_synth;
  (* src = "Fifo_synth.v:17" *)
  output error;
  (* src = "Fifo_synth.v:13" *)
  output full_fifo_synth;
  (* src = "Fifo_synth.v:11" *)
  input pop;
  (* src = "Fifo_synth.v:11" *)
  input push;
  (* src = "Fifo_synth.v:9" *)
  output rd_enable_synth;
  (* src = "Fifo_synth.v:8" *)
  input reset;
  (* src = "Fifo_synth.v:9" *)
  output wr_enable_synth;
  NOT _078_ (
    .A(cnt[0]),
    .Y(_016_)
  );
  NOT _079_ (
    .A(cnt[1]),
    .Y(_017_)
  );
  NOT _080_ (
    .A(cnt[2]),
    .Y(_018_)
  );
  NOT _081_ (
    .A(reset),
    .Y(_019_)
  );
  NOT _082_ (
    .A(push),
    .Y(_020_)
  );
  NOT _083_ (
    .A(alto[0]),
    .Y(_021_)
  );
  NOT _084_ (
    .A(alto[2]),
    .Y(_022_)
  );
  NAND _085_ (
    .A(cnt[0]),
    .B(cnt[1]),
    .Y(_023_)
  );
  NOR _086_ (
    .A(_018_),
    .B(_023_),
    .Y(full_fifo_synth)
  );
  NOR _087_ (
    .A(cnt[1]),
    .B(bajo[1]),
    .Y(_024_)
  );
  NAND _088_ (
    .A(cnt[1]),
    .B(bajo[1]),
    .Y(_025_)
  );
  NOT _089_ (
    .A(_025_),
    .Y(_026_)
  );
  NOR _090_ (
    .A(_024_),
    .B(_026_),
    .Y(_027_)
  );
  NOR _091_ (
    .A(cnt[0]),
    .B(bajo[0]),
    .Y(_028_)
  );
  NOT _092_ (
    .A(_028_),
    .Y(_029_)
  );
  NAND _093_ (
    .A(cnt[0]),
    .B(bajo[0]),
    .Y(_030_)
  );
  NAND _094_ (
    .A(_029_),
    .B(_030_),
    .Y(_031_)
  );
  NOR _095_ (
    .A(cnt[2]),
    .B(bajo[2]),
    .Y(_032_)
  );
  NOT _096_ (
    .A(_032_),
    .Y(_033_)
  );
  NAND _097_ (
    .A(cnt[2]),
    .B(bajo[2]),
    .Y(_034_)
  );
  NAND _098_ (
    .A(_033_),
    .B(_034_),
    .Y(_035_)
  );
  NAND _099_ (
    .A(_031_),
    .B(_035_),
    .Y(_036_)
  );
  NOR _100_ (
    .A(_027_),
    .B(_036_),
    .Y(almost_empty_fifo_synth)
  );
  NAND _101_ (
    .A(_016_),
    .B(_017_),
    .Y(_037_)
  );
  NOR _102_ (
    .A(cnt[2]),
    .B(_037_),
    .Y(empty_fifo_synth)
  );
  NOR _103_ (
    .A(cnt[1]),
    .B(alto[1]),
    .Y(_038_)
  );
  NOT _104_ (
    .A(_038_),
    .Y(_039_)
  );
  NAND _105_ (
    .A(cnt[1]),
    .B(alto[1]),
    .Y(_040_)
  );
  NAND _106_ (
    .A(_039_),
    .B(_040_),
    .Y(_041_)
  );
  NAND _107_ (
    .A(cnt[0]),
    .B(_021_),
    .Y(_042_)
  );
  NAND _108_ (
    .A(cnt[2]),
    .B(_022_),
    .Y(_043_)
  );
  NAND _109_ (
    .A(_042_),
    .B(_043_),
    .Y(_044_)
  );
  NOR _110_ (
    .A(cnt[2]),
    .B(_022_),
    .Y(_045_)
  );
  NOR _111_ (
    .A(cnt[0]),
    .B(_021_),
    .Y(_046_)
  );
  NOR _112_ (
    .A(_045_),
    .B(_046_),
    .Y(_047_)
  );
  NAND _113_ (
    .A(_041_),
    .B(_047_),
    .Y(_048_)
  );
  NOR _114_ (
    .A(_044_),
    .B(_048_),
    .Y(almost_full_fifo_synth)
  );
  NOR _115_ (
    .A(reset),
    .B(_020_),
    .Y(wr_enable_synth)
  );
  NAND _116_ (
    .A(_019_),
    .B(pop),
    .Y(_049_)
  );
  NOT _117_ (
    .A(_049_),
    .Y(rd_enable_synth)
  );
  NOR _118_ (
    .A(FIFO_data_in[8]),
    .B(FIFO_data_in[1]),
    .Y(_050_)
  );
  NOR _119_ (
    .A(FIFO_data_in[9]),
    .B(FIFO_data_in[0]),
    .Y(_051_)
  );
  NAND _120_ (
    .A(_050_),
    .B(_051_),
    .Y(_052_)
  );
  NOR _121_ (
    .A(FIFO_data_in[2]),
    .B(FIFO_data_in[3]),
    .Y(_053_)
  );
  NOR _122_ (
    .A(FIFO_data_in[4]),
    .B(FIFO_data_in[7]),
    .Y(_054_)
  );
  NAND _123_ (
    .A(_053_),
    .B(_054_),
    .Y(_055_)
  );
  NOT _124_ (
    .A(_055_),
    .Y(_056_)
  );
  NOR _125_ (
    .A(FIFO_data_in[5]),
    .B(FIFO_data_in[6]),
    .Y(_057_)
  );
  NOT _126_ (
    .A(_057_),
    .Y(_058_)
  );
  NOR _127_ (
    .A(_052_),
    .B(_058_),
    .Y(_059_)
  );
  NAND _128_ (
    .A(_056_),
    .B(_059_),
    .Y(_060_)
  );
  NAND _129_ (
    .A(wr_enable_synth),
    .B(_060_),
    .Y(_061_)
  );
  NOT _130_ (
    .A(_061_),
    .Y(_062_)
  );
  NAND _131_ (
    .A(cnt[0]),
    .B(wr_enable_synth),
    .Y(_063_)
  );
  NOR _132_ (
    .A(_016_),
    .B(rd_enable_synth),
    .Y(_064_)
  );
  NAND _133_ (
    .A(cnt[0]),
    .B(_049_),
    .Y(_065_)
  );
  NAND _134_ (
    .A(_016_),
    .B(rd_enable_synth),
    .Y(_066_)
  );
  NAND _135_ (
    .A(_065_),
    .B(_066_),
    .Y(_067_)
  );
  NOR _136_ (
    .A(empty_fifo_synth),
    .B(wr_enable_synth),
    .Y(_068_)
  );
  NAND _137_ (
    .A(_067_),
    .B(_068_),
    .Y(_069_)
  );
  NAND _138_ (
    .A(_063_),
    .B(_069_),
    .Y(_070_)
  );
  NAND _139_ (
    .A(_061_),
    .B(_070_),
    .Y(_071_)
  );
  NAND _140_ (
    .A(cnt[1]),
    .B(_064_),
    .Y(_072_)
  );
  NOR _141_ (
    .A(_018_),
    .B(_072_),
    .Y(_073_)
  );
  NAND _142_ (
    .A(full_fifo_synth),
    .B(_049_),
    .Y(_074_)
  );
  NOR _143_ (
    .A(_061_),
    .B(_067_),
    .Y(_075_)
  );
  NAND _144_ (
    .A(_071_),
    .B(_074_),
    .Y(_076_)
  );
  NOR _145_ (
    .A(_075_),
    .B(_076_),
    .Y(_077_)
  );
  NOR _146_ (
    .A(reset),
    .B(_077_),
    .Y(_000_[0])
  );
  NOR _147_ (
    .A(push),
    .B(_066_),
    .Y(_001_)
  );
  NOT _148_ (
    .A(_001_),
    .Y(_002_)
  );
  NAND _149_ (
    .A(cnt[1]),
    .B(_002_),
    .Y(_003_)
  );
  NOR _150_ (
    .A(_062_),
    .B(_003_),
    .Y(_004_)
  );
  NOR _151_ (
    .A(cnt[1]),
    .B(_064_),
    .Y(_005_)
  );
  NOR _152_ (
    .A(_061_),
    .B(_005_),
    .Y(_006_)
  );
  NAND _153_ (
    .A(_072_),
    .B(_006_),
    .Y(_007_)
  );
  NAND _154_ (
    .A(_017_),
    .B(_001_),
    .Y(_008_)
  );
  NOR _155_ (
    .A(_018_),
    .B(_008_),
    .Y(_009_)
  );
  NOR _156_ (
    .A(_073_),
    .B(_009_),
    .Y(_010_)
  );
  NAND _157_ (
    .A(_007_),
    .B(_010_),
    .Y(_011_)
  );
  NOR _158_ (
    .A(_004_),
    .B(_011_),
    .Y(_012_)
  );
  NOR _159_ (
    .A(reset),
    .B(_012_),
    .Y(_000_[1])
  );
  NOR _160_ (
    .A(_061_),
    .B(_072_),
    .Y(_013_)
  );
  NOR _161_ (
    .A(cnt[2]),
    .B(_013_),
    .Y(_014_)
  );
  NAND _162_ (
    .A(_019_),
    .B(_008_),
    .Y(_015_)
  );
  NOR _163_ (
    .A(_014_),
    .B(_015_),
    .Y(_000_[2])
  );
  (* src = "Fifo_synth.v:61" *)
  DFF _164_ (
    .C(clk),
    .D(_000_[0]),
    .Q(cnt[0])
  );
  (* src = "Fifo_synth.v:61" *)
  DFF _165_ (
    .C(clk),
    .D(_000_[1]),
    .Q(cnt[1])
  );
  (* src = "Fifo_synth.v:61" *)
  DFF _166_ (
    .C(clk),
    .D(_000_[2]),
    .Q(cnt[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "Fifo_synth.v:31" *)
  memoria_synth mem (
    .clk(clk),
    .memo_data_in(FIFO_data_in),
    .memo_data_out_synth(FIFO_data_out_synth),
    .rdmem_enable(rd_enable_synth),
    .reset(reset),
    .wrmem_enable(wr_enable_synth)
  );
endmodule

(* cells_not_processed =  1  *)
(* src = "ModuloCompleto_synth.v:5" *)
module ModuloCompleto_synth(clk, reset, init, alto, bajo, FIFO_data_in0, FIFO_data_in1, FIFO_data_in2, FIFO_data_in3, push0, push1, push2, push3, pop4, pop5, pop6, pop7, idx, req, IDLE, FIFO_data_out_synth4, FIFO_data_out_synth5, FIFO_data_out_synth6, FIFO_data_out_synth7, valid_contador, contador_out);
  (* src = "ModuloCompleto_synth.v:13" *)
  input [9:0] FIFO_data_in0;
  (* src = "ModuloCompleto_synth.v:14" *)
  input [9:0] FIFO_data_in1;
  (* src = "ModuloCompleto_synth.v:15" *)
  input [9:0] FIFO_data_in2;
  (* src = "ModuloCompleto_synth.v:16" *)
  input [9:0] FIFO_data_in3;
  (* src = "ModuloCompleto_synth.v:38" *)
  output [9:0] FIFO_data_out_synth4;
  (* src = "ModuloCompleto_synth.v:39" *)
  output [9:0] FIFO_data_out_synth5;
  (* src = "ModuloCompleto_synth.v:40" *)
  output [9:0] FIFO_data_out_synth6;
  (* src = "ModuloCompleto_synth.v:41" *)
  output [9:0] FIFO_data_out_synth7;
  (* src = "ModuloCompleto_synth.v:32" *)
  output IDLE;
  (* src = "ModuloCompleto_synth.v:122" *)
  (* unused_bits = "0" *)
  wire active_out;
  (* src = "ModuloCompleto_synth.v:11" *)
  input [2:0] alto;
  (* src = "ModuloCompleto_synth.v:56" *)
  wire [2:0] alto_out_sint;
  (* src = "ModuloCompleto_synth.v:11" *)
  input [2:0] bajo;
  (* src = "ModuloCompleto_synth.v:56" *)
  wire [2:0] bajo_out_sint_sint;
  (* src = "ModuloCompleto_synth.v:6" *)
  input clk;
  (* src = "ModuloCompleto_synth.v:46" *)
  output [4:0] contador_out;
  (* src = "ModuloCompleto_synth.v:57" *)
  wire [7:0] empty_fifo_synths;
  (* src = "ModuloCompleto_synth.v:30" *)
  input [1:0] idx;
  (* src = "ModuloCompleto_synth.v:10" *)
  input init;
  (* src = "ModuloCompleto_synth.v:24" *)
  input pop4;
  (* src = "ModuloCompleto_synth.v:25" *)
  input pop5;
  (* src = "ModuloCompleto_synth.v:26" *)
  input pop6;
  (* src = "ModuloCompleto_synth.v:27" *)
  input pop7;
  (* src = "ModuloCompleto_synth.v:17" *)
  input push0;
  (* src = "ModuloCompleto_synth.v:18" *)
  input push1;
  (* src = "ModuloCompleto_synth.v:19" *)
  input push2;
  (* src = "ModuloCompleto_synth.v:20" *)
  input push3;
  (* src = "ModuloCompleto_synth.v:31" *)
  input req;
  (* src = "ModuloCompleto_synth.v:7" *)
  input reset;
  (* src = "ModuloCompleto_synth.v:45" *)
  output valid_contador;
  (* module_not_derived = 32'd1 *)
  (* src = "ModuloCompleto_synth.v:61" *)
  conexion_synth conexion_synth_final (
    .FIFO_data_in0(FIFO_data_in0),
    .FIFO_data_in1(FIFO_data_in1),
    .FIFO_data_in2(FIFO_data_in2),
    .FIFO_data_in3(FIFO_data_in3),
    .FIFO_data_out_synth4(FIFO_data_out_synth4),
    .FIFO_data_out_synth5(FIFO_data_out_synth5),
    .FIFO_data_out_synth6(FIFO_data_out_synth6),
    .FIFO_data_out_synth7(FIFO_data_out_synth7),
    .IDLE(IDLE),
    .alto(alto_out_sint),
    .bajo(bajo_out_sint_sint),
    .clk(clk),
    .contador_out(contador_out),
    .empty_fifo_synths(empty_fifo_synths),
    .idx(idx),
    .pop4(pop4),
    .pop5(pop5),
    .pop6(pop6),
    .pop7(pop7),
    .push0(push0),
    .push1(push1),
    .push2(push2),
    .push3(push3),
    .req(req),
    .reset(reset),
    .valid_contador(valid_contador)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "ModuloCompleto_synth.v:109" *)
  maquina_de_estados_sint maquina (
    .active_out(active_out),
    .alto(alto),
    .alto_out_sint(alto_out_sint),
    .bajo(bajo),
    .bajo_out_sint_sint(bajo_out_sint_sint),
    .clk(clk),
    .empty_fifo_synths(empty_fifo_synths),
    .idle_out_sint(IDLE),
    .init(init),
    .reset(reset)
  );
endmodule

(* cells_not_processed =  1  *)
(* src = "arbitro_sint.v:1" *)
module arbitro_sint(clk, reset, almost_full_P0, almost_full_P1, almost_full_P2, almost_full_P3, empty_P0, empty_P1, empty_P2, empty_P3, empty_P4, empty_P5, empty_P6, empty_P7, select, pop_F0_sint, pop_F1_sint, pop_F2_sint, pop_F3_sint, push_F0_sint, push_F1_sint, push_F2_sint, push_F3_sint);
  (* src = "arbitro_sint.v:38" *)
  wire _000_;
  (* src = "arbitro_sint.v:38" *)
  wire _001_;
  (* src = "arbitro_sint.v:38" *)
  wire _002_;
  (* src = "arbitro_sint.v:38" *)
  wire _003_;
  (* src = "arbitro_sint.v:38" *)
  wire [1:0] _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  (* src = "arbitro_sint.v:8" *)
  input almost_full_P0;
  (* src = "arbitro_sint.v:9" *)
  input almost_full_P1;
  (* src = "arbitro_sint.v:10" *)
  input almost_full_P2;
  (* src = "arbitro_sint.v:11" *)
  input almost_full_P3;
  (* src = "arbitro_sint.v:4" *)
  input clk;
  (* src = "arbitro_sint.v:13" *)
  input empty_P0;
  (* src = "arbitro_sint.v:14" *)
  input empty_P1;
  (* src = "arbitro_sint.v:15" *)
  input empty_P2;
  (* src = "arbitro_sint.v:16" *)
  input empty_P3;
  (* src = "arbitro_sint.v:17" *)
  input empty_P4;
  (* src = "arbitro_sint.v:18" *)
  input empty_P5;
  (* src = "arbitro_sint.v:19" *)
  input empty_P6;
  (* src = "arbitro_sint.v:20" *)
  input empty_P7;
  (* src = "arbitro_sint.v:25" *)
  output pop_F0_sint;
  (* src = "arbitro_sint.v:26" *)
  output pop_F1_sint;
  (* src = "arbitro_sint.v:27" *)
  output pop_F2_sint;
  (* src = "arbitro_sint.v:28" *)
  output pop_F3_sint;
  (* src = "arbitro_sint.v:30" *)
  output push_F0_sint;
  (* src = "arbitro_sint.v:31" *)
  output push_F1_sint;
  (* src = "arbitro_sint.v:32" *)
  output push_F2_sint;
  (* src = "arbitro_sint.v:33" *)
  output push_F3_sint;
  (* src = "arbitro_sint.v:4" *)
  input reset;
  (* src = "arbitro_sint.v:23" *)
  output [1:0] select;
  NOT _055_ (
    .A(empty_P2),
    .Y(_005_)
  );
  NOT _056_ (
    .A(pop_F3_sint),
    .Y(_006_)
  );
  NOT _057_ (
    .A(empty_P3),
    .Y(_007_)
  );
  NOT _058_ (
    .A(empty_P1),
    .Y(_008_)
  );
  NOT _059_ (
    .A(select[0]),
    .Y(_009_)
  );
  NOT _060_ (
    .A(select[1]),
    .Y(_010_)
  );
  NAND _061_ (
    .A(almost_full_P0),
    .B(almost_full_P1),
    .Y(_011_)
  );
  NOT _062_ (
    .A(_011_),
    .Y(_012_)
  );
  NAND _063_ (
    .A(almost_full_P2),
    .B(almost_full_P3),
    .Y(_013_)
  );
  NOT _064_ (
    .A(_013_),
    .Y(_014_)
  );
  NOR _065_ (
    .A(_011_),
    .B(_013_),
    .Y(_015_)
  );
  NAND _066_ (
    .A(_012_),
    .B(_014_),
    .Y(_016_)
  );
  NOR _067_ (
    .A(empty_P2),
    .B(_015_),
    .Y(_017_)
  );
  NOT _068_ (
    .A(_017_),
    .Y(_018_)
  );
  NOR _069_ (
    .A(empty_P0),
    .B(_015_),
    .Y(_019_)
  );
  NOR _070_ (
    .A(empty_P1),
    .B(_015_),
    .Y(_020_)
  );
  NAND _071_ (
    .A(_008_),
    .B(_016_),
    .Y(_021_)
  );
  NOR _072_ (
    .A(_019_),
    .B(_020_),
    .Y(_022_)
  );
  NAND _073_ (
    .A(_018_),
    .B(_022_),
    .Y(_023_)
  );
  NOR _074_ (
    .A(reset),
    .B(almost_full_P0),
    .Y(_024_)
  );
  NOR _075_ (
    .A(almost_full_P1),
    .B(almost_full_P2),
    .Y(_025_)
  );
  NOT _076_ (
    .A(_025_),
    .Y(_026_)
  );
  NOR _077_ (
    .A(almost_full_P3),
    .B(_026_),
    .Y(_027_)
  );
  NAND _078_ (
    .A(_024_),
    .B(_027_),
    .Y(_028_)
  );
  NOT _079_ (
    .A(_028_),
    .Y(_029_)
  );
  NOR _080_ (
    .A(empty_P3),
    .B(_015_),
    .Y(_030_)
  );
  NAND _081_ (
    .A(_007_),
    .B(_016_),
    .Y(_031_)
  );
  NAND _082_ (
    .A(_006_),
    .B(_031_),
    .Y(_032_)
  );
  NAND _083_ (
    .A(_029_),
    .B(_032_),
    .Y(_033_)
  );
  NOR _084_ (
    .A(_023_),
    .B(_033_),
    .Y(_003_)
  );
  NAND _085_ (
    .A(_022_),
    .B(_029_),
    .Y(_034_)
  );
  NAND _086_ (
    .A(pop_F2_sint),
    .B(_031_),
    .Y(_035_)
  );
  NAND _087_ (
    .A(empty_P2),
    .B(_035_),
    .Y(_036_)
  );
  NOT _088_ (
    .A(_036_),
    .Y(_037_)
  );
  NOR _089_ (
    .A(_019_),
    .B(_028_),
    .Y(_038_)
  );
  NOR _090_ (
    .A(_034_),
    .B(_037_),
    .Y(_002_)
  );
  NOR _091_ (
    .A(_017_),
    .B(_030_),
    .Y(_039_)
  );
  NOT _092_ (
    .A(_039_),
    .Y(_040_)
  );
  NAND _093_ (
    .A(pop_F1_sint),
    .B(_039_),
    .Y(_041_)
  );
  NAND _094_ (
    .A(_021_),
    .B(_041_),
    .Y(_042_)
  );
  NAND _095_ (
    .A(_038_),
    .B(_042_),
    .Y(_043_)
  );
  NOT _096_ (
    .A(_043_),
    .Y(_001_)
  );
  NAND _097_ (
    .A(pop_F0_sint),
    .B(_021_),
    .Y(_044_)
  );
  NOR _098_ (
    .A(_040_),
    .B(_044_),
    .Y(_045_)
  );
  NOR _099_ (
    .A(_019_),
    .B(_045_),
    .Y(_046_)
  );
  NOR _100_ (
    .A(_028_),
    .B(_046_),
    .Y(_000_)
  );
  NOR _101_ (
    .A(_009_),
    .B(_023_),
    .Y(_047_)
  );
  NOR _102_ (
    .A(_005_),
    .B(empty_P3),
    .Y(_048_)
  );
  NOR _103_ (
    .A(_008_),
    .B(_048_),
    .Y(_049_)
  );
  NAND _104_ (
    .A(empty_P0),
    .B(_016_),
    .Y(_050_)
  );
  NOR _105_ (
    .A(_049_),
    .B(_050_),
    .Y(_051_)
  );
  NOR _106_ (
    .A(_047_),
    .B(_051_),
    .Y(_052_)
  );
  NOR _107_ (
    .A(reset),
    .B(_052_),
    .Y(_004_[0])
  );
  NAND _108_ (
    .A(_010_),
    .B(_039_),
    .Y(_053_)
  );
  NAND _109_ (
    .A(_022_),
    .B(_053_),
    .Y(_054_)
  );
  NOR _110_ (
    .A(reset),
    .B(_054_),
    .Y(_004_[1])
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _111_ (
    .C(clk),
    .D(_004_[0]),
    .Q(select[0])
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _112_ (
    .C(clk),
    .D(_004_[1]),
    .Q(select[1])
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _113_ (
    .C(clk),
    .D(_000_),
    .Q(pop_F0_sint)
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _114_ (
    .C(clk),
    .D(_001_),
    .Q(pop_F1_sint)
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _115_ (
    .C(clk),
    .D(_002_),
    .Q(pop_F2_sint)
  );
  (* src = "arbitro_sint.v:38" *)
  DFF _116_ (
    .C(clk),
    .D(_003_),
    .Q(pop_F3_sint)
  );
  assign push_F0_sint = 1'h1;
  assign push_F1_sint = 1'h1;
  assign push_F2_sint = 1'h1;
  assign push_F3_sint = 1'h1;
endmodule

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "conexion_synth.v:7" *)
module conexion_synth(clk, reset, alto, bajo, idx, req, IDLE, valid_contador, contador_out, pop4, pop5, pop6, pop7, push0, push1, push2, push3, FIFO_data_in0, FIFO_data_in1, FIFO_data_in2, FIFO_data_in3, empty_fifo_synths, FIFO_data_out_synth4, FIFO_data_out_synth5, FIFO_data_out_synth6, FIFO_data_out_synth7);
  (* src = "conexion_synth.v:36" *)
  input [9:0] FIFO_data_in0;
  (* src = "conexion_synth.v:37" *)
  input [9:0] FIFO_data_in1;
  (* src = "conexion_synth.v:38" *)
  input [9:0] FIFO_data_in2;
  (* src = "conexion_synth.v:39" *)
  input [9:0] FIFO_data_in3;
  (* src = "conexion_synth.v:73" *)
  wire [9:0] FIFO_data_in4;
  (* src = "conexion_synth.v:73" *)
  wire [9:0] FIFO_data_in5;
  (* src = "conexion_synth.v:73" *)
  wire [9:0] FIFO_data_in6;
  (* src = "conexion_synth.v:73" *)
  wire [9:0] FIFO_data_in7;
  (* src = "conexion_synth.v:72" *)
  wire [9:0] FIFO_data_out_synth0;
  (* src = "conexion_synth.v:72" *)
  wire [9:0] FIFO_data_out_synth1;
  (* src = "conexion_synth.v:72" *)
  wire [9:0] FIFO_data_out_synth2;
  (* src = "conexion_synth.v:72" *)
  wire [9:0] FIFO_data_out_synth3;
  (* src = "conexion_synth.v:43" *)
  output [9:0] FIFO_data_out_synth4;
  (* src = "conexion_synth.v:44" *)
  output [9:0] FIFO_data_out_synth5;
  (* src = "conexion_synth.v:45" *)
  output [9:0] FIFO_data_out_synth6;
  (* src = "conexion_synth.v:46" *)
  output [9:0] FIFO_data_out_synth7;
  (* src = "conexion_synth.v:19" *)
  input IDLE;
  (* src = "conexion_synth.v:66" *)
  wire almost_full_P0;
  (* src = "conexion_synth.v:66" *)
  wire almost_full_P1;
  (* src = "conexion_synth.v:66" *)
  wire almost_full_P2;
  (* src = "conexion_synth.v:66" *)
  wire almost_full_P3;
  (* src = "conexion_synth.v:12" *)
  input [2:0] alto;
  (* src = "conexion_synth.v:12" *)
  input [2:0] bajo;
  (* src = "conexion_synth.v:10" *)
  input clk;
  (* src = "conexion_synth.v:22" *)
  output [4:0] contador_out;
  (* src = "conexion_synth.v:64" *)
  wire empty_P0;
  (* src = "conexion_synth.v:64" *)
  wire empty_P1;
  (* src = "conexion_synth.v:64" *)
  wire empty_P2;
  (* src = "conexion_synth.v:64" *)
  wire empty_P3;
  (* src = "conexion_synth.v:65" *)
  wire empty_P4;
  (* src = "conexion_synth.v:65" *)
  wire empty_P5;
  (* src = "conexion_synth.v:65" *)
  wire empty_P6;
  (* src = "conexion_synth.v:65" *)
  wire empty_P7;
  (* src = "conexion_synth.v:41" *)
  output [7:0] empty_fifo_synths;
  (* src = "conexion_synth.v:17" *)
  input [1:0] idx;
  (* src = "conexion_synth.v:61" *)
  wire [9:0] out_mux;
  (* src = "conexion_synth.v:26" *)
  input pop4;
  (* src = "conexion_synth.v:27" *)
  input pop5;
  (* src = "conexion_synth.v:28" *)
  input pop6;
  (* src = "conexion_synth.v:29" *)
  input pop7;
  (* src = "conexion_synth.v:106" *)
  wire pop_F0_sint;
  (* src = "conexion_synth.v:121" *)
  wire pop_F1_sint;
  (* src = "conexion_synth.v:137" *)
  wire pop_F2_sint;
  (* src = "conexion_synth.v:154" *)
  wire pop_F3_sint;
  (* src = "conexion_synth.v:31" *)
  input push0;
  (* src = "conexion_synth.v:32" *)
  input push1;
  (* src = "conexion_synth.v:33" *)
  input push2;
  (* src = "conexion_synth.v:34" *)
  input push3;
  (* src = "conexion_synth.v:201" *)
  wire push_F0_sint;
  (* src = "conexion_synth.v:217" *)
  wire push_F1_sint;
  (* src = "conexion_synth.v:234" *)
  wire push_F2_sint;
  (* src = "conexion_synth.v:252" *)
  wire push_F3_sint;
  (* src = "conexion_synth.v:18" *)
  input req;
  (* src = "conexion_synth.v:11" *)
  input reset;
  (* src = "conexion_synth.v:60" *)
  wire [1:0] select;
  (* src = "conexion_synth.v:21" *)
  output valid_contador;
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:263" *)
  arbitro_sint Arbitro2 (
    .almost_full_P0(almost_full_P0),
    .almost_full_P1(almost_full_P1),
    .almost_full_P2(almost_full_P2),
    .almost_full_P3(almost_full_P3),
    .clk(clk),
    .empty_P0(empty_P0),
    .empty_P1(empty_P1),
    .empty_P2(empty_P2),
    .empty_P3(empty_P3),
    .pop_F0_sint(pop_F0_sint),
    .pop_F1_sint(pop_F1_sint),
    .pop_F2_sint(pop_F2_sint),
    .pop_F3_sint(pop_F3_sint),
    .push_F0_sint(push_F0_sint),
    .push_F1_sint(push_F1_sint),
    .push_F2_sint(push_F2_sint),
    .push_F3_sint(push_F3_sint),
    .reset(reset),
    .select(select)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:179" *)
  demux4x1_sint demux (
    .clk(clk),
    .in_demux(out_mux),
    .out_0(FIFO_data_in4),
    .out_1(FIFO_data_in5),
    .out_2(FIFO_data_in6),
    .out_3(FIFO_data_in7),
    .reset(reset),
    .select(out_mux[9:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:101" *)
  Fifo_synth fifo0 (
    .FIFO_data_in(FIFO_data_in0),
    .FIFO_data_out_synth(FIFO_data_out_synth0),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P0),
    .pop(pop_F0_sint),
    .push(push0),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:116" *)
  Fifo_synth fifo1 (
    .FIFO_data_in(FIFO_data_in1),
    .FIFO_data_out_synth(FIFO_data_out_synth1),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P1),
    .pop(pop_F1_sint),
    .push(push1),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:132" *)
  Fifo_synth fifo2 (
    .FIFO_data_in(FIFO_data_in2),
    .FIFO_data_out_synth(FIFO_data_out_synth2),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P2),
    .pop(pop_F2_sint),
    .push(push2),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:149" *)
  Fifo_synth fifo3 (
    .FIFO_data_in(FIFO_data_in3),
    .FIFO_data_out_synth(FIFO_data_out_synth3),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P3),
    .pop(pop_F3_sint),
    .push(push3),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:195" *)
  Fifo_synth fifo4 (
    .FIFO_data_in(FIFO_data_in4),
    .FIFO_data_out_synth(FIFO_data_out_synth4),
    .almost_full_fifo_synth(almost_full_P0),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P4),
    .pop(pop4),
    .push(push_F0_sint),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:211" *)
  Fifo_synth fifo5 (
    .FIFO_data_in(FIFO_data_in5),
    .FIFO_data_out_synth(FIFO_data_out_synth5),
    .almost_full_fifo_synth(almost_full_P1),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P5),
    .pop(pop5),
    .push(push_F1_sint),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:228" *)
  Fifo_synth fifo6 (
    .FIFO_data_in(FIFO_data_in6),
    .FIFO_data_out_synth(FIFO_data_out_synth6),
    .almost_full_fifo_synth(almost_full_P2),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P6),
    .pop(pop6),
    .push(push_F2_sint),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:246" *)
  Fifo_synth fifo7 (
    .FIFO_data_in(FIFO_data_in7),
    .FIFO_data_out_synth(FIFO_data_out_synth7),
    .almost_full_fifo_synth(almost_full_P3),
    .alto(alto),
    .bajo(bajo),
    .clk(clk),
    .empty_fifo_synth(empty_P7),
    .pop(pop7),
    .push(push_F3_sint),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "conexion_synth.v:166" *)
  mux4x1_sint mux (
    .clk(clk),
    .in_0(FIFO_data_out_synth0),
    .in_1(FIFO_data_out_synth1),
    .in_2(FIFO_data_out_synth2),
    .in_3(FIFO_data_out_synth3),
    .out_mux(out_mux),
    .reset(reset),
    .select(select)
  );
  assign empty_fifo_synths = { empty_P7, empty_P6, empty_P5, empty_P4, empty_P3, empty_P2, empty_P1, empty_P0 };
endmodule

(* cells_not_processed =  1  *)
(* src = "demux4x1_sint.v:7" *)
module demux4x1_sint(clk, reset, select, in_demux, out_0, out_1, out_2, out_3);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "demux4x1_sint.v:8" *)
  input clk;
  (* src = "demux4x1_sint.v:11" *)
  input [9:0] in_demux;
  (* src = "demux4x1_sint.v:13" *)
  output [9:0] out_0;
  (* src = "demux4x1_sint.v:14" *)
  output [9:0] out_1;
  (* src = "demux4x1_sint.v:15" *)
  output [9:0] out_2;
  (* src = "demux4x1_sint.v:16" *)
  output [9:0] out_3;
  (* src = "demux4x1_sint.v:9" *)
  input reset;
  (* src = "demux4x1_sint.v:10" *)
  input [1:0] select;
  NOT _17_ (
    .A(select[0]),
    .Y(_01_)
  );
  NOT _18_ (
    .A(select[1]),
    .Y(_02_)
  );
  NOT _19_ (
    .A(reset),
    .Y(_03_)
  );
  NAND _20_ (
    .A(_01_),
    .B(select[1]),
    .Y(_04_)
  );
  NAND _21_ (
    .A(in_demux[0]),
    .B(_03_),
    .Y(_05_)
  );
  NOR _22_ (
    .A(_04_),
    .B(_05_),
    .Y(out_2[0])
  );
  NAND _23_ (
    .A(in_demux[1]),
    .B(_03_),
    .Y(_06_)
  );
  NOR _24_ (
    .A(_04_),
    .B(_06_),
    .Y(out_2[1])
  );
  NAND _25_ (
    .A(in_demux[2]),
    .B(_03_),
    .Y(_07_)
  );
  NOR _26_ (
    .A(_04_),
    .B(_07_),
    .Y(out_2[2])
  );
  NAND _27_ (
    .A(in_demux[3]),
    .B(_03_),
    .Y(_08_)
  );
  NOR _28_ (
    .A(_04_),
    .B(_08_),
    .Y(out_2[3])
  );
  NAND _29_ (
    .A(in_demux[4]),
    .B(_03_),
    .Y(_09_)
  );
  NOR _30_ (
    .A(_04_),
    .B(_09_),
    .Y(out_2[4])
  );
  NAND _31_ (
    .A(in_demux[5]),
    .B(_03_),
    .Y(_10_)
  );
  NOR _32_ (
    .A(_04_),
    .B(_10_),
    .Y(out_2[5])
  );
  NAND _33_ (
    .A(in_demux[6]),
    .B(_03_),
    .Y(_11_)
  );
  NOR _34_ (
    .A(_04_),
    .B(_11_),
    .Y(out_2[6])
  );
  NAND _35_ (
    .A(in_demux[7]),
    .B(_03_),
    .Y(_12_)
  );
  NOR _36_ (
    .A(_04_),
    .B(_12_),
    .Y(out_2[7])
  );
  NAND _37_ (
    .A(in_demux[8]),
    .B(_03_),
    .Y(_13_)
  );
  NOR _38_ (
    .A(_04_),
    .B(_13_),
    .Y(out_2[8])
  );
  NAND _39_ (
    .A(in_demux[9]),
    .B(_03_),
    .Y(_14_)
  );
  NOR _40_ (
    .A(_04_),
    .B(_14_),
    .Y(out_2[9])
  );
  NAND _41_ (
    .A(select[0]),
    .B(_02_),
    .Y(_15_)
  );
  NOR _42_ (
    .A(_05_),
    .B(_15_),
    .Y(out_1[0])
  );
  NOR _43_ (
    .A(_06_),
    .B(_15_),
    .Y(out_1[1])
  );
  NOR _44_ (
    .A(_07_),
    .B(_15_),
    .Y(out_1[2])
  );
  NOR _45_ (
    .A(_08_),
    .B(_15_),
    .Y(out_1[3])
  );
  NOR _46_ (
    .A(_09_),
    .B(_15_),
    .Y(out_1[4])
  );
  NOR _47_ (
    .A(_10_),
    .B(_15_),
    .Y(out_1[5])
  );
  NOR _48_ (
    .A(_11_),
    .B(_15_),
    .Y(out_1[6])
  );
  NOR _49_ (
    .A(_12_),
    .B(_15_),
    .Y(out_1[7])
  );
  NOR _50_ (
    .A(_13_),
    .B(_15_),
    .Y(out_1[8])
  );
  NOR _51_ (
    .A(_14_),
    .B(_15_),
    .Y(out_1[9])
  );
  NAND _52_ (
    .A(_01_),
    .B(_02_),
    .Y(_16_)
  );
  NOR _53_ (
    .A(_05_),
    .B(_16_),
    .Y(out_0[0])
  );
  NOR _54_ (
    .A(_06_),
    .B(_16_),
    .Y(out_0[1])
  );
  NOR _55_ (
    .A(_07_),
    .B(_16_),
    .Y(out_0[2])
  );
  NOR _56_ (
    .A(_08_),
    .B(_16_),
    .Y(out_0[3])
  );
  NOR _57_ (
    .A(_09_),
    .B(_16_),
    .Y(out_0[4])
  );
  NOR _58_ (
    .A(_10_),
    .B(_16_),
    .Y(out_0[5])
  );
  NOR _59_ (
    .A(_11_),
    .B(_16_),
    .Y(out_0[6])
  );
  NOR _60_ (
    .A(_12_),
    .B(_16_),
    .Y(out_0[7])
  );
  NOR _61_ (
    .A(_13_),
    .B(_16_),
    .Y(out_0[8])
  );
  NOR _62_ (
    .A(_14_),
    .B(_16_),
    .Y(out_0[9])
  );
  NAND _63_ (
    .A(select[0]),
    .B(select[1]),
    .Y(_00_)
  );
  NOR _64_ (
    .A(_05_),
    .B(_00_),
    .Y(out_3[0])
  );
  NOR _65_ (
    .A(_06_),
    .B(_00_),
    .Y(out_3[1])
  );
  NOR _66_ (
    .A(_07_),
    .B(_00_),
    .Y(out_3[2])
  );
  NOR _67_ (
    .A(_08_),
    .B(_00_),
    .Y(out_3[3])
  );
  NOR _68_ (
    .A(_09_),
    .B(_00_),
    .Y(out_3[4])
  );
  NOR _69_ (
    .A(_10_),
    .B(_00_),
    .Y(out_3[5])
  );
  NOR _70_ (
    .A(_11_),
    .B(_00_),
    .Y(out_3[6])
  );
  NOR _71_ (
    .A(_12_),
    .B(_00_),
    .Y(out_3[7])
  );
  NOR _72_ (
    .A(_13_),
    .B(_00_),
    .Y(out_3[8])
  );
  NOR _73_ (
    .A(_14_),
    .B(_00_),
    .Y(out_3[9])
  );
endmodule

(* cells_not_processed =  1  *)
(* src = "maquina_de_estados_sint.v:1" *)
module maquina_de_estados_sint(clk, reset, init, bajo, alto, empty_fifo_synths, active_out, next_active, idle_out_sint, next_idle, bajo_out_sint_sint, alto_out_sint, next_bajo, next_alto);
  (* src = "maquina_de_estados_sint.v:45" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] FIFO_empties;
  (* src = "maquina_de_estados_sint.v:15" *)
  output active_out;
  (* src = "maquina_de_estados_sint.v:9" *)
  input [2:0] alto;
  (* src = "maquina_de_estados_sint.v:21" *)
  output [2:0] alto_out_sint;
  (* src = "maquina_de_estados_sint.v:8" *)
  input [2:0] bajo;
  (* src = "maquina_de_estados_sint.v:20" *)
  output [2:0] bajo_out_sint_sint;
  (* src = "maquina_de_estados_sint.v:2" *)
  input clk;
  (* src = "maquina_de_estados_sint.v:13" *)
  input [7:0] empty_fifo_synths;
  (* src = "maquina_de_estados_sint.v:31" *)
  wire [3:0] estado_actual;
  (* src = "maquina_de_estados_sint.v:17" *)
  output idle_out_sint;
  (* src = "maquina_de_estados_sint.v:4" *)
  input init;
  (* src = "maquina_de_estados_sint.v:16" *)
  output next_active;
  (* src = "maquina_de_estados_sint.v:24" *)
  output [7:0] next_alto;
  (* src = "maquina_de_estados_sint.v:23" *)
  output [7:0] next_bajo;
  (* src = "maquina_de_estados_sint.v:18" *)
  output next_idle;
  (* src = "maquina_de_estados_sint.v:3" *)
  input reset;
  (* src = "maquina_de_estados_sint.v:32" *)
  wire [3:0] sig_estado;
  assign FIFO_empties = empty_fifo_synths;
  assign active_out = 1'h0;
  assign alto_out_sint = 3'h0;
  assign bajo_out_sint_sint = 3'h0;
  assign estado_actual = 4'h0;
  assign idle_out_sint = 1'h0;
  assign next_alto = 8'hxx;
  assign next_bajo = 8'hxx;
  assign sig_estado = 4'h0;
endmodule

(* dynports =  1  *)
(* cells_not_processed =  1  *)
(* src = "memoria_synth.v:3" *)
module memoria_synth(memo_data_in, clk, reset, wrmem_enable, rdmem_enable, memo_data_out_synth);
  (* src = "memoria_synth.v:34" *)
  wire [9:0] _0000_;
  (* src = "memoria_synth.v:34" *)
  wire [2:0] _0001_;
  (* src = "memoria_synth.v:16" *)
  wire [2:0] _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  (* src = "memoria_synth.v:6" *)
  input clk;
  (* src = "memoria_synth.v:14" *)
  wire [31:0] i;
  wire [9:0] \mem[0] ;
  wire [9:0] \mem[1] ;
  wire [9:0] \mem[2] ;
  wire [9:0] \mem[3] ;
  wire [9:0] \mem[4] ;
  wire [9:0] \mem[5] ;
  wire [9:0] \mem[6] ;
  wire [9:0] \mem[7] ;
  (* src = "memoria_synth.v:5" *)
  input [9:0] memo_data_in;
  (* src = "memoria_synth.v:9" *)
  output [9:0] memo_data_out_synth;
  (* src = "memoria_synth.v:13" *)
  wire [2:0] rd_ptr_synth;
  (* src = "memoria_synth.v:7" *)
  input rdmem_enable;
  (* src = "memoria_synth.v:6" *)
  input reset;
  (* src = "memoria_synth.v:13" *)
  wire [2:0] wr_ptr_synth;
  (* src = "memoria_synth.v:7" *)
  input wrmem_enable;
  NOT _0715_ (
    .A(\mem[5] [0]),
    .Y(_0083_)
  );
  NOT _0716_ (
    .A(rd_ptr_synth[0]),
    .Y(_0084_)
  );
  NOT _0717_ (
    .A(\mem[5] [1]),
    .Y(_0085_)
  );
  NOT _0718_ (
    .A(\mem[5] [5]),
    .Y(_0086_)
  );
  NOT _0719_ (
    .A(\mem[5] [6]),
    .Y(_0087_)
  );
  NOT _0720_ (
    .A(\mem[7] [0]),
    .Y(_0088_)
  );
  NOT _0721_ (
    .A(\mem[7] [1]),
    .Y(_0089_)
  );
  NOT _0722_ (
    .A(\mem[7] [2]),
    .Y(_0090_)
  );
  NOT _0723_ (
    .A(\mem[7] [3]),
    .Y(_0091_)
  );
  NOT _0724_ (
    .A(\mem[7] [4]),
    .Y(_0092_)
  );
  NOT _0725_ (
    .A(\mem[7] [5]),
    .Y(_0093_)
  );
  NOT _0726_ (
    .A(\mem[7] [6]),
    .Y(_0094_)
  );
  NOT _0727_ (
    .A(\mem[7] [7]),
    .Y(_0095_)
  );
  NOT _0728_ (
    .A(\mem[7] [8]),
    .Y(_0096_)
  );
  NOT _0729_ (
    .A(\mem[7] [9]),
    .Y(_0097_)
  );
  NOT _0730_ (
    .A(reset),
    .Y(_0098_)
  );
  NOT _0731_ (
    .A(rdmem_enable),
    .Y(_0099_)
  );
  NOT _0732_ (
    .A(rd_ptr_synth[1]),
    .Y(_0100_)
  );
  NOT _0733_ (
    .A(rd_ptr_synth[2]),
    .Y(_0101_)
  );
  NOT _0734_ (
    .A(\mem[1] [0]),
    .Y(_0102_)
  );
  NOT _0735_ (
    .A(\mem[1] [1]),
    .Y(_0103_)
  );
  NOT _0736_ (
    .A(\mem[1] [6]),
    .Y(_0104_)
  );
  NOT _0737_ (
    .A(wrmem_enable),
    .Y(_0105_)
  );
  NOT _0738_ (
    .A(wr_ptr_synth[0]),
    .Y(_0106_)
  );
  NOT _0739_ (
    .A(wr_ptr_synth[1]),
    .Y(_0107_)
  );
  NOT _0740_ (
    .A(wr_ptr_synth[2]),
    .Y(_0108_)
  );
  NOT _0741_ (
    .A(\mem[2] [3]),
    .Y(_0109_)
  );
  NOT _0742_ (
    .A(\mem[2] [5]),
    .Y(_0110_)
  );
  NOT _0743_ (
    .A(\mem[6] [3]),
    .Y(_0111_)
  );
  NOT _0744_ (
    .A(\mem[6] [7]),
    .Y(_0112_)
  );
  NOT _0745_ (
    .A(\mem[6] [8]),
    .Y(_0113_)
  );
  NOT _0746_ (
    .A(\mem[6] [9]),
    .Y(_0114_)
  );
  NAND _0747_ (
    .A(wrmem_enable),
    .B(wr_ptr_synth[2]),
    .Y(_0115_)
  );
  NOT _0748_ (
    .A(_0115_),
    .Y(_0116_)
  );
  NOR _0749_ (
    .A(_0105_),
    .B(_0107_),
    .Y(_0117_)
  );
  NAND _0750_ (
    .A(wrmem_enable),
    .B(wr_ptr_synth[1]),
    .Y(_0118_)
  );
  NOR _0751_ (
    .A(reset),
    .B(_0117_),
    .Y(_0119_)
  );
  NAND _0752_ (
    .A(_0098_),
    .B(_0118_),
    .Y(_0120_)
  );
  NOR _0753_ (
    .A(reset),
    .B(_0116_),
    .Y(_0121_)
  );
  NAND _0754_ (
    .A(_0098_),
    .B(_0115_),
    .Y(_0122_)
  );
  NOR _0755_ (
    .A(_0117_),
    .B(_0122_),
    .Y(_0123_)
  );
  NAND _0756_ (
    .A(_0118_),
    .B(_0121_),
    .Y(_0124_)
  );
  NOR _0757_ (
    .A(_0105_),
    .B(_0106_),
    .Y(_0125_)
  );
  NAND _0758_ (
    .A(wrmem_enable),
    .B(wr_ptr_synth[0]),
    .Y(_0126_)
  );
  NOR _0759_ (
    .A(_0124_),
    .B(_0126_),
    .Y(_0127_)
  );
  NAND _0760_ (
    .A(_0123_),
    .B(_0125_),
    .Y(_0128_)
  );
  NOR _0761_ (
    .A(reset),
    .B(_0105_),
    .Y(_0129_)
  );
  NAND _0762_ (
    .A(_0098_),
    .B(wrmem_enable),
    .Y(_0130_)
  );
  NAND _0763_ (
    .A(memo_data_in[0]),
    .B(_0129_),
    .Y(_0131_)
  );
  NOT _0764_ (
    .A(_0131_),
    .Y(_0132_)
  );
  NAND _0765_ (
    .A(_0127_),
    .B(_0131_),
    .Y(_0133_)
  );
  NOR _0766_ (
    .A(reset),
    .B(_0099_),
    .Y(_0134_)
  );
  NOT _0767_ (
    .A(_0134_),
    .Y(_0135_)
  );
  NOR _0768_ (
    .A(rd_ptr_synth[2]),
    .B(_0135_),
    .Y(_0136_)
  );
  NAND _0769_ (
    .A(_0101_),
    .B(_0134_),
    .Y(_0137_)
  );
  NAND _0770_ (
    .A(rd_ptr_synth[0]),
    .B(_0136_),
    .Y(_0138_)
  );
  NOR _0771_ (
    .A(rd_ptr_synth[1]),
    .B(_0138_),
    .Y(_0139_)
  );
  NAND _0772_ (
    .A(_0098_),
    .B(\mem[1] [0]),
    .Y(_0140_)
  );
  NAND _0773_ (
    .A(_0128_),
    .B(_0140_),
    .Y(_0141_)
  );
  NAND _0774_ (
    .A(_0133_),
    .B(_0141_),
    .Y(_0142_)
  );
  NOR _0775_ (
    .A(_0139_),
    .B(_0142_),
    .Y(_0013_)
  );
  NAND _0776_ (
    .A(_0098_),
    .B(\mem[1] [1]),
    .Y(_0143_)
  );
  NAND _0777_ (
    .A(memo_data_in[1]),
    .B(_0129_),
    .Y(_0144_)
  );
  NOT _0778_ (
    .A(_0144_),
    .Y(_0145_)
  );
  NAND _0779_ (
    .A(_0127_),
    .B(_0144_),
    .Y(_0146_)
  );
  NAND _0780_ (
    .A(_0128_),
    .B(_0143_),
    .Y(_0147_)
  );
  NAND _0781_ (
    .A(_0146_),
    .B(_0147_),
    .Y(_0148_)
  );
  NOR _0782_ (
    .A(_0139_),
    .B(_0148_),
    .Y(_0014_)
  );
  NAND _0783_ (
    .A(_0098_),
    .B(\mem[1] [2]),
    .Y(_0149_)
  );
  NAND _0784_ (
    .A(memo_data_in[2]),
    .B(_0129_),
    .Y(_0150_)
  );
  NOT _0785_ (
    .A(_0150_),
    .Y(_0151_)
  );
  NAND _0786_ (
    .A(_0127_),
    .B(_0150_),
    .Y(_0152_)
  );
  NAND _0787_ (
    .A(_0128_),
    .B(_0149_),
    .Y(_0153_)
  );
  NAND _0788_ (
    .A(_0152_),
    .B(_0153_),
    .Y(_0154_)
  );
  NOR _0789_ (
    .A(_0139_),
    .B(_0154_),
    .Y(_0015_)
  );
  NAND _0790_ (
    .A(_0098_),
    .B(\mem[1] [3]),
    .Y(_0155_)
  );
  NAND _0791_ (
    .A(memo_data_in[3]),
    .B(_0129_),
    .Y(_0156_)
  );
  NOT _0792_ (
    .A(_0156_),
    .Y(_0157_)
  );
  NAND _0793_ (
    .A(_0127_),
    .B(_0156_),
    .Y(_0158_)
  );
  NAND _0794_ (
    .A(_0128_),
    .B(_0155_),
    .Y(_0159_)
  );
  NAND _0795_ (
    .A(_0158_),
    .B(_0159_),
    .Y(_0160_)
  );
  NOR _0796_ (
    .A(_0139_),
    .B(_0160_),
    .Y(_0016_)
  );
  NAND _0797_ (
    .A(_0098_),
    .B(\mem[1] [4]),
    .Y(_0161_)
  );
  NAND _0798_ (
    .A(memo_data_in[4]),
    .B(_0129_),
    .Y(_0162_)
  );
  NOT _0799_ (
    .A(_0162_),
    .Y(_0163_)
  );
  NAND _0800_ (
    .A(_0127_),
    .B(_0162_),
    .Y(_0164_)
  );
  NAND _0801_ (
    .A(_0128_),
    .B(_0161_),
    .Y(_0165_)
  );
  NAND _0802_ (
    .A(_0164_),
    .B(_0165_),
    .Y(_0166_)
  );
  NOR _0803_ (
    .A(_0139_),
    .B(_0166_),
    .Y(_0017_)
  );
  NAND _0804_ (
    .A(_0098_),
    .B(\mem[1] [5]),
    .Y(_0167_)
  );
  NAND _0805_ (
    .A(memo_data_in[5]),
    .B(_0129_),
    .Y(_0168_)
  );
  NOT _0806_ (
    .A(_0168_),
    .Y(_0169_)
  );
  NAND _0807_ (
    .A(_0127_),
    .B(_0168_),
    .Y(_0170_)
  );
  NAND _0808_ (
    .A(_0128_),
    .B(_0167_),
    .Y(_0171_)
  );
  NAND _0809_ (
    .A(_0170_),
    .B(_0171_),
    .Y(_0172_)
  );
  NOR _0810_ (
    .A(_0139_),
    .B(_0172_),
    .Y(_0018_)
  );
  NAND _0811_ (
    .A(_0098_),
    .B(\mem[1] [6]),
    .Y(_0173_)
  );
  NAND _0812_ (
    .A(memo_data_in[6]),
    .B(_0129_),
    .Y(_0174_)
  );
  NOT _0813_ (
    .A(_0174_),
    .Y(_0175_)
  );
  NAND _0814_ (
    .A(_0127_),
    .B(_0174_),
    .Y(_0176_)
  );
  NAND _0815_ (
    .A(_0128_),
    .B(_0173_),
    .Y(_0177_)
  );
  NAND _0816_ (
    .A(_0176_),
    .B(_0177_),
    .Y(_0178_)
  );
  NOR _0817_ (
    .A(_0139_),
    .B(_0178_),
    .Y(_0019_)
  );
  NAND _0818_ (
    .A(_0098_),
    .B(\mem[1] [7]),
    .Y(_0179_)
  );
  NAND _0819_ (
    .A(memo_data_in[7]),
    .B(_0129_),
    .Y(_0180_)
  );
  NOT _0820_ (
    .A(_0180_),
    .Y(_0181_)
  );
  NAND _0821_ (
    .A(_0127_),
    .B(_0180_),
    .Y(_0182_)
  );
  NAND _0822_ (
    .A(_0128_),
    .B(_0179_),
    .Y(_0183_)
  );
  NAND _0823_ (
    .A(_0182_),
    .B(_0183_),
    .Y(_0184_)
  );
  NOR _0824_ (
    .A(_0139_),
    .B(_0184_),
    .Y(_0020_)
  );
  NAND _0825_ (
    .A(_0098_),
    .B(\mem[1] [8]),
    .Y(_0185_)
  );
  NAND _0826_ (
    .A(memo_data_in[8]),
    .B(_0129_),
    .Y(_0186_)
  );
  NOT _0827_ (
    .A(_0186_),
    .Y(_0187_)
  );
  NAND _0828_ (
    .A(_0127_),
    .B(_0186_),
    .Y(_0188_)
  );
  NAND _0829_ (
    .A(_0128_),
    .B(_0185_),
    .Y(_0189_)
  );
  NAND _0830_ (
    .A(_0188_),
    .B(_0189_),
    .Y(_0190_)
  );
  NOR _0831_ (
    .A(_0139_),
    .B(_0190_),
    .Y(_0021_)
  );
  NAND _0832_ (
    .A(_0098_),
    .B(\mem[1] [9]),
    .Y(_0191_)
  );
  NAND _0833_ (
    .A(memo_data_in[9]),
    .B(_0129_),
    .Y(_0192_)
  );
  NOT _0834_ (
    .A(_0192_),
    .Y(_0193_)
  );
  NAND _0835_ (
    .A(_0127_),
    .B(_0192_),
    .Y(_0194_)
  );
  NAND _0836_ (
    .A(_0128_),
    .B(_0191_),
    .Y(_0195_)
  );
  NAND _0837_ (
    .A(_0194_),
    .B(_0195_),
    .Y(_0196_)
  );
  NOR _0838_ (
    .A(_0139_),
    .B(_0196_),
    .Y(_0022_)
  );
  NOR _0839_ (
    .A(_0115_),
    .B(_0120_),
    .Y(_0197_)
  );
  NOT _0840_ (
    .A(_0197_),
    .Y(_0198_)
  );
  NOR _0841_ (
    .A(wr_ptr_synth[0]),
    .B(_0198_),
    .Y(_0199_)
  );
  NAND _0842_ (
    .A(_0106_),
    .B(_0197_),
    .Y(_0200_)
  );
  NAND _0843_ (
    .A(_0131_),
    .B(_0199_),
    .Y(_0201_)
  );
  NAND _0844_ (
    .A(rd_ptr_synth[2]),
    .B(_0134_),
    .Y(_0202_)
  );
  NOR _0845_ (
    .A(rd_ptr_synth[1]),
    .B(_0202_),
    .Y(_0203_)
  );
  NOT _0846_ (
    .A(_0203_),
    .Y(_0204_)
  );
  NOR _0847_ (
    .A(rd_ptr_synth[0]),
    .B(_0204_),
    .Y(_0205_)
  );
  NAND _0848_ (
    .A(\mem[4] [0]),
    .B(_0098_),
    .Y(_0206_)
  );
  NAND _0849_ (
    .A(_0200_),
    .B(_0206_),
    .Y(_0207_)
  );
  NAND _0850_ (
    .A(_0201_),
    .B(_0207_),
    .Y(_0208_)
  );
  NOR _0851_ (
    .A(_0205_),
    .B(_0208_),
    .Y(_0043_)
  );
  NAND _0852_ (
    .A(\mem[4] [1]),
    .B(_0098_),
    .Y(_0209_)
  );
  NAND _0853_ (
    .A(_0144_),
    .B(_0199_),
    .Y(_0210_)
  );
  NAND _0854_ (
    .A(_0200_),
    .B(_0209_),
    .Y(_0211_)
  );
  NAND _0855_ (
    .A(_0210_),
    .B(_0211_),
    .Y(_0212_)
  );
  NOR _0856_ (
    .A(_0205_),
    .B(_0212_),
    .Y(_0044_)
  );
  NAND _0857_ (
    .A(\mem[4] [2]),
    .B(_0098_),
    .Y(_0213_)
  );
  NAND _0858_ (
    .A(_0150_),
    .B(_0199_),
    .Y(_0214_)
  );
  NAND _0859_ (
    .A(_0200_),
    .B(_0213_),
    .Y(_0215_)
  );
  NAND _0860_ (
    .A(_0214_),
    .B(_0215_),
    .Y(_0216_)
  );
  NOR _0861_ (
    .A(_0205_),
    .B(_0216_),
    .Y(_0045_)
  );
  NAND _0862_ (
    .A(\mem[4] [3]),
    .B(_0098_),
    .Y(_0217_)
  );
  NAND _0863_ (
    .A(_0156_),
    .B(_0199_),
    .Y(_0218_)
  );
  NAND _0864_ (
    .A(_0200_),
    .B(_0217_),
    .Y(_0219_)
  );
  NAND _0865_ (
    .A(_0218_),
    .B(_0219_),
    .Y(_0220_)
  );
  NOR _0866_ (
    .A(_0205_),
    .B(_0220_),
    .Y(_0046_)
  );
  NAND _0867_ (
    .A(\mem[4] [4]),
    .B(_0098_),
    .Y(_0221_)
  );
  NAND _0868_ (
    .A(_0162_),
    .B(_0199_),
    .Y(_0222_)
  );
  NAND _0869_ (
    .A(_0200_),
    .B(_0221_),
    .Y(_0223_)
  );
  NAND _0870_ (
    .A(_0222_),
    .B(_0223_),
    .Y(_0224_)
  );
  NOR _0871_ (
    .A(_0205_),
    .B(_0224_),
    .Y(_0047_)
  );
  NAND _0872_ (
    .A(\mem[4] [5]),
    .B(_0098_),
    .Y(_0225_)
  );
  NAND _0873_ (
    .A(_0168_),
    .B(_0199_),
    .Y(_0226_)
  );
  NAND _0874_ (
    .A(_0200_),
    .B(_0225_),
    .Y(_0227_)
  );
  NAND _0875_ (
    .A(_0226_),
    .B(_0227_),
    .Y(_0228_)
  );
  NOR _0876_ (
    .A(_0205_),
    .B(_0228_),
    .Y(_0048_)
  );
  NAND _0877_ (
    .A(\mem[4] [6]),
    .B(_0098_),
    .Y(_0229_)
  );
  NAND _0878_ (
    .A(_0174_),
    .B(_0199_),
    .Y(_0230_)
  );
  NAND _0879_ (
    .A(_0200_),
    .B(_0229_),
    .Y(_0231_)
  );
  NAND _0880_ (
    .A(_0230_),
    .B(_0231_),
    .Y(_0232_)
  );
  NOR _0881_ (
    .A(_0205_),
    .B(_0232_),
    .Y(_0049_)
  );
  NAND _0882_ (
    .A(\mem[4] [7]),
    .B(_0098_),
    .Y(_0233_)
  );
  NAND _0883_ (
    .A(_0180_),
    .B(_0199_),
    .Y(_0234_)
  );
  NAND _0884_ (
    .A(_0200_),
    .B(_0233_),
    .Y(_0235_)
  );
  NAND _0885_ (
    .A(_0234_),
    .B(_0235_),
    .Y(_0236_)
  );
  NOR _0886_ (
    .A(_0205_),
    .B(_0236_),
    .Y(_0050_)
  );
  NAND _0887_ (
    .A(\mem[4] [8]),
    .B(_0098_),
    .Y(_0237_)
  );
  NAND _0888_ (
    .A(_0186_),
    .B(_0199_),
    .Y(_0238_)
  );
  NAND _0889_ (
    .A(_0200_),
    .B(_0237_),
    .Y(_0239_)
  );
  NAND _0890_ (
    .A(_0238_),
    .B(_0239_),
    .Y(_0240_)
  );
  NOR _0891_ (
    .A(_0205_),
    .B(_0240_),
    .Y(_0051_)
  );
  NAND _0892_ (
    .A(\mem[4] [9]),
    .B(_0098_),
    .Y(_0241_)
  );
  NAND _0893_ (
    .A(_0192_),
    .B(_0199_),
    .Y(_0242_)
  );
  NAND _0894_ (
    .A(_0200_),
    .B(_0241_),
    .Y(_0243_)
  );
  NAND _0895_ (
    .A(_0242_),
    .B(_0243_),
    .Y(_0244_)
  );
  NOR _0896_ (
    .A(_0205_),
    .B(_0244_),
    .Y(_0052_)
  );
  NAND _0897_ (
    .A(rd_ptr_synth[0]),
    .B(rdmem_enable),
    .Y(_0245_)
  );
  NOT _0898_ (
    .A(_0245_),
    .Y(_0246_)
  );
  NOR _0899_ (
    .A(_0084_),
    .B(_0100_),
    .Y(_0247_)
  );
  NAND _0900_ (
    .A(rd_ptr_synth[0]),
    .B(rd_ptr_synth[1]),
    .Y(_0248_)
  );
  NOR _0901_ (
    .A(_0099_),
    .B(_0248_),
    .Y(_0249_)
  );
  NAND _0902_ (
    .A(rd_ptr_synth[2]),
    .B(_0249_),
    .Y(_0250_)
  );
  NOR _0903_ (
    .A(_0202_),
    .B(_0248_),
    .Y(_0251_)
  );
  NOR _0904_ (
    .A(reset),
    .B(_0125_),
    .Y(_0252_)
  );
  NAND _0905_ (
    .A(_0098_),
    .B(_0126_),
    .Y(_0253_)
  );
  NOR _0906_ (
    .A(_0119_),
    .B(_0121_),
    .Y(_0254_)
  );
  NAND _0907_ (
    .A(_0120_),
    .B(_0122_),
    .Y(_0255_)
  );
  NOR _0908_ (
    .A(_0252_),
    .B(_0255_),
    .Y(_0256_)
  );
  NAND _0909_ (
    .A(_0253_),
    .B(_0254_),
    .Y(_0257_)
  );
  NAND _0910_ (
    .A(_0131_),
    .B(_0256_),
    .Y(_0258_)
  );
  NAND _0911_ (
    .A(_0088_),
    .B(_0257_),
    .Y(_0259_)
  );
  NAND _0912_ (
    .A(_0258_),
    .B(_0259_),
    .Y(_0260_)
  );
  NOR _0913_ (
    .A(_0251_),
    .B(_0260_),
    .Y(_0073_)
  );
  NOR _0914_ (
    .A(_0089_),
    .B(_0256_),
    .Y(_0261_)
  );
  NOR _0915_ (
    .A(_0144_),
    .B(_0257_),
    .Y(_0262_)
  );
  NOR _0916_ (
    .A(_0261_),
    .B(_0262_),
    .Y(_0263_)
  );
  NOR _0917_ (
    .A(_0251_),
    .B(_0263_),
    .Y(_0074_)
  );
  NOR _0918_ (
    .A(_0090_),
    .B(_0256_),
    .Y(_0264_)
  );
  NOR _0919_ (
    .A(_0150_),
    .B(_0257_),
    .Y(_0265_)
  );
  NOR _0920_ (
    .A(_0264_),
    .B(_0265_),
    .Y(_0266_)
  );
  NOR _0921_ (
    .A(_0251_),
    .B(_0266_),
    .Y(_0075_)
  );
  NOR _0922_ (
    .A(_0091_),
    .B(_0256_),
    .Y(_0267_)
  );
  NOR _0923_ (
    .A(_0156_),
    .B(_0257_),
    .Y(_0268_)
  );
  NOR _0924_ (
    .A(_0267_),
    .B(_0268_),
    .Y(_0269_)
  );
  NOR _0925_ (
    .A(_0251_),
    .B(_0269_),
    .Y(_0076_)
  );
  NOR _0926_ (
    .A(_0092_),
    .B(_0256_),
    .Y(_0270_)
  );
  NOR _0927_ (
    .A(_0162_),
    .B(_0257_),
    .Y(_0271_)
  );
  NOR _0928_ (
    .A(_0270_),
    .B(_0271_),
    .Y(_0272_)
  );
  NOR _0929_ (
    .A(_0251_),
    .B(_0272_),
    .Y(_0077_)
  );
  NOR _0930_ (
    .A(_0093_),
    .B(_0256_),
    .Y(_0273_)
  );
  NOR _0931_ (
    .A(_0168_),
    .B(_0257_),
    .Y(_0274_)
  );
  NOR _0932_ (
    .A(_0273_),
    .B(_0274_),
    .Y(_0275_)
  );
  NOR _0933_ (
    .A(_0251_),
    .B(_0275_),
    .Y(_0078_)
  );
  NOR _0934_ (
    .A(_0094_),
    .B(_0256_),
    .Y(_0276_)
  );
  NOR _0935_ (
    .A(_0174_),
    .B(_0257_),
    .Y(_0277_)
  );
  NOR _0936_ (
    .A(_0276_),
    .B(_0277_),
    .Y(_0278_)
  );
  NOR _0937_ (
    .A(_0251_),
    .B(_0278_),
    .Y(_0079_)
  );
  NOR _0938_ (
    .A(_0095_),
    .B(_0256_),
    .Y(_0279_)
  );
  NOR _0939_ (
    .A(_0180_),
    .B(_0257_),
    .Y(_0280_)
  );
  NOR _0940_ (
    .A(_0279_),
    .B(_0280_),
    .Y(_0281_)
  );
  NOR _0941_ (
    .A(_0251_),
    .B(_0281_),
    .Y(_0080_)
  );
  NOR _0942_ (
    .A(_0096_),
    .B(_0256_),
    .Y(_0282_)
  );
  NOR _0943_ (
    .A(_0186_),
    .B(_0257_),
    .Y(_0283_)
  );
  NOR _0944_ (
    .A(_0282_),
    .B(_0283_),
    .Y(_0284_)
  );
  NOR _0945_ (
    .A(_0251_),
    .B(_0284_),
    .Y(_0081_)
  );
  NOR _0946_ (
    .A(_0097_),
    .B(_0256_),
    .Y(_0285_)
  );
  NOR _0947_ (
    .A(_0192_),
    .B(_0257_),
    .Y(_0286_)
  );
  NOR _0948_ (
    .A(_0285_),
    .B(_0286_),
    .Y(_0287_)
  );
  NOR _0949_ (
    .A(_0251_),
    .B(_0287_),
    .Y(_0082_)
  );
  NOR _0950_ (
    .A(_0253_),
    .B(_0255_),
    .Y(_0288_)
  );
  NAND _0951_ (
    .A(_0252_),
    .B(_0254_),
    .Y(_0289_)
  );
  NAND _0952_ (
    .A(_0131_),
    .B(_0288_),
    .Y(_0290_)
  );
  NOR _0953_ (
    .A(rd_ptr_synth[0]),
    .B(_0100_),
    .Y(_0291_)
  );
  NAND _0954_ (
    .A(_0084_),
    .B(rd_ptr_synth[1]),
    .Y(_0292_)
  );
  NOR _0955_ (
    .A(_0202_),
    .B(_0292_),
    .Y(_0293_)
  );
  NAND _0956_ (
    .A(_0098_),
    .B(\mem[6] [0]),
    .Y(_0294_)
  );
  NAND _0957_ (
    .A(_0289_),
    .B(_0294_),
    .Y(_0295_)
  );
  NAND _0958_ (
    .A(_0290_),
    .B(_0295_),
    .Y(_0296_)
  );
  NOR _0959_ (
    .A(_0293_),
    .B(_0296_),
    .Y(_0063_)
  );
  NAND _0960_ (
    .A(_0098_),
    .B(\mem[6] [1]),
    .Y(_0297_)
  );
  NAND _0961_ (
    .A(_0144_),
    .B(_0288_),
    .Y(_0298_)
  );
  NAND _0962_ (
    .A(_0289_),
    .B(_0297_),
    .Y(_0299_)
  );
  NAND _0963_ (
    .A(_0298_),
    .B(_0299_),
    .Y(_0300_)
  );
  NOR _0964_ (
    .A(_0293_),
    .B(_0300_),
    .Y(_0064_)
  );
  NAND _0965_ (
    .A(_0098_),
    .B(\mem[6] [2]),
    .Y(_0301_)
  );
  NAND _0966_ (
    .A(_0150_),
    .B(_0288_),
    .Y(_0302_)
  );
  NAND _0967_ (
    .A(_0289_),
    .B(_0301_),
    .Y(_0303_)
  );
  NAND _0968_ (
    .A(_0302_),
    .B(_0303_),
    .Y(_0304_)
  );
  NOR _0969_ (
    .A(_0293_),
    .B(_0304_),
    .Y(_0065_)
  );
  NAND _0970_ (
    .A(_0098_),
    .B(\mem[6] [3]),
    .Y(_0305_)
  );
  NAND _0971_ (
    .A(_0156_),
    .B(_0288_),
    .Y(_0306_)
  );
  NAND _0972_ (
    .A(_0289_),
    .B(_0305_),
    .Y(_0307_)
  );
  NAND _0973_ (
    .A(_0306_),
    .B(_0307_),
    .Y(_0308_)
  );
  NOR _0974_ (
    .A(_0293_),
    .B(_0308_),
    .Y(_0066_)
  );
  NAND _0975_ (
    .A(_0098_),
    .B(\mem[6] [4]),
    .Y(_0309_)
  );
  NAND _0976_ (
    .A(_0162_),
    .B(_0288_),
    .Y(_0310_)
  );
  NAND _0977_ (
    .A(_0289_),
    .B(_0309_),
    .Y(_0311_)
  );
  NAND _0978_ (
    .A(_0310_),
    .B(_0311_),
    .Y(_0312_)
  );
  NOR _0979_ (
    .A(_0293_),
    .B(_0312_),
    .Y(_0067_)
  );
  NAND _0980_ (
    .A(_0098_),
    .B(\mem[6] [5]),
    .Y(_0313_)
  );
  NAND _0981_ (
    .A(_0168_),
    .B(_0288_),
    .Y(_0314_)
  );
  NAND _0982_ (
    .A(_0289_),
    .B(_0313_),
    .Y(_0315_)
  );
  NAND _0983_ (
    .A(_0314_),
    .B(_0315_),
    .Y(_0316_)
  );
  NOR _0984_ (
    .A(_0293_),
    .B(_0316_),
    .Y(_0068_)
  );
  NAND _0985_ (
    .A(_0098_),
    .B(\mem[6] [6]),
    .Y(_0317_)
  );
  NAND _0986_ (
    .A(_0174_),
    .B(_0288_),
    .Y(_0318_)
  );
  NAND _0987_ (
    .A(_0289_),
    .B(_0317_),
    .Y(_0319_)
  );
  NAND _0988_ (
    .A(_0318_),
    .B(_0319_),
    .Y(_0320_)
  );
  NOR _0989_ (
    .A(_0293_),
    .B(_0320_),
    .Y(_0069_)
  );
  NAND _0990_ (
    .A(_0098_),
    .B(\mem[6] [7]),
    .Y(_0321_)
  );
  NAND _0991_ (
    .A(_0180_),
    .B(_0288_),
    .Y(_0322_)
  );
  NAND _0992_ (
    .A(_0289_),
    .B(_0321_),
    .Y(_0323_)
  );
  NAND _0993_ (
    .A(_0322_),
    .B(_0323_),
    .Y(_0324_)
  );
  NOR _0994_ (
    .A(_0293_),
    .B(_0324_),
    .Y(_0070_)
  );
  NAND _0995_ (
    .A(_0098_),
    .B(\mem[6] [8]),
    .Y(_0325_)
  );
  NAND _0996_ (
    .A(_0186_),
    .B(_0288_),
    .Y(_0326_)
  );
  NAND _0997_ (
    .A(_0289_),
    .B(_0325_),
    .Y(_0327_)
  );
  NAND _0998_ (
    .A(_0326_),
    .B(_0327_),
    .Y(_0328_)
  );
  NOR _0999_ (
    .A(_0293_),
    .B(_0328_),
    .Y(_0071_)
  );
  NAND _1000_ (
    .A(_0098_),
    .B(\mem[6] [9]),
    .Y(_0329_)
  );
  NAND _1001_ (
    .A(_0192_),
    .B(_0288_),
    .Y(_0330_)
  );
  NAND _1002_ (
    .A(_0289_),
    .B(_0329_),
    .Y(_0331_)
  );
  NAND _1003_ (
    .A(_0330_),
    .B(_0331_),
    .Y(_0332_)
  );
  NOR _1004_ (
    .A(_0293_),
    .B(_0332_),
    .Y(_0072_)
  );
  NAND _1005_ (
    .A(wr_ptr_synth[0]),
    .B(_0117_),
    .Y(_0333_)
  );
  NOT _1006_ (
    .A(_0333_),
    .Y(_0334_)
  );
  NOR _1007_ (
    .A(_0122_),
    .B(_0333_),
    .Y(_0335_)
  );
  NAND _1008_ (
    .A(_0121_),
    .B(_0334_),
    .Y(_0336_)
  );
  NAND _1009_ (
    .A(_0131_),
    .B(_0335_),
    .Y(_0337_)
  );
  NOR _1010_ (
    .A(_0137_),
    .B(_0248_),
    .Y(_0338_)
  );
  NAND _1011_ (
    .A(\mem[3] [0]),
    .B(_0098_),
    .Y(_0339_)
  );
  NAND _1012_ (
    .A(_0336_),
    .B(_0339_),
    .Y(_0340_)
  );
  NAND _1013_ (
    .A(_0337_),
    .B(_0340_),
    .Y(_0341_)
  );
  NOR _1014_ (
    .A(_0338_),
    .B(_0341_),
    .Y(_0033_)
  );
  NAND _1015_ (
    .A(\mem[3] [1]),
    .B(_0098_),
    .Y(_0342_)
  );
  NAND _1016_ (
    .A(_0144_),
    .B(_0335_),
    .Y(_0343_)
  );
  NAND _1017_ (
    .A(_0336_),
    .B(_0342_),
    .Y(_0344_)
  );
  NAND _1018_ (
    .A(_0343_),
    .B(_0344_),
    .Y(_0345_)
  );
  NOR _1019_ (
    .A(_0338_),
    .B(_0345_),
    .Y(_0034_)
  );
  NAND _1020_ (
    .A(\mem[3] [2]),
    .B(_0098_),
    .Y(_0346_)
  );
  NAND _1021_ (
    .A(_0150_),
    .B(_0335_),
    .Y(_0347_)
  );
  NAND _1022_ (
    .A(_0336_),
    .B(_0346_),
    .Y(_0348_)
  );
  NAND _1023_ (
    .A(_0347_),
    .B(_0348_),
    .Y(_0349_)
  );
  NOR _1024_ (
    .A(_0338_),
    .B(_0349_),
    .Y(_0035_)
  );
  NAND _1025_ (
    .A(\mem[3] [3]),
    .B(_0098_),
    .Y(_0350_)
  );
  NAND _1026_ (
    .A(_0156_),
    .B(_0335_),
    .Y(_0351_)
  );
  NAND _1027_ (
    .A(_0336_),
    .B(_0350_),
    .Y(_0352_)
  );
  NAND _1028_ (
    .A(_0351_),
    .B(_0352_),
    .Y(_0353_)
  );
  NOR _1029_ (
    .A(_0338_),
    .B(_0353_),
    .Y(_0036_)
  );
  NAND _1030_ (
    .A(\mem[3] [4]),
    .B(_0098_),
    .Y(_0354_)
  );
  NAND _1031_ (
    .A(_0162_),
    .B(_0335_),
    .Y(_0355_)
  );
  NAND _1032_ (
    .A(_0336_),
    .B(_0354_),
    .Y(_0356_)
  );
  NAND _1033_ (
    .A(_0355_),
    .B(_0356_),
    .Y(_0357_)
  );
  NOR _1034_ (
    .A(_0338_),
    .B(_0357_),
    .Y(_0037_)
  );
  NAND _1035_ (
    .A(\mem[3] [5]),
    .B(_0098_),
    .Y(_0358_)
  );
  NAND _1036_ (
    .A(_0168_),
    .B(_0335_),
    .Y(_0359_)
  );
  NAND _1037_ (
    .A(_0336_),
    .B(_0358_),
    .Y(_0360_)
  );
  NAND _1038_ (
    .A(_0359_),
    .B(_0360_),
    .Y(_0361_)
  );
  NOR _1039_ (
    .A(_0338_),
    .B(_0361_),
    .Y(_0038_)
  );
  NAND _1040_ (
    .A(\mem[3] [6]),
    .B(_0098_),
    .Y(_0362_)
  );
  NAND _1041_ (
    .A(_0174_),
    .B(_0335_),
    .Y(_0363_)
  );
  NAND _1042_ (
    .A(_0336_),
    .B(_0362_),
    .Y(_0364_)
  );
  NAND _1043_ (
    .A(_0363_),
    .B(_0364_),
    .Y(_0365_)
  );
  NOR _1044_ (
    .A(_0338_),
    .B(_0365_),
    .Y(_0039_)
  );
  NAND _1045_ (
    .A(\mem[3] [7]),
    .B(_0098_),
    .Y(_0366_)
  );
  NAND _1046_ (
    .A(_0180_),
    .B(_0335_),
    .Y(_0367_)
  );
  NAND _1047_ (
    .A(_0336_),
    .B(_0366_),
    .Y(_0368_)
  );
  NAND _1048_ (
    .A(_0367_),
    .B(_0368_),
    .Y(_0369_)
  );
  NOR _1049_ (
    .A(_0338_),
    .B(_0369_),
    .Y(_0040_)
  );
  NAND _1050_ (
    .A(\mem[3] [8]),
    .B(_0098_),
    .Y(_0370_)
  );
  NAND _1051_ (
    .A(_0186_),
    .B(_0335_),
    .Y(_0371_)
  );
  NAND _1052_ (
    .A(_0336_),
    .B(_0370_),
    .Y(_0372_)
  );
  NAND _1053_ (
    .A(_0371_),
    .B(_0372_),
    .Y(_0373_)
  );
  NOR _1054_ (
    .A(_0338_),
    .B(_0373_),
    .Y(_0041_)
  );
  NAND _1055_ (
    .A(\mem[3] [9]),
    .B(_0098_),
    .Y(_0374_)
  );
  NAND _1056_ (
    .A(_0192_),
    .B(_0335_),
    .Y(_0375_)
  );
  NAND _1057_ (
    .A(_0336_),
    .B(_0374_),
    .Y(_0376_)
  );
  NAND _1058_ (
    .A(_0375_),
    .B(_0376_),
    .Y(_0377_)
  );
  NOR _1059_ (
    .A(_0338_),
    .B(_0377_),
    .Y(_0042_)
  );
  NOR _1060_ (
    .A(_0137_),
    .B(_0292_),
    .Y(_0378_)
  );
  NAND _1061_ (
    .A(_0106_),
    .B(_0117_),
    .Y(_0379_)
  );
  NOR _1062_ (
    .A(_0118_),
    .B(_0122_),
    .Y(_0380_)
  );
  NOR _1063_ (
    .A(_0122_),
    .B(_0379_),
    .Y(_0381_)
  );
  NAND _1064_ (
    .A(_0106_),
    .B(_0380_),
    .Y(_0382_)
  );
  NAND _1065_ (
    .A(_0098_),
    .B(\mem[2] [0]),
    .Y(_0383_)
  );
  NAND _1066_ (
    .A(_0131_),
    .B(_0381_),
    .Y(_0384_)
  );
  NAND _1067_ (
    .A(_0382_),
    .B(_0383_),
    .Y(_0385_)
  );
  NAND _1068_ (
    .A(_0384_),
    .B(_0385_),
    .Y(_0386_)
  );
  NOR _1069_ (
    .A(_0378_),
    .B(_0386_),
    .Y(_0023_)
  );
  NAND _1070_ (
    .A(_0098_),
    .B(\mem[2] [1]),
    .Y(_0387_)
  );
  NAND _1071_ (
    .A(_0144_),
    .B(_0381_),
    .Y(_0388_)
  );
  NAND _1072_ (
    .A(_0382_),
    .B(_0387_),
    .Y(_0389_)
  );
  NAND _1073_ (
    .A(_0388_),
    .B(_0389_),
    .Y(_0390_)
  );
  NOR _1074_ (
    .A(_0378_),
    .B(_0390_),
    .Y(_0024_)
  );
  NAND _1075_ (
    .A(_0098_),
    .B(\mem[2] [2]),
    .Y(_0391_)
  );
  NAND _1076_ (
    .A(_0150_),
    .B(_0381_),
    .Y(_0392_)
  );
  NAND _1077_ (
    .A(_0382_),
    .B(_0391_),
    .Y(_0393_)
  );
  NAND _1078_ (
    .A(_0392_),
    .B(_0393_),
    .Y(_0394_)
  );
  NOR _1079_ (
    .A(_0378_),
    .B(_0394_),
    .Y(_0025_)
  );
  NAND _1080_ (
    .A(_0098_),
    .B(\mem[2] [3]),
    .Y(_0395_)
  );
  NAND _1081_ (
    .A(_0156_),
    .B(_0381_),
    .Y(_0396_)
  );
  NAND _1082_ (
    .A(_0382_),
    .B(_0395_),
    .Y(_0397_)
  );
  NAND _1083_ (
    .A(_0396_),
    .B(_0397_),
    .Y(_0398_)
  );
  NOR _1084_ (
    .A(_0378_),
    .B(_0398_),
    .Y(_0026_)
  );
  NAND _1085_ (
    .A(_0098_),
    .B(\mem[2] [4]),
    .Y(_0399_)
  );
  NAND _1086_ (
    .A(_0162_),
    .B(_0381_),
    .Y(_0400_)
  );
  NAND _1087_ (
    .A(_0382_),
    .B(_0399_),
    .Y(_0401_)
  );
  NAND _1088_ (
    .A(_0400_),
    .B(_0401_),
    .Y(_0402_)
  );
  NOR _1089_ (
    .A(_0378_),
    .B(_0402_),
    .Y(_0027_)
  );
  NAND _1090_ (
    .A(_0098_),
    .B(\mem[2] [5]),
    .Y(_0403_)
  );
  NAND _1091_ (
    .A(_0168_),
    .B(_0381_),
    .Y(_0404_)
  );
  NAND _1092_ (
    .A(_0382_),
    .B(_0403_),
    .Y(_0405_)
  );
  NAND _1093_ (
    .A(_0404_),
    .B(_0405_),
    .Y(_0406_)
  );
  NOR _1094_ (
    .A(_0378_),
    .B(_0406_),
    .Y(_0028_)
  );
  NAND _1095_ (
    .A(_0098_),
    .B(\mem[2] [6]),
    .Y(_0407_)
  );
  NAND _1096_ (
    .A(_0174_),
    .B(_0381_),
    .Y(_0408_)
  );
  NAND _1097_ (
    .A(_0382_),
    .B(_0407_),
    .Y(_0409_)
  );
  NAND _1098_ (
    .A(_0408_),
    .B(_0409_),
    .Y(_0410_)
  );
  NOR _1099_ (
    .A(_0378_),
    .B(_0410_),
    .Y(_0029_)
  );
  NAND _1100_ (
    .A(_0098_),
    .B(\mem[2] [7]),
    .Y(_0411_)
  );
  NAND _1101_ (
    .A(_0180_),
    .B(_0381_),
    .Y(_0412_)
  );
  NAND _1102_ (
    .A(_0382_),
    .B(_0411_),
    .Y(_0413_)
  );
  NAND _1103_ (
    .A(_0412_),
    .B(_0413_),
    .Y(_0414_)
  );
  NOR _1104_ (
    .A(_0378_),
    .B(_0414_),
    .Y(_0030_)
  );
  NAND _1105_ (
    .A(_0098_),
    .B(\mem[2] [8]),
    .Y(_0415_)
  );
  NAND _1106_ (
    .A(_0186_),
    .B(_0381_),
    .Y(_0416_)
  );
  NAND _1107_ (
    .A(_0382_),
    .B(_0415_),
    .Y(_0417_)
  );
  NAND _1108_ (
    .A(_0416_),
    .B(_0417_),
    .Y(_0418_)
  );
  NOR _1109_ (
    .A(_0378_),
    .B(_0418_),
    .Y(_0031_)
  );
  NAND _1110_ (
    .A(_0098_),
    .B(\mem[2] [9]),
    .Y(_0419_)
  );
  NAND _1111_ (
    .A(_0192_),
    .B(_0381_),
    .Y(_0420_)
  );
  NAND _1112_ (
    .A(_0382_),
    .B(_0419_),
    .Y(_0421_)
  );
  NAND _1113_ (
    .A(_0420_),
    .B(_0421_),
    .Y(_0422_)
  );
  NOR _1114_ (
    .A(_0378_),
    .B(_0422_),
    .Y(_0032_)
  );
  NOR _1115_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[0] [0]),
    .Y(_0423_)
  );
  NAND _1116_ (
    .A(rd_ptr_synth[0]),
    .B(_0102_),
    .Y(_0424_)
  );
  NAND _1117_ (
    .A(_0100_),
    .B(_0424_),
    .Y(_0425_)
  );
  NOR _1118_ (
    .A(_0423_),
    .B(_0425_),
    .Y(_0426_)
  );
  NAND _1119_ (
    .A(\mem[3] [0]),
    .B(_0247_),
    .Y(_0427_)
  );
  NAND _1120_ (
    .A(\mem[2] [0]),
    .B(_0291_),
    .Y(_0428_)
  );
  NAND _1121_ (
    .A(_0427_),
    .B(_0428_),
    .Y(_0429_)
  );
  NOR _1122_ (
    .A(_0426_),
    .B(_0429_),
    .Y(_0430_)
  );
  NOR _1123_ (
    .A(_0137_),
    .B(_0430_),
    .Y(_0431_)
  );
  NAND _1124_ (
    .A(\mem[6] [0]),
    .B(_0291_),
    .Y(_0432_)
  );
  NAND _1125_ (
    .A(\mem[7] [0]),
    .B(_0247_),
    .Y(_0433_)
  );
  NAND _1126_ (
    .A(_0432_),
    .B(_0433_),
    .Y(_0434_)
  );
  NOR _1127_ (
    .A(\mem[4] [0]),
    .B(rd_ptr_synth[0]),
    .Y(_0435_)
  );
  NAND _1128_ (
    .A(_0083_),
    .B(rd_ptr_synth[0]),
    .Y(_0436_)
  );
  NAND _1129_ (
    .A(_0100_),
    .B(_0436_),
    .Y(_0437_)
  );
  NOR _1130_ (
    .A(_0435_),
    .B(_0437_),
    .Y(_0438_)
  );
  NOR _1131_ (
    .A(_0434_),
    .B(_0438_),
    .Y(_0439_)
  );
  NOR _1132_ (
    .A(_0202_),
    .B(_0439_),
    .Y(_0440_)
  );
  NOR _1133_ (
    .A(_0431_),
    .B(_0440_),
    .Y(_0441_)
  );
  NOT _1134_ (
    .A(_0441_),
    .Y(_0000_[0])
  );
  NOR _1135_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[0] [1]),
    .Y(_0442_)
  );
  NAND _1136_ (
    .A(rd_ptr_synth[0]),
    .B(_0103_),
    .Y(_0443_)
  );
  NAND _1137_ (
    .A(_0100_),
    .B(_0443_),
    .Y(_0444_)
  );
  NOR _1138_ (
    .A(_0442_),
    .B(_0444_),
    .Y(_0445_)
  );
  NAND _1139_ (
    .A(\mem[2] [1]),
    .B(_0291_),
    .Y(_0446_)
  );
  NAND _1140_ (
    .A(\mem[3] [1]),
    .B(_0247_),
    .Y(_0447_)
  );
  NAND _1141_ (
    .A(_0446_),
    .B(_0447_),
    .Y(_0448_)
  );
  NOR _1142_ (
    .A(_0445_),
    .B(_0448_),
    .Y(_0449_)
  );
  NOR _1143_ (
    .A(_0137_),
    .B(_0449_),
    .Y(_0450_)
  );
  NOR _1144_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[4] [1]),
    .Y(_0451_)
  );
  NAND _1145_ (
    .A(rd_ptr_synth[0]),
    .B(_0085_),
    .Y(_0452_)
  );
  NAND _1146_ (
    .A(_0100_),
    .B(_0452_),
    .Y(_0453_)
  );
  NOR _1147_ (
    .A(_0451_),
    .B(_0453_),
    .Y(_0454_)
  );
  NAND _1148_ (
    .A(\mem[7] [1]),
    .B(_0247_),
    .Y(_0455_)
  );
  NAND _1149_ (
    .A(\mem[6] [1]),
    .B(_0291_),
    .Y(_0456_)
  );
  NAND _1150_ (
    .A(_0455_),
    .B(_0456_),
    .Y(_0457_)
  );
  NOR _1151_ (
    .A(_0454_),
    .B(_0457_),
    .Y(_0458_)
  );
  NOR _1152_ (
    .A(_0202_),
    .B(_0458_),
    .Y(_0459_)
  );
  NOR _1153_ (
    .A(_0450_),
    .B(_0459_),
    .Y(_0460_)
  );
  NOT _1154_ (
    .A(_0460_),
    .Y(_0000_[1])
  );
  NAND _1155_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [2]),
    .Y(_0461_)
  );
  NAND _1156_ (
    .A(_0084_),
    .B(\mem[0] [2]),
    .Y(_0462_)
  );
  NAND _1157_ (
    .A(_0461_),
    .B(_0462_),
    .Y(_0463_)
  );
  NAND _1158_ (
    .A(_0100_),
    .B(_0463_),
    .Y(_0464_)
  );
  NAND _1159_ (
    .A(\mem[3] [2]),
    .B(_0247_),
    .Y(_0465_)
  );
  NAND _1160_ (
    .A(\mem[2] [2]),
    .B(_0291_),
    .Y(_0466_)
  );
  NAND _1161_ (
    .A(_0464_),
    .B(_0466_),
    .Y(_0467_)
  );
  NAND _1162_ (
    .A(_0101_),
    .B(_0465_),
    .Y(_0468_)
  );
  NOR _1163_ (
    .A(_0467_),
    .B(_0468_),
    .Y(_0469_)
  );
  NAND _1164_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [2]),
    .Y(_0470_)
  );
  NAND _1165_ (
    .A(_0084_),
    .B(\mem[4] [2]),
    .Y(_0471_)
  );
  NAND _1166_ (
    .A(_0470_),
    .B(_0471_),
    .Y(_0472_)
  );
  NAND _1167_ (
    .A(_0100_),
    .B(_0472_),
    .Y(_0473_)
  );
  NAND _1168_ (
    .A(\mem[7] [2]),
    .B(_0247_),
    .Y(_0474_)
  );
  NOT _1169_ (
    .A(_0474_),
    .Y(_0475_)
  );
  NAND _1170_ (
    .A(\mem[6] [2]),
    .B(_0291_),
    .Y(_0476_)
  );
  NAND _1171_ (
    .A(rd_ptr_synth[2]),
    .B(_0476_),
    .Y(_0477_)
  );
  NOR _1172_ (
    .A(_0475_),
    .B(_0477_),
    .Y(_0478_)
  );
  NAND _1173_ (
    .A(_0473_),
    .B(_0478_),
    .Y(_0479_)
  );
  NAND _1174_ (
    .A(_0134_),
    .B(_0479_),
    .Y(_0480_)
  );
  NOR _1175_ (
    .A(_0469_),
    .B(_0480_),
    .Y(_0000_[2])
  );
  NAND _1176_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [3]),
    .Y(_0481_)
  );
  NAND _1177_ (
    .A(_0084_),
    .B(\mem[4] [3]),
    .Y(_0482_)
  );
  NAND _1178_ (
    .A(_0481_),
    .B(_0482_),
    .Y(_0483_)
  );
  NAND _1179_ (
    .A(_0100_),
    .B(_0483_),
    .Y(_0484_)
  );
  NOR _1180_ (
    .A(_0111_),
    .B(_0292_),
    .Y(_0485_)
  );
  NOR _1181_ (
    .A(_0091_),
    .B(_0248_),
    .Y(_0486_)
  );
  NOR _1182_ (
    .A(_0485_),
    .B(_0486_),
    .Y(_0487_)
  );
  NAND _1183_ (
    .A(_0484_),
    .B(_0487_),
    .Y(_0488_)
  );
  NOR _1184_ (
    .A(_0101_),
    .B(_0488_),
    .Y(_0489_)
  );
  NAND _1185_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [3]),
    .Y(_0490_)
  );
  NAND _1186_ (
    .A(_0084_),
    .B(\mem[0] [3]),
    .Y(_0491_)
  );
  NAND _1187_ (
    .A(_0490_),
    .B(_0491_),
    .Y(_0492_)
  );
  NAND _1188_ (
    .A(_0100_),
    .B(_0492_),
    .Y(_0493_)
  );
  NOR _1189_ (
    .A(_0109_),
    .B(_0292_),
    .Y(_0494_)
  );
  NAND _1190_ (
    .A(\mem[3] [3]),
    .B(_0247_),
    .Y(_0495_)
  );
  NAND _1191_ (
    .A(_0101_),
    .B(_0495_),
    .Y(_0496_)
  );
  NOR _1192_ (
    .A(_0494_),
    .B(_0496_),
    .Y(_0497_)
  );
  NAND _1193_ (
    .A(_0493_),
    .B(_0497_),
    .Y(_0498_)
  );
  NAND _1194_ (
    .A(_0134_),
    .B(_0498_),
    .Y(_0499_)
  );
  NOR _1195_ (
    .A(_0489_),
    .B(_0499_),
    .Y(_0000_[3])
  );
  NAND _1196_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [4]),
    .Y(_0500_)
  );
  NAND _1197_ (
    .A(_0084_),
    .B(\mem[0] [4]),
    .Y(_0501_)
  );
  NAND _1198_ (
    .A(_0500_),
    .B(_0501_),
    .Y(_0502_)
  );
  NAND _1199_ (
    .A(_0100_),
    .B(_0502_),
    .Y(_0503_)
  );
  NAND _1200_ (
    .A(\mem[3] [4]),
    .B(_0247_),
    .Y(_0504_)
  );
  NAND _1201_ (
    .A(\mem[2] [4]),
    .B(_0291_),
    .Y(_0505_)
  );
  NAND _1202_ (
    .A(_0503_),
    .B(_0505_),
    .Y(_0506_)
  );
  NAND _1203_ (
    .A(_0101_),
    .B(_0504_),
    .Y(_0507_)
  );
  NOR _1204_ (
    .A(_0506_),
    .B(_0507_),
    .Y(_0508_)
  );
  NAND _1205_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [4]),
    .Y(_0509_)
  );
  NAND _1206_ (
    .A(_0084_),
    .B(\mem[4] [4]),
    .Y(_0510_)
  );
  NAND _1207_ (
    .A(_0509_),
    .B(_0510_),
    .Y(_0511_)
  );
  NAND _1208_ (
    .A(_0100_),
    .B(_0511_),
    .Y(_0512_)
  );
  NAND _1209_ (
    .A(\mem[7] [4]),
    .B(_0247_),
    .Y(_0513_)
  );
  NOT _1210_ (
    .A(_0513_),
    .Y(_0514_)
  );
  NAND _1211_ (
    .A(\mem[6] [4]),
    .B(_0291_),
    .Y(_0515_)
  );
  NAND _1212_ (
    .A(rd_ptr_synth[2]),
    .B(_0515_),
    .Y(_0516_)
  );
  NOR _1213_ (
    .A(_0514_),
    .B(_0516_),
    .Y(_0517_)
  );
  NAND _1214_ (
    .A(_0512_),
    .B(_0517_),
    .Y(_0518_)
  );
  NAND _1215_ (
    .A(_0134_),
    .B(_0518_),
    .Y(_0519_)
  );
  NOR _1216_ (
    .A(_0508_),
    .B(_0519_),
    .Y(_0000_[4])
  );
  NOR _1217_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[4] [5]),
    .Y(_0520_)
  );
  NAND _1218_ (
    .A(rd_ptr_synth[0]),
    .B(_0086_),
    .Y(_0521_)
  );
  NAND _1219_ (
    .A(_0100_),
    .B(_0521_),
    .Y(_0522_)
  );
  NOR _1220_ (
    .A(_0520_),
    .B(_0522_),
    .Y(_0523_)
  );
  NOR _1221_ (
    .A(_0093_),
    .B(_0248_),
    .Y(_0524_)
  );
  NAND _1222_ (
    .A(\mem[6] [5]),
    .B(_0291_),
    .Y(_0525_)
  );
  NOR _1223_ (
    .A(_0101_),
    .B(_0524_),
    .Y(_0526_)
  );
  NAND _1224_ (
    .A(_0525_),
    .B(_0526_),
    .Y(_0527_)
  );
  NOR _1225_ (
    .A(_0523_),
    .B(_0527_),
    .Y(_0528_)
  );
  NAND _1226_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [5]),
    .Y(_0529_)
  );
  NAND _1227_ (
    .A(_0084_),
    .B(\mem[0] [5]),
    .Y(_0530_)
  );
  NAND _1228_ (
    .A(_0529_),
    .B(_0530_),
    .Y(_0531_)
  );
  NAND _1229_ (
    .A(_0100_),
    .B(_0531_),
    .Y(_0532_)
  );
  NOR _1230_ (
    .A(_0110_),
    .B(_0292_),
    .Y(_0533_)
  );
  NAND _1231_ (
    .A(\mem[3] [5]),
    .B(_0247_),
    .Y(_0534_)
  );
  NAND _1232_ (
    .A(_0101_),
    .B(_0534_),
    .Y(_0535_)
  );
  NOR _1233_ (
    .A(_0533_),
    .B(_0535_),
    .Y(_0536_)
  );
  NAND _1234_ (
    .A(_0532_),
    .B(_0536_),
    .Y(_0537_)
  );
  NAND _1235_ (
    .A(_0134_),
    .B(_0537_),
    .Y(_0538_)
  );
  NOR _1236_ (
    .A(_0528_),
    .B(_0538_),
    .Y(_0000_[5])
  );
  NOR _1237_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[0] [6]),
    .Y(_0539_)
  );
  NAND _1238_ (
    .A(rd_ptr_synth[0]),
    .B(_0104_),
    .Y(_0540_)
  );
  NAND _1239_ (
    .A(_0100_),
    .B(_0540_),
    .Y(_0541_)
  );
  NOR _1240_ (
    .A(_0539_),
    .B(_0541_),
    .Y(_0542_)
  );
  NAND _1241_ (
    .A(\mem[2] [6]),
    .B(_0291_),
    .Y(_0543_)
  );
  NAND _1242_ (
    .A(\mem[3] [6]),
    .B(_0247_),
    .Y(_0544_)
  );
  NAND _1243_ (
    .A(_0543_),
    .B(_0544_),
    .Y(_0545_)
  );
  NOR _1244_ (
    .A(_0542_),
    .B(_0545_),
    .Y(_0546_)
  );
  NOR _1245_ (
    .A(_0137_),
    .B(_0546_),
    .Y(_0547_)
  );
  NAND _1246_ (
    .A(\mem[6] [6]),
    .B(_0291_),
    .Y(_0548_)
  );
  NAND _1247_ (
    .A(\mem[7] [6]),
    .B(_0247_),
    .Y(_0549_)
  );
  NAND _1248_ (
    .A(_0548_),
    .B(_0549_),
    .Y(_0550_)
  );
  NOR _1249_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[4] [6]),
    .Y(_0551_)
  );
  NAND _1250_ (
    .A(rd_ptr_synth[0]),
    .B(_0087_),
    .Y(_0552_)
  );
  NAND _1251_ (
    .A(_0100_),
    .B(_0552_),
    .Y(_0553_)
  );
  NOR _1252_ (
    .A(_0551_),
    .B(_0553_),
    .Y(_0554_)
  );
  NOR _1253_ (
    .A(_0550_),
    .B(_0554_),
    .Y(_0555_)
  );
  NOR _1254_ (
    .A(_0202_),
    .B(_0555_),
    .Y(_0556_)
  );
  NOR _1255_ (
    .A(_0547_),
    .B(_0556_),
    .Y(_0557_)
  );
  NOT _1256_ (
    .A(_0557_),
    .Y(_0000_[6])
  );
  NAND _1257_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [7]),
    .Y(_0558_)
  );
  NAND _1258_ (
    .A(_0084_),
    .B(\mem[0] [7]),
    .Y(_0559_)
  );
  NAND _1259_ (
    .A(_0558_),
    .B(_0559_),
    .Y(_0560_)
  );
  NAND _1260_ (
    .A(_0100_),
    .B(_0560_),
    .Y(_0561_)
  );
  NAND _1261_ (
    .A(\mem[3] [7]),
    .B(_0247_),
    .Y(_0562_)
  );
  NAND _1262_ (
    .A(\mem[2] [7]),
    .B(_0291_),
    .Y(_0563_)
  );
  NAND _1263_ (
    .A(_0562_),
    .B(_0563_),
    .Y(_0564_)
  );
  NOT _1264_ (
    .A(_0564_),
    .Y(_0565_)
  );
  NAND _1265_ (
    .A(_0561_),
    .B(_0565_),
    .Y(_0566_)
  );
  NOR _1266_ (
    .A(rd_ptr_synth[2]),
    .B(_0566_),
    .Y(_0567_)
  );
  NAND _1267_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [7]),
    .Y(_0568_)
  );
  NAND _1268_ (
    .A(_0084_),
    .B(\mem[4] [7]),
    .Y(_0569_)
  );
  NAND _1269_ (
    .A(_0568_),
    .B(_0569_),
    .Y(_0570_)
  );
  NAND _1270_ (
    .A(_0100_),
    .B(_0570_),
    .Y(_0571_)
  );
  NOR _1271_ (
    .A(_0112_),
    .B(_0292_),
    .Y(_0572_)
  );
  NAND _1272_ (
    .A(\mem[7] [7]),
    .B(_0247_),
    .Y(_0573_)
  );
  NAND _1273_ (
    .A(rd_ptr_synth[2]),
    .B(_0573_),
    .Y(_0574_)
  );
  NOR _1274_ (
    .A(_0572_),
    .B(_0574_),
    .Y(_0575_)
  );
  NAND _1275_ (
    .A(_0571_),
    .B(_0575_),
    .Y(_0576_)
  );
  NAND _1276_ (
    .A(_0134_),
    .B(_0576_),
    .Y(_0577_)
  );
  NOR _1277_ (
    .A(_0567_),
    .B(_0577_),
    .Y(_0000_[7])
  );
  NAND _1278_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [8]),
    .Y(_0578_)
  );
  NAND _1279_ (
    .A(_0084_),
    .B(\mem[4] [8]),
    .Y(_0579_)
  );
  NAND _1280_ (
    .A(_0578_),
    .B(_0579_),
    .Y(_0580_)
  );
  NAND _1281_ (
    .A(_0100_),
    .B(_0580_),
    .Y(_0581_)
  );
  NOR _1282_ (
    .A(_0113_),
    .B(_0292_),
    .Y(_0582_)
  );
  NOR _1283_ (
    .A(_0096_),
    .B(_0248_),
    .Y(_0583_)
  );
  NOR _1284_ (
    .A(_0101_),
    .B(_0583_),
    .Y(_0584_)
  );
  NAND _1285_ (
    .A(_0581_),
    .B(_0584_),
    .Y(_0585_)
  );
  NOR _1286_ (
    .A(_0582_),
    .B(_0585_),
    .Y(_0586_)
  );
  NAND _1287_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [8]),
    .Y(_0587_)
  );
  NAND _1288_ (
    .A(_0084_),
    .B(\mem[0] [8]),
    .Y(_0588_)
  );
  NAND _1289_ (
    .A(_0587_),
    .B(_0588_),
    .Y(_0589_)
  );
  NAND _1290_ (
    .A(_0100_),
    .B(_0589_),
    .Y(_0590_)
  );
  NAND _1291_ (
    .A(\mem[2] [8]),
    .B(_0291_),
    .Y(_0591_)
  );
  NAND _1292_ (
    .A(\mem[3] [8]),
    .B(_0247_),
    .Y(_0592_)
  );
  NAND _1293_ (
    .A(_0591_),
    .B(_0592_),
    .Y(_0593_)
  );
  NOR _1294_ (
    .A(rd_ptr_synth[2]),
    .B(_0593_),
    .Y(_0594_)
  );
  NAND _1295_ (
    .A(_0590_),
    .B(_0594_),
    .Y(_0595_)
  );
  NAND _1296_ (
    .A(_0134_),
    .B(_0595_),
    .Y(_0596_)
  );
  NOR _1297_ (
    .A(_0586_),
    .B(_0596_),
    .Y(_0000_[8])
  );
  NAND _1298_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[1] [9]),
    .Y(_0597_)
  );
  NAND _1299_ (
    .A(_0084_),
    .B(\mem[0] [9]),
    .Y(_0598_)
  );
  NAND _1300_ (
    .A(_0597_),
    .B(_0598_),
    .Y(_0599_)
  );
  NAND _1301_ (
    .A(_0100_),
    .B(_0599_),
    .Y(_0600_)
  );
  NAND _1302_ (
    .A(\mem[3] [9]),
    .B(_0247_),
    .Y(_0601_)
  );
  NAND _1303_ (
    .A(\mem[2] [9]),
    .B(_0291_),
    .Y(_0602_)
  );
  NAND _1304_ (
    .A(_0601_),
    .B(_0602_),
    .Y(_0603_)
  );
  NOT _1305_ (
    .A(_0603_),
    .Y(_0604_)
  );
  NAND _1306_ (
    .A(_0600_),
    .B(_0604_),
    .Y(_0605_)
  );
  NOR _1307_ (
    .A(rd_ptr_synth[2]),
    .B(_0605_),
    .Y(_0606_)
  );
  NAND _1308_ (
    .A(rd_ptr_synth[0]),
    .B(\mem[5] [9]),
    .Y(_0607_)
  );
  NAND _1309_ (
    .A(_0084_),
    .B(\mem[4] [9]),
    .Y(_0608_)
  );
  NAND _1310_ (
    .A(_0607_),
    .B(_0608_),
    .Y(_0609_)
  );
  NAND _1311_ (
    .A(_0100_),
    .B(_0609_),
    .Y(_0610_)
  );
  NOR _1312_ (
    .A(_0114_),
    .B(_0292_),
    .Y(_0611_)
  );
  NAND _1313_ (
    .A(\mem[7] [9]),
    .B(_0247_),
    .Y(_0612_)
  );
  NAND _1314_ (
    .A(rd_ptr_synth[2]),
    .B(_0612_),
    .Y(_0613_)
  );
  NOR _1315_ (
    .A(_0611_),
    .B(_0613_),
    .Y(_0614_)
  );
  NAND _1316_ (
    .A(_0610_),
    .B(_0614_),
    .Y(_0615_)
  );
  NAND _1317_ (
    .A(_0134_),
    .B(_0615_),
    .Y(_0616_)
  );
  NOR _1318_ (
    .A(_0606_),
    .B(_0616_),
    .Y(_0000_[9])
  );
  NOR _1319_ (
    .A(rd_ptr_synth[0]),
    .B(rdmem_enable),
    .Y(_0617_)
  );
  NAND _1320_ (
    .A(_0098_),
    .B(_0245_),
    .Y(_0618_)
  );
  NOR _1321_ (
    .A(_0617_),
    .B(_0618_),
    .Y(_0001_[0])
  );
  NOR _1322_ (
    .A(rd_ptr_synth[1]),
    .B(_0246_),
    .Y(_0619_)
  );
  NOR _1323_ (
    .A(reset),
    .B(_0619_),
    .Y(_0620_)
  );
  NOT _1324_ (
    .A(_0620_),
    .Y(_0621_)
  );
  NOR _1325_ (
    .A(_0249_),
    .B(_0621_),
    .Y(_0001_[1])
  );
  NOR _1326_ (
    .A(rd_ptr_synth[2]),
    .B(_0249_),
    .Y(_0622_)
  );
  NAND _1327_ (
    .A(_0098_),
    .B(_0250_),
    .Y(_0623_)
  );
  NOR _1328_ (
    .A(_0622_),
    .B(_0623_),
    .Y(_0001_[2])
  );
  NAND _1329_ (
    .A(_0136_),
    .B(_0619_),
    .Y(_0624_)
  );
  NOR _1330_ (
    .A(wr_ptr_synth[0]),
    .B(_0130_),
    .Y(_0625_)
  );
  NAND _1331_ (
    .A(_0123_),
    .B(_0625_),
    .Y(_0626_)
  );
  NAND _1332_ (
    .A(_0098_),
    .B(\mem[0] [0]),
    .Y(_0627_)
  );
  NOR _1333_ (
    .A(memo_data_in[0]),
    .B(_0626_),
    .Y(_0628_)
  );
  NAND _1334_ (
    .A(_0626_),
    .B(_0627_),
    .Y(_0629_)
  );
  NAND _1335_ (
    .A(_0624_),
    .B(_0629_),
    .Y(_0630_)
  );
  NOR _1336_ (
    .A(_0628_),
    .B(_0630_),
    .Y(_0003_)
  );
  NAND _1337_ (
    .A(_0098_),
    .B(\mem[0] [1]),
    .Y(_0631_)
  );
  NOR _1338_ (
    .A(memo_data_in[1]),
    .B(_0626_),
    .Y(_0632_)
  );
  NAND _1339_ (
    .A(_0626_),
    .B(_0631_),
    .Y(_0633_)
  );
  NAND _1340_ (
    .A(_0624_),
    .B(_0633_),
    .Y(_0634_)
  );
  NOR _1341_ (
    .A(_0632_),
    .B(_0634_),
    .Y(_0004_)
  );
  NAND _1342_ (
    .A(_0098_),
    .B(\mem[0] [2]),
    .Y(_0635_)
  );
  NOR _1343_ (
    .A(memo_data_in[2]),
    .B(_0626_),
    .Y(_0636_)
  );
  NAND _1344_ (
    .A(_0626_),
    .B(_0635_),
    .Y(_0637_)
  );
  NAND _1345_ (
    .A(_0624_),
    .B(_0637_),
    .Y(_0638_)
  );
  NOR _1346_ (
    .A(_0636_),
    .B(_0638_),
    .Y(_0005_)
  );
  NAND _1347_ (
    .A(_0098_),
    .B(\mem[0] [3]),
    .Y(_0639_)
  );
  NOR _1348_ (
    .A(memo_data_in[3]),
    .B(_0626_),
    .Y(_0640_)
  );
  NAND _1349_ (
    .A(_0626_),
    .B(_0639_),
    .Y(_0641_)
  );
  NAND _1350_ (
    .A(_0624_),
    .B(_0641_),
    .Y(_0642_)
  );
  NOR _1351_ (
    .A(_0640_),
    .B(_0642_),
    .Y(_0006_)
  );
  NAND _1352_ (
    .A(_0098_),
    .B(\mem[0] [4]),
    .Y(_0643_)
  );
  NOR _1353_ (
    .A(memo_data_in[4]),
    .B(_0626_),
    .Y(_0644_)
  );
  NAND _1354_ (
    .A(_0626_),
    .B(_0643_),
    .Y(_0645_)
  );
  NAND _1355_ (
    .A(_0624_),
    .B(_0645_),
    .Y(_0646_)
  );
  NOR _1356_ (
    .A(_0644_),
    .B(_0646_),
    .Y(_0007_)
  );
  NAND _1357_ (
    .A(_0098_),
    .B(\mem[0] [5]),
    .Y(_0647_)
  );
  NOR _1358_ (
    .A(memo_data_in[5]),
    .B(_0626_),
    .Y(_0648_)
  );
  NAND _1359_ (
    .A(_0626_),
    .B(_0647_),
    .Y(_0649_)
  );
  NAND _1360_ (
    .A(_0624_),
    .B(_0649_),
    .Y(_0650_)
  );
  NOR _1361_ (
    .A(_0648_),
    .B(_0650_),
    .Y(_0008_)
  );
  NAND _1362_ (
    .A(_0098_),
    .B(\mem[0] [6]),
    .Y(_0651_)
  );
  NOR _1363_ (
    .A(memo_data_in[6]),
    .B(_0626_),
    .Y(_0652_)
  );
  NAND _1364_ (
    .A(_0626_),
    .B(_0651_),
    .Y(_0653_)
  );
  NAND _1365_ (
    .A(_0624_),
    .B(_0653_),
    .Y(_0654_)
  );
  NOR _1366_ (
    .A(_0652_),
    .B(_0654_),
    .Y(_0009_)
  );
  NAND _1367_ (
    .A(_0098_),
    .B(\mem[0] [7]),
    .Y(_0655_)
  );
  NOR _1368_ (
    .A(memo_data_in[7]),
    .B(_0626_),
    .Y(_0656_)
  );
  NAND _1369_ (
    .A(_0626_),
    .B(_0655_),
    .Y(_0657_)
  );
  NAND _1370_ (
    .A(_0624_),
    .B(_0657_),
    .Y(_0658_)
  );
  NOR _1371_ (
    .A(_0656_),
    .B(_0658_),
    .Y(_0010_)
  );
  NAND _1372_ (
    .A(_0098_),
    .B(\mem[0] [8]),
    .Y(_0659_)
  );
  NOR _1373_ (
    .A(memo_data_in[8]),
    .B(_0626_),
    .Y(_0660_)
  );
  NAND _1374_ (
    .A(_0626_),
    .B(_0659_),
    .Y(_0661_)
  );
  NAND _1375_ (
    .A(_0624_),
    .B(_0661_),
    .Y(_0662_)
  );
  NOR _1376_ (
    .A(_0660_),
    .B(_0662_),
    .Y(_0011_)
  );
  NAND _1377_ (
    .A(_0098_),
    .B(\mem[0] [9]),
    .Y(_0663_)
  );
  NOR _1378_ (
    .A(memo_data_in[9]),
    .B(_0626_),
    .Y(_0664_)
  );
  NAND _1379_ (
    .A(_0626_),
    .B(_0663_),
    .Y(_0665_)
  );
  NAND _1380_ (
    .A(_0624_),
    .B(_0665_),
    .Y(_0666_)
  );
  NOR _1381_ (
    .A(_0664_),
    .B(_0666_),
    .Y(_0012_)
  );
  NOR _1382_ (
    .A(wrmem_enable),
    .B(wr_ptr_synth[0]),
    .Y(_0667_)
  );
  NOR _1383_ (
    .A(_0253_),
    .B(_0667_),
    .Y(_0002_[0])
  );
  NAND _1384_ (
    .A(_0107_),
    .B(_0126_),
    .Y(_0668_)
  );
  NAND _1385_ (
    .A(_0098_),
    .B(_0668_),
    .Y(_0669_)
  );
  NOR _1386_ (
    .A(_0334_),
    .B(_0669_),
    .Y(_0002_[1])
  );
  NOR _1387_ (
    .A(_0108_),
    .B(_0333_),
    .Y(_0670_)
  );
  NAND _1388_ (
    .A(_0108_),
    .B(_0333_),
    .Y(_0671_)
  );
  NAND _1389_ (
    .A(_0098_),
    .B(_0671_),
    .Y(_0672_)
  );
  NOR _1390_ (
    .A(_0670_),
    .B(_0672_),
    .Y(_0002_[2])
  );
  NAND _1391_ (
    .A(wr_ptr_synth[0]),
    .B(_0197_),
    .Y(_0673_)
  );
  NOR _1392_ (
    .A(_0132_),
    .B(_0673_),
    .Y(_0674_)
  );
  NAND _1393_ (
    .A(rd_ptr_synth[0]),
    .B(_0203_),
    .Y(_0675_)
  );
  NAND _1394_ (
    .A(\mem[5] [0]),
    .B(_0098_),
    .Y(_0676_)
  );
  NAND _1395_ (
    .A(_0673_),
    .B(_0676_),
    .Y(_0677_)
  );
  NAND _1396_ (
    .A(_0675_),
    .B(_0677_),
    .Y(_0678_)
  );
  NOR _1397_ (
    .A(_0674_),
    .B(_0678_),
    .Y(_0053_)
  );
  NAND _1398_ (
    .A(\mem[5] [1]),
    .B(_0098_),
    .Y(_0679_)
  );
  NOR _1399_ (
    .A(_0145_),
    .B(_0673_),
    .Y(_0680_)
  );
  NAND _1400_ (
    .A(_0673_),
    .B(_0679_),
    .Y(_0681_)
  );
  NAND _1401_ (
    .A(_0675_),
    .B(_0681_),
    .Y(_0682_)
  );
  NOR _1402_ (
    .A(_0680_),
    .B(_0682_),
    .Y(_0054_)
  );
  NAND _1403_ (
    .A(\mem[5] [2]),
    .B(_0098_),
    .Y(_0683_)
  );
  NOR _1404_ (
    .A(_0151_),
    .B(_0673_),
    .Y(_0684_)
  );
  NAND _1405_ (
    .A(_0673_),
    .B(_0683_),
    .Y(_0685_)
  );
  NAND _1406_ (
    .A(_0675_),
    .B(_0685_),
    .Y(_0686_)
  );
  NOR _1407_ (
    .A(_0684_),
    .B(_0686_),
    .Y(_0055_)
  );
  NAND _1408_ (
    .A(\mem[5] [3]),
    .B(_0098_),
    .Y(_0687_)
  );
  NOR _1409_ (
    .A(_0157_),
    .B(_0673_),
    .Y(_0688_)
  );
  NAND _1410_ (
    .A(_0673_),
    .B(_0687_),
    .Y(_0689_)
  );
  NAND _1411_ (
    .A(_0675_),
    .B(_0689_),
    .Y(_0690_)
  );
  NOR _1412_ (
    .A(_0688_),
    .B(_0690_),
    .Y(_0056_)
  );
  NAND _1413_ (
    .A(\mem[5] [4]),
    .B(_0098_),
    .Y(_0691_)
  );
  NOR _1414_ (
    .A(_0163_),
    .B(_0673_),
    .Y(_0692_)
  );
  NAND _1415_ (
    .A(_0673_),
    .B(_0691_),
    .Y(_0693_)
  );
  NAND _1416_ (
    .A(_0675_),
    .B(_0693_),
    .Y(_0694_)
  );
  NOR _1417_ (
    .A(_0692_),
    .B(_0694_),
    .Y(_0057_)
  );
  NAND _1418_ (
    .A(\mem[5] [5]),
    .B(_0098_),
    .Y(_0695_)
  );
  NOR _1419_ (
    .A(_0169_),
    .B(_0673_),
    .Y(_0696_)
  );
  NAND _1420_ (
    .A(_0673_),
    .B(_0695_),
    .Y(_0697_)
  );
  NAND _1421_ (
    .A(_0675_),
    .B(_0697_),
    .Y(_0698_)
  );
  NOR _1422_ (
    .A(_0696_),
    .B(_0698_),
    .Y(_0058_)
  );
  NAND _1423_ (
    .A(\mem[5] [6]),
    .B(_0098_),
    .Y(_0699_)
  );
  NOR _1424_ (
    .A(_0175_),
    .B(_0673_),
    .Y(_0700_)
  );
  NAND _1425_ (
    .A(_0673_),
    .B(_0699_),
    .Y(_0701_)
  );
  NAND _1426_ (
    .A(_0675_),
    .B(_0701_),
    .Y(_0702_)
  );
  NOR _1427_ (
    .A(_0700_),
    .B(_0702_),
    .Y(_0059_)
  );
  NAND _1428_ (
    .A(\mem[5] [7]),
    .B(_0098_),
    .Y(_0703_)
  );
  NOR _1429_ (
    .A(_0181_),
    .B(_0673_),
    .Y(_0704_)
  );
  NAND _1430_ (
    .A(_0673_),
    .B(_0703_),
    .Y(_0705_)
  );
  NAND _1431_ (
    .A(_0675_),
    .B(_0705_),
    .Y(_0706_)
  );
  NOR _1432_ (
    .A(_0704_),
    .B(_0706_),
    .Y(_0060_)
  );
  NAND _1433_ (
    .A(\mem[5] [8]),
    .B(_0098_),
    .Y(_0707_)
  );
  NOR _1434_ (
    .A(_0187_),
    .B(_0673_),
    .Y(_0708_)
  );
  NAND _1435_ (
    .A(_0673_),
    .B(_0707_),
    .Y(_0709_)
  );
  NAND _1436_ (
    .A(_0675_),
    .B(_0709_),
    .Y(_0710_)
  );
  NOR _1437_ (
    .A(_0708_),
    .B(_0710_),
    .Y(_0061_)
  );
  NAND _1438_ (
    .A(\mem[5] [9]),
    .B(_0098_),
    .Y(_0711_)
  );
  NOR _1439_ (
    .A(_0193_),
    .B(_0673_),
    .Y(_0712_)
  );
  NAND _1440_ (
    .A(_0673_),
    .B(_0711_),
    .Y(_0713_)
  );
  NAND _1441_ (
    .A(_0675_),
    .B(_0713_),
    .Y(_0714_)
  );
  NOR _1442_ (
    .A(_0712_),
    .B(_0714_),
    .Y(_0062_)
  );
  DFF _1443_ (
    .C(clk),
    .D(_0013_),
    .Q(\mem[1] [0])
  );
  DFF _1444_ (
    .C(clk),
    .D(_0014_),
    .Q(\mem[1] [1])
  );
  DFF _1445_ (
    .C(clk),
    .D(_0015_),
    .Q(\mem[1] [2])
  );
  DFF _1446_ (
    .C(clk),
    .D(_0016_),
    .Q(\mem[1] [3])
  );
  DFF _1447_ (
    .C(clk),
    .D(_0017_),
    .Q(\mem[1] [4])
  );
  DFF _1448_ (
    .C(clk),
    .D(_0018_),
    .Q(\mem[1] [5])
  );
  DFF _1449_ (
    .C(clk),
    .D(_0019_),
    .Q(\mem[1] [6])
  );
  DFF _1450_ (
    .C(clk),
    .D(_0020_),
    .Q(\mem[1] [7])
  );
  DFF _1451_ (
    .C(clk),
    .D(_0021_),
    .Q(\mem[1] [8])
  );
  DFF _1452_ (
    .C(clk),
    .D(_0022_),
    .Q(\mem[1] [9])
  );
  DFF _1453_ (
    .C(clk),
    .D(_0003_),
    .Q(\mem[0] [0])
  );
  DFF _1454_ (
    .C(clk),
    .D(_0004_),
    .Q(\mem[0] [1])
  );
  DFF _1455_ (
    .C(clk),
    .D(_0005_),
    .Q(\mem[0] [2])
  );
  DFF _1456_ (
    .C(clk),
    .D(_0006_),
    .Q(\mem[0] [3])
  );
  DFF _1457_ (
    .C(clk),
    .D(_0007_),
    .Q(\mem[0] [4])
  );
  DFF _1458_ (
    .C(clk),
    .D(_0008_),
    .Q(\mem[0] [5])
  );
  DFF _1459_ (
    .C(clk),
    .D(_0009_),
    .Q(\mem[0] [6])
  );
  DFF _1460_ (
    .C(clk),
    .D(_0010_),
    .Q(\mem[0] [7])
  );
  DFF _1461_ (
    .C(clk),
    .D(_0011_),
    .Q(\mem[0] [8])
  );
  DFF _1462_ (
    .C(clk),
    .D(_0012_),
    .Q(\mem[0] [9])
  );
  DFF _1463_ (
    .C(clk),
    .D(_0001_[0]),
    .Q(rd_ptr_synth[0])
  );
  DFF _1464_ (
    .C(clk),
    .D(_0001_[1]),
    .Q(rd_ptr_synth[1])
  );
  DFF _1465_ (
    .C(clk),
    .D(_0001_[2]),
    .Q(rd_ptr_synth[2])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1466_ (
    .C(clk),
    .D(_0000_[0]),
    .Q(memo_data_out_synth[0])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1467_ (
    .C(clk),
    .D(_0000_[1]),
    .Q(memo_data_out_synth[1])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1468_ (
    .C(clk),
    .D(_0000_[2]),
    .Q(memo_data_out_synth[2])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1469_ (
    .C(clk),
    .D(_0000_[3]),
    .Q(memo_data_out_synth[3])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1470_ (
    .C(clk),
    .D(_0000_[4]),
    .Q(memo_data_out_synth[4])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1471_ (
    .C(clk),
    .D(_0000_[5]),
    .Q(memo_data_out_synth[5])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1472_ (
    .C(clk),
    .D(_0000_[6]),
    .Q(memo_data_out_synth[6])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1473_ (
    .C(clk),
    .D(_0000_[7]),
    .Q(memo_data_out_synth[7])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1474_ (
    .C(clk),
    .D(_0000_[8]),
    .Q(memo_data_out_synth[8])
  );
  (* src = "memoria_synth.v:34" *)
  DFF _1475_ (
    .C(clk),
    .D(_0000_[9]),
    .Q(memo_data_out_synth[9])
  );
  DFF _1476_ (
    .C(clk),
    .D(_0073_),
    .Q(\mem[7] [0])
  );
  DFF _1477_ (
    .C(clk),
    .D(_0074_),
    .Q(\mem[7] [1])
  );
  DFF _1478_ (
    .C(clk),
    .D(_0075_),
    .Q(\mem[7] [2])
  );
  DFF _1479_ (
    .C(clk),
    .D(_0076_),
    .Q(\mem[7] [3])
  );
  DFF _1480_ (
    .C(clk),
    .D(_0077_),
    .Q(\mem[7] [4])
  );
  DFF _1481_ (
    .C(clk),
    .D(_0078_),
    .Q(\mem[7] [5])
  );
  DFF _1482_ (
    .C(clk),
    .D(_0079_),
    .Q(\mem[7] [6])
  );
  DFF _1483_ (
    .C(clk),
    .D(_0080_),
    .Q(\mem[7] [7])
  );
  DFF _1484_ (
    .C(clk),
    .D(_0081_),
    .Q(\mem[7] [8])
  );
  DFF _1485_ (
    .C(clk),
    .D(_0082_),
    .Q(\mem[7] [9])
  );
  (* src = "memoria_synth.v:16" *)
  DFF _1486_ (
    .C(clk),
    .D(_0002_[0]),
    .Q(wr_ptr_synth[0])
  );
  (* src = "memoria_synth.v:16" *)
  DFF _1487_ (
    .C(clk),
    .D(_0002_[1]),
    .Q(wr_ptr_synth[1])
  );
  (* src = "memoria_synth.v:16" *)
  DFF _1488_ (
    .C(clk),
    .D(_0002_[2]),
    .Q(wr_ptr_synth[2])
  );
  DFF _1489_ (
    .C(clk),
    .D(_0063_),
    .Q(\mem[6] [0])
  );
  DFF _1490_ (
    .C(clk),
    .D(_0064_),
    .Q(\mem[6] [1])
  );
  DFF _1491_ (
    .C(clk),
    .D(_0065_),
    .Q(\mem[6] [2])
  );
  DFF _1492_ (
    .C(clk),
    .D(_0066_),
    .Q(\mem[6] [3])
  );
  DFF _1493_ (
    .C(clk),
    .D(_0067_),
    .Q(\mem[6] [4])
  );
  DFF _1494_ (
    .C(clk),
    .D(_0068_),
    .Q(\mem[6] [5])
  );
  DFF _1495_ (
    .C(clk),
    .D(_0069_),
    .Q(\mem[6] [6])
  );
  DFF _1496_ (
    .C(clk),
    .D(_0070_),
    .Q(\mem[6] [7])
  );
  DFF _1497_ (
    .C(clk),
    .D(_0071_),
    .Q(\mem[6] [8])
  );
  DFF _1498_ (
    .C(clk),
    .D(_0072_),
    .Q(\mem[6] [9])
  );
  DFF _1499_ (
    .C(clk),
    .D(_0053_),
    .Q(\mem[5] [0])
  );
  DFF _1500_ (
    .C(clk),
    .D(_0054_),
    .Q(\mem[5] [1])
  );
  DFF _1501_ (
    .C(clk),
    .D(_0055_),
    .Q(\mem[5] [2])
  );
  DFF _1502_ (
    .C(clk),
    .D(_0056_),
    .Q(\mem[5] [3])
  );
  DFF _1503_ (
    .C(clk),
    .D(_0057_),
    .Q(\mem[5] [4])
  );
  DFF _1504_ (
    .C(clk),
    .D(_0058_),
    .Q(\mem[5] [5])
  );
  DFF _1505_ (
    .C(clk),
    .D(_0059_),
    .Q(\mem[5] [6])
  );
  DFF _1506_ (
    .C(clk),
    .D(_0060_),
    .Q(\mem[5] [7])
  );
  DFF _1507_ (
    .C(clk),
    .D(_0061_),
    .Q(\mem[5] [8])
  );
  DFF _1508_ (
    .C(clk),
    .D(_0062_),
    .Q(\mem[5] [9])
  );
  DFF _1509_ (
    .C(clk),
    .D(_0043_),
    .Q(\mem[4] [0])
  );
  DFF _1510_ (
    .C(clk),
    .D(_0044_),
    .Q(\mem[4] [1])
  );
  DFF _1511_ (
    .C(clk),
    .D(_0045_),
    .Q(\mem[4] [2])
  );
  DFF _1512_ (
    .C(clk),
    .D(_0046_),
    .Q(\mem[4] [3])
  );
  DFF _1513_ (
    .C(clk),
    .D(_0047_),
    .Q(\mem[4] [4])
  );
  DFF _1514_ (
    .C(clk),
    .D(_0048_),
    .Q(\mem[4] [5])
  );
  DFF _1515_ (
    .C(clk),
    .D(_0049_),
    .Q(\mem[4] [6])
  );
  DFF _1516_ (
    .C(clk),
    .D(_0050_),
    .Q(\mem[4] [7])
  );
  DFF _1517_ (
    .C(clk),
    .D(_0051_),
    .Q(\mem[4] [8])
  );
  DFF _1518_ (
    .C(clk),
    .D(_0052_),
    .Q(\mem[4] [9])
  );
  DFF _1519_ (
    .C(clk),
    .D(_0033_),
    .Q(\mem[3] [0])
  );
  DFF _1520_ (
    .C(clk),
    .D(_0034_),
    .Q(\mem[3] [1])
  );
  DFF _1521_ (
    .C(clk),
    .D(_0035_),
    .Q(\mem[3] [2])
  );
  DFF _1522_ (
    .C(clk),
    .D(_0036_),
    .Q(\mem[3] [3])
  );
  DFF _1523_ (
    .C(clk),
    .D(_0037_),
    .Q(\mem[3] [4])
  );
  DFF _1524_ (
    .C(clk),
    .D(_0038_),
    .Q(\mem[3] [5])
  );
  DFF _1525_ (
    .C(clk),
    .D(_0039_),
    .Q(\mem[3] [6])
  );
  DFF _1526_ (
    .C(clk),
    .D(_0040_),
    .Q(\mem[3] [7])
  );
  DFF _1527_ (
    .C(clk),
    .D(_0041_),
    .Q(\mem[3] [8])
  );
  DFF _1528_ (
    .C(clk),
    .D(_0042_),
    .Q(\mem[3] [9])
  );
  DFF _1529_ (
    .C(clk),
    .D(_0023_),
    .Q(\mem[2] [0])
  );
  DFF _1530_ (
    .C(clk),
    .D(_0024_),
    .Q(\mem[2] [1])
  );
  DFF _1531_ (
    .C(clk),
    .D(_0025_),
    .Q(\mem[2] [2])
  );
  DFF _1532_ (
    .C(clk),
    .D(_0026_),
    .Q(\mem[2] [3])
  );
  DFF _1533_ (
    .C(clk),
    .D(_0027_),
    .Q(\mem[2] [4])
  );
  DFF _1534_ (
    .C(clk),
    .D(_0028_),
    .Q(\mem[2] [5])
  );
  DFF _1535_ (
    .C(clk),
    .D(_0029_),
    .Q(\mem[2] [6])
  );
  DFF _1536_ (
    .C(clk),
    .D(_0030_),
    .Q(\mem[2] [7])
  );
  DFF _1537_ (
    .C(clk),
    .D(_0031_),
    .Q(\mem[2] [8])
  );
  DFF _1538_ (
    .C(clk),
    .D(_0032_),
    .Q(\mem[2] [9])
  );
  assign i = 32'd8;
endmodule

(* cells_not_processed =  1  *)
(* src = "mux4x1_sint.v:7" *)
module mux4x1_sint(clk, reset, select, in_0, in_1, in_2, in_3, out_mux);
  (* src = "mux4x1_sint.v:19" *)
  wire [9:0] _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  (* src = "mux4x1_sint.v:8" *)
  input clk;
  (* src = "mux4x1_sint.v:12" *)
  input [9:0] in_0;
  (* src = "mux4x1_sint.v:13" *)
  input [9:0] in_1;
  (* src = "mux4x1_sint.v:14" *)
  input [9:0] in_2;
  (* src = "mux4x1_sint.v:15" *)
  input [9:0] in_3;
  (* src = "mux4x1_sint.v:17" *)
  output [9:0] out_mux;
  (* src = "mux4x1_sint.v:9" *)
  input reset;
  (* src = "mux4x1_sint.v:10" *)
  input [1:0] select;
  NOT _077_ (
    .A(select[1]),
    .Y(_036_)
  );
  NOT _078_ (
    .A(select[0]),
    .Y(_037_)
  );
  NOR _079_ (
    .A(_036_),
    .B(select[0]),
    .Y(_038_)
  );
  NAND _080_ (
    .A(in_2[0]),
    .B(_038_),
    .Y(_039_)
  );
  NOR _081_ (
    .A(select[1]),
    .B(_037_),
    .Y(_040_)
  );
  NAND _082_ (
    .A(in_1[0]),
    .B(_040_),
    .Y(_041_)
  );
  NAND _083_ (
    .A(_039_),
    .B(_041_),
    .Y(_042_)
  );
  NOR _084_ (
    .A(_036_),
    .B(_037_),
    .Y(_043_)
  );
  NAND _085_ (
    .A(in_3[0]),
    .B(_043_),
    .Y(_044_)
  );
  NOR _086_ (
    .A(select[1]),
    .B(select[0]),
    .Y(_045_)
  );
  NAND _087_ (
    .A(in_0[0]),
    .B(_045_),
    .Y(_046_)
  );
  NAND _088_ (
    .A(_044_),
    .B(_046_),
    .Y(_047_)
  );
  NOR _089_ (
    .A(_042_),
    .B(_047_),
    .Y(_048_)
  );
  NOR _090_ (
    .A(reset),
    .B(_048_),
    .Y(_000_[0])
  );
  NAND _091_ (
    .A(in_2[1]),
    .B(_038_),
    .Y(_049_)
  );
  NAND _092_ (
    .A(in_1[1]),
    .B(_040_),
    .Y(_050_)
  );
  NAND _093_ (
    .A(_049_),
    .B(_050_),
    .Y(_051_)
  );
  NAND _094_ (
    .A(in_3[1]),
    .B(_043_),
    .Y(_052_)
  );
  NAND _095_ (
    .A(in_0[1]),
    .B(_045_),
    .Y(_053_)
  );
  NAND _096_ (
    .A(_052_),
    .B(_053_),
    .Y(_054_)
  );
  NOR _097_ (
    .A(_051_),
    .B(_054_),
    .Y(_055_)
  );
  NOR _098_ (
    .A(reset),
    .B(_055_),
    .Y(_000_[1])
  );
  NAND _099_ (
    .A(in_2[2]),
    .B(_038_),
    .Y(_056_)
  );
  NAND _100_ (
    .A(in_1[2]),
    .B(_040_),
    .Y(_057_)
  );
  NAND _101_ (
    .A(_056_),
    .B(_057_),
    .Y(_058_)
  );
  NAND _102_ (
    .A(in_3[2]),
    .B(_043_),
    .Y(_059_)
  );
  NAND _103_ (
    .A(in_0[2]),
    .B(_045_),
    .Y(_060_)
  );
  NAND _104_ (
    .A(_059_),
    .B(_060_),
    .Y(_061_)
  );
  NOR _105_ (
    .A(_058_),
    .B(_061_),
    .Y(_062_)
  );
  NOR _106_ (
    .A(reset),
    .B(_062_),
    .Y(_000_[2])
  );
  NAND _107_ (
    .A(in_2[3]),
    .B(_038_),
    .Y(_063_)
  );
  NAND _108_ (
    .A(in_1[3]),
    .B(_040_),
    .Y(_064_)
  );
  NAND _109_ (
    .A(_063_),
    .B(_064_),
    .Y(_065_)
  );
  NAND _110_ (
    .A(in_3[3]),
    .B(_043_),
    .Y(_066_)
  );
  NAND _111_ (
    .A(in_0[3]),
    .B(_045_),
    .Y(_067_)
  );
  NAND _112_ (
    .A(_066_),
    .B(_067_),
    .Y(_068_)
  );
  NOR _113_ (
    .A(_065_),
    .B(_068_),
    .Y(_069_)
  );
  NOR _114_ (
    .A(reset),
    .B(_069_),
    .Y(_000_[3])
  );
  NAND _115_ (
    .A(in_2[4]),
    .B(_038_),
    .Y(_070_)
  );
  NAND _116_ (
    .A(in_1[4]),
    .B(_040_),
    .Y(_071_)
  );
  NAND _117_ (
    .A(_070_),
    .B(_071_),
    .Y(_072_)
  );
  NAND _118_ (
    .A(in_3[4]),
    .B(_043_),
    .Y(_073_)
  );
  NAND _119_ (
    .A(in_0[4]),
    .B(_045_),
    .Y(_074_)
  );
  NAND _120_ (
    .A(_073_),
    .B(_074_),
    .Y(_075_)
  );
  NOR _121_ (
    .A(_072_),
    .B(_075_),
    .Y(_076_)
  );
  NOR _122_ (
    .A(reset),
    .B(_076_),
    .Y(_000_[4])
  );
  NAND _123_ (
    .A(in_2[5]),
    .B(_038_),
    .Y(_001_)
  );
  NAND _124_ (
    .A(in_1[5]),
    .B(_040_),
    .Y(_002_)
  );
  NAND _125_ (
    .A(_001_),
    .B(_002_),
    .Y(_003_)
  );
  NAND _126_ (
    .A(in_3[5]),
    .B(_043_),
    .Y(_004_)
  );
  NAND _127_ (
    .A(in_0[5]),
    .B(_045_),
    .Y(_005_)
  );
  NAND _128_ (
    .A(_004_),
    .B(_005_),
    .Y(_006_)
  );
  NOR _129_ (
    .A(_003_),
    .B(_006_),
    .Y(_007_)
  );
  NOR _130_ (
    .A(reset),
    .B(_007_),
    .Y(_000_[5])
  );
  NAND _131_ (
    .A(in_2[6]),
    .B(_038_),
    .Y(_008_)
  );
  NAND _132_ (
    .A(in_1[6]),
    .B(_040_),
    .Y(_009_)
  );
  NAND _133_ (
    .A(_008_),
    .B(_009_),
    .Y(_010_)
  );
  NAND _134_ (
    .A(in_3[6]),
    .B(_043_),
    .Y(_011_)
  );
  NAND _135_ (
    .A(in_0[6]),
    .B(_045_),
    .Y(_012_)
  );
  NAND _136_ (
    .A(_011_),
    .B(_012_),
    .Y(_013_)
  );
  NOR _137_ (
    .A(_010_),
    .B(_013_),
    .Y(_014_)
  );
  NOR _138_ (
    .A(reset),
    .B(_014_),
    .Y(_000_[6])
  );
  NAND _139_ (
    .A(in_2[7]),
    .B(_038_),
    .Y(_015_)
  );
  NAND _140_ (
    .A(in_1[7]),
    .B(_040_),
    .Y(_016_)
  );
  NAND _141_ (
    .A(_015_),
    .B(_016_),
    .Y(_017_)
  );
  NAND _142_ (
    .A(in_3[7]),
    .B(_043_),
    .Y(_018_)
  );
  NAND _143_ (
    .A(in_0[7]),
    .B(_045_),
    .Y(_019_)
  );
  NAND _144_ (
    .A(_018_),
    .B(_019_),
    .Y(_020_)
  );
  NOR _145_ (
    .A(_017_),
    .B(_020_),
    .Y(_021_)
  );
  NOR _146_ (
    .A(reset),
    .B(_021_),
    .Y(_000_[7])
  );
  NAND _147_ (
    .A(in_2[8]),
    .B(_038_),
    .Y(_022_)
  );
  NAND _148_ (
    .A(in_1[8]),
    .B(_040_),
    .Y(_023_)
  );
  NAND _149_ (
    .A(_022_),
    .B(_023_),
    .Y(_024_)
  );
  NAND _150_ (
    .A(in_3[8]),
    .B(_043_),
    .Y(_025_)
  );
  NAND _151_ (
    .A(in_0[8]),
    .B(_045_),
    .Y(_026_)
  );
  NAND _152_ (
    .A(_025_),
    .B(_026_),
    .Y(_027_)
  );
  NOR _153_ (
    .A(_024_),
    .B(_027_),
    .Y(_028_)
  );
  NOR _154_ (
    .A(reset),
    .B(_028_),
    .Y(_000_[8])
  );
  NAND _155_ (
    .A(in_2[9]),
    .B(_038_),
    .Y(_029_)
  );
  NAND _156_ (
    .A(in_1[9]),
    .B(_040_),
    .Y(_030_)
  );
  NAND _157_ (
    .A(_029_),
    .B(_030_),
    .Y(_031_)
  );
  NAND _158_ (
    .A(in_3[9]),
    .B(_043_),
    .Y(_032_)
  );
  NAND _159_ (
    .A(in_0[9]),
    .B(_045_),
    .Y(_033_)
  );
  NAND _160_ (
    .A(_032_),
    .B(_033_),
    .Y(_034_)
  );
  NOR _161_ (
    .A(_031_),
    .B(_034_),
    .Y(_035_)
  );
  NOR _162_ (
    .A(reset),
    .B(_035_),
    .Y(_000_[9])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _163_ (
    .C(clk),
    .D(_000_[0]),
    .Q(out_mux[0])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _164_ (
    .C(clk),
    .D(_000_[1]),
    .Q(out_mux[1])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _165_ (
    .C(clk),
    .D(_000_[2]),
    .Q(out_mux[2])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _166_ (
    .C(clk),
    .D(_000_[3]),
    .Q(out_mux[3])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _167_ (
    .C(clk),
    .D(_000_[4]),
    .Q(out_mux[4])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _168_ (
    .C(clk),
    .D(_000_[5]),
    .Q(out_mux[5])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _169_ (
    .C(clk),
    .D(_000_[6]),
    .Q(out_mux[6])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _170_ (
    .C(clk),
    .D(_000_[7]),
    .Q(out_mux[7])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _171_ (
    .C(clk),
    .D(_000_[8]),
    .Q(out_mux[8])
  );
  (* src = "mux4x1_sint.v:19" *)
  DFF _172_ (
    .C(clk),
    .D(_000_[9]),
    .Q(out_mux[9])
  );
endmodule
