#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 15 14:36:52 2022
# Process ID: 27936
# Current directory: C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1
# Command line: vivado.exe -log top_PuBeTrigger6.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_PuBeTrigger6.tcl -notrace
# Log file: C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6.vdi
# Journal file: C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_PuBeTrigger6.tcl -notrace
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 352.426 ; gain = 56.664
Command: link_design -top top_PuBeTrigger6 -part xc7z030fbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock.dcp' for cell 'main_clock_gen'
INFO: [Project 1-454] Reading design checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/clk_wiz_0/clk_wiz_0.dcp' for cell 'adcs/dcm_ref'
INFO: [Project 1-454] Reading design checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp' for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_ADCSyncModule_0_0/ZynqDesign_ADCSyncModule_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREBUILD_0/ZynqDesign_FIRMWAREBUILD_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREOPTIONS_0/ZynqDesign_FIRMWAREOPTIONS_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREVERSION_0/ZynqDesign_FIRMWAREVERSION_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FirmwareStatus_0_0/ZynqDesign_FirmwareStatus_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/ZynqDesign_IICBaseInterconnection_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_NIDNAPort_0_0/ZynqDesign_NIDNAPort_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_RESET_RX_0/ZynqDesign_RESET_RX_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_RESET_TX_0/ZynqDesign_RESET_TX_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_data_mover_0_0/ZynqDesign_data_mover_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/ZynqDesign_tft_display_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_util_vector_logic_0_0/ZynqDesign_util_vector_logic_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_util_vector_logic_1_0/ZynqDesign_util_vector_logic_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xbar_0/ZynqDesign_xbar_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_1/ZynqDesign_auto_pc_1.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2787 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'main_clock_gen/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'main_clock_gen/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'main_clock_gen/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'main_clock_gen/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:32]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:872]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:876]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:984]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:988]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/dcm_ref/inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1968]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
INFO: [Timing 38-2] Deriving generated clocks [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1487.887 ; gain = 607.359
WARNING: [Vivado 12-507] No nets matched 'CH0[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[13]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[14]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[15]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[1]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[2]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[3]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[4]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[5]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[6]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[7]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[8]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[9]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[10]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[11]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[12]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4014]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4087]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4160]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4233]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4306]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4379]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4452]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4525]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4622]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4628]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4634]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4640]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4646]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4652]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4658]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4664]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4670]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4676]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4682]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4688]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4694]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4700]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4706]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4712]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4807]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4817]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4827]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4837]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4847]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4857]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4867]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4877]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4887]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4897]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4907]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4917]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4927]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4937]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4947]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4957]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5025]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5032]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5039]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5046]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5053]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5060]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5067]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5074]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5081]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5088]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5095]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5102]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5109]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5116]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5123]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5130]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5137]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5144]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5151]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5158]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5165]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5172]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5179]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5186]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5193]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5200]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5207]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5214]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5221]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5228]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5235]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5242]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5243]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5243]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5249]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5250]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5250]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5256]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5257]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5257]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5263]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5264]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5264]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5277]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5278]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5284]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5285]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5291]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5292]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5298]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5299]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5305]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5306]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5312]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5313]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5319]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5320]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5326]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5327]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Common 17-14] Message 'Vivado 12-4739' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5327]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5333]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5340]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5347]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5354]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5361]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5368]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5375]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5382]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5389]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5396]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5403]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5410]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5417]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5424]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5431]
INFO: [Common 17-14] Message 'Vivado 12-613' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5431]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Finished Parsing XDC File [C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/.Xil/Vivado-27936-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/main_clock/main_clock.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.dcp'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U37/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

133 Infos, 356 Warnings, 300 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 1527.125 ; gain = 1174.699
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b1a8410a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 414 cells and removed 5552 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: d7cda57a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 386 cells and removed 1185 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1719c89ad

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1926 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1801ffd5c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 2 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1801ffd5c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1527.125 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1527.125 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e923b4ea

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1527.125 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.317 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 7 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 18d0e3b78

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18d0e3b78

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1990.449 ; gain = 463.324
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 356 Warnings, 300 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:01 . Memory (MB): peak = 1990.449 ; gain = 463.324
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_PuBeTrigger6_drc_opted.rpt -pb top_PuBeTrigger6_drc_opted.pb -rpx top_PuBeTrigger6_drc_opted.rpx
Command: report_drc -file top_PuBeTrigger6_drc_opted.rpt -pb top_PuBeTrigger6_drc_opted.pb -rpx top_PuBeTrigger6_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_0/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_0/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_0/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_0/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_0/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_0/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_0/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_0/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_0/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_0/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_1/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_1/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_1/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_1/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_1/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_1/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_1/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_1/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_1/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_1/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1333ce22f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f56061a5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 162684e7e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 162684e7e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 162684e7e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e2228e5f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e2228e5f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dff75455

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23ef5619d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2354fa2f9

Time (s): cpu = 00:02:12 ; elapsed = 00:01:28 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18bd6a390

Time (s): cpu = 00:02:30 ; elapsed = 00:01:47 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 185893ff2

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14b00b9ba

Time (s): cpu = 00:02:32 ; elapsed = 00:01:49 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14b00b9ba

Time (s): cpu = 00:02:33 ; elapsed = 00:01:50 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d3184e4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/p_0_in__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d3184e4c

Time (s): cpu = 00:02:54 ; elapsed = 00:02:03 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.916. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b14a6a8a

Time (s): cpu = 00:02:54 ; elapsed = 00:02:04 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b14a6a8a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:04 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b14a6a8a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:04 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b14a6a8a

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13c229f45

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13c229f45

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000
Ending Placer Task | Checksum: 93868609

Time (s): cpu = 00:02:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:02:16 . Memory (MB): peak = 1990.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_PuBeTrigger6_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_PuBeTrigger6_utilization_placed.rpt -pb top_PuBeTrigger6_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_PuBeTrigger6_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1990.449 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 447c94c5 ConstDB: 0 ShapeSum: 4f09f144 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116f4070a

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1990.449 ; gain = 0.000
Post Restoration Checksum: NetGraph: 851fc2e8 NumContArr: 91d44422 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116f4070a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116f4070a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116f4070a

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 1990.449 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18db9f5b1

Time (s): cpu = 00:01:51 ; elapsed = 00:01:25 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.031  | TNS=0.000  | WHS=-0.376 | THS=-765.553|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1bd8869c2

Time (s): cpu = 00:02:06 ; elapsed = 00:01:34 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1dc807406

Time (s): cpu = 00:02:07 ; elapsed = 00:01:35 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1b4757c66

Time (s): cpu = 00:02:07 ; elapsed = 00:01:35 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16fe85fab

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2422
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.878  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1213af64c

Time (s): cpu = 00:03:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1213af64c

Time (s): cpu = 00:03:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1213af64c

Time (s): cpu = 00:03:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1213af64c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1213af64c

Time (s): cpu = 00:03:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 102f34c70

Time (s): cpu = 00:03:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.971  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c4d9c8f2

Time (s): cpu = 00:03:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1990.449 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: c4d9c8f2

Time (s): cpu = 00:03:06 ; elapsed = 00:02:08 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.14768 %
  Global Horizontal Routing Utilization  = 4.64378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 577f9c41

Time (s): cpu = 00:03:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 577f9c41

Time (s): cpu = 00:03:07 ; elapsed = 00:02:09 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b8bd8f7e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1990.449 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.971  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b8bd8f7e

Time (s): cpu = 00:03:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:11 ; elapsed = 00:02:13 . Memory (MB): peak = 1990.449 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:26 ; elapsed = 00:02:24 . Memory (MB): peak = 1990.449 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 1990.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_PuBeTrigger6_drc_routed.rpt -pb top_PuBeTrigger6_drc_routed.pb -rpx top_PuBeTrigger6_drc_routed.rpx
Command: report_drc -file top_PuBeTrigger6_drc_routed.rpt -pb top_PuBeTrigger6_drc_routed.pb -rpx top_PuBeTrigger6_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1998.184 ; gain = 7.734
INFO: [runtcl-4] Executing : report_methodology -file top_PuBeTrigger6_methodology_drc_routed.rpt -pb top_PuBeTrigger6_methodology_drc_routed.pb -rpx top_PuBeTrigger6_methodology_drc_routed.rpx
Command: report_methodology -file top_PuBeTrigger6_methodology_drc_routed.rpt -pb top_PuBeTrigger6_methodology_drc_routed.pb -rpx top_PuBeTrigger6_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/OpenHardware/UserProject/NaI_Array_Firmware/test_firmwares/PuBeTrigger6/output/PuBeTrigger6/PuBeTrigger6.runs/impl_1/top_PuBeTrigger6_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2103.449 ; gain = 105.266
INFO: [runtcl-4] Executing : report_power -file top_PuBeTrigger6_power_routed.rpt -pb top_PuBeTrigger6_power_summary_routed.pb -rpx top_PuBeTrigger6_power_routed.rpx
Command: report_power -file top_PuBeTrigger6_power_routed.rpt -pb top_PuBeTrigger6_power_summary_routed.pb -rpx top_PuBeTrigger6_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
211 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2178.109 ; gain = 74.660
INFO: [runtcl-4] Executing : report_route_status -file top_PuBeTrigger6_route_status.rpt -pb top_PuBeTrigger6_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_PuBeTrigger6_timing_summary_routed.rpt -rpx top_PuBeTrigger6_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_PuBeTrigger6_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_PuBeTrigger6_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2190.043 ; gain = 2.742
Command: write_bitstream -force top_PuBeTrigger6.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-125] connects_CLKINSEL_both_active: main_clock_gen/inst/mmcm_adv_inst: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_0/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_0/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_0/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_0/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_0/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_0/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_0/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_0/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_0/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_0/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_1/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_1/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_1/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_1/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_1/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_1/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_1/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_1/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_1/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_1/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly, zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly, zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 37 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 19528320 bits.
Writing bitstream ./top_PuBeTrigger6.bit...
Writing bitstream ./top_PuBeTrigger6.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 401 Warnings, 300 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:37 ; elapsed = 00:01:12 . Memory (MB): peak = 2679.262 ; gain = 489.219
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 14:47:31 2022...
