{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701599795563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701599795571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 19:36:35 2023 " "Processing started: Sun Dec 03 19:36:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701599795571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599795571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599795571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701599796917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701599796917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_3_state.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_3_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_3_state " "Found entity 1: _dff_r_3_state" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_2.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_2 " "Found entity 1: _dff_r_2" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_64.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_64 " "Found entity 1: _dff_r_64" {  } { { "_dff_r_64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_6.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_6 " "Found entity 1: _dff_r_6" {  } { { "_dff_r_6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_128.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_128 " "Found entity 1: _dff_r_128" {  } { { "_dff_r_128.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca6.v 1 1 " "Found 1 design units, including 1 entities, in source file rca6.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca6 " "Found entity 1: rca6" {  } { { "rca6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/rca6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_ns " "Found entity 1: multiplier_ns" {  } { { "multiplier_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_cal " "Found entity 1: multiplier_cal" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla64.v 1 1 " "Found 1 design units, including 1 entities, in source file cla64.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla64 " "Found entity 1: cla64" {  } { { "cla64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_en_64.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_en_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_en_64 " "Found entity 1: _dff_r_en_64" {  } { { "_dff_r_en_64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_64bit " "Found entity 1: mux3_64bit" {  } { { "mux3_64bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_64bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_64bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_64bit " "Found entity 1: mux2_64bit" {  } { { "mux2_64bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_64bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_16bit " "Found entity 1: mux2_16bit" {  } { { "mux2_16bit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbit " "Found entity 1: bus_arbit" {  } { { "bus_arbit.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_arbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr " "Found entity 1: bus_addr" {  } { { "bus_addr.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/bus_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factocore.v 1 1 " "Found 1 design units, including 1 entities, in source file factocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 FactoCore " "Found entity 1: FactoCore" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599807986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599807986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_BUS " "Found entity 1: tb_BUS" {  } { { "tb_BUS.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_BUS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "facto_decodder.v 1 1 " "Found 1 design units, including 1 entities, in source file facto_decodder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Facto_decodder " "Found entity 1: Facto_decodder" {  } { { "Facto_decodder.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_decodder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_en_64_l.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_en_64_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_en_64_l " "Found entity 1: _dff_r_en_64_l" {  } { { "_dff_r_en_64_l.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_en_64_l.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "facto_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file facto_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Facto_Controller " "Found entity 1: Facto_Controller" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_controller " "Found entity 1: ns_controller" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_64_dout.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_64_dout.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_64_dout " "Found entity 1: mux3_64_dout" {  } { { "mux3_64_dout.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/mux3_64_dout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r " "Found entity 1: _dff_r" {  } { { "_dff_r.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_factocore.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_factocore.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FactoCore " "Found entity 1: tb_FactoCore" {  } { { "tb_FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_FactoCore.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_facto_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_facto_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Facto_Controller " "Found entity 1: tb_Facto_Controller" {  } { { "tb_Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/tb_Facto_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_128_result.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_128_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_128_result " "Found entity 1: _dff_r_128_result" {  } { { "_dff_r_128_result.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_128_result.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_64_.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_64_.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_64_ " "Found entity 1: _dff_r_64_" {  } { { "_dff_r_64_.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_64_.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701599808148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FactoCore " "Elaborating entity \"FactoCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701599808244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Facto_decodder Facto_decodder:U0_decodder " "Elaborating entity \"Facto_decodder\" for hierarchy \"Facto_decodder:U0_decodder\"" {  } { { "FactoCore.v" "U0_decodder" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_en_64 _dff_r_en_64:dff_opstart " "Elaborating entity \"_dff_r_en_64\" for hierarchy \"_dff_r_en_64:dff_opstart\"" {  } { { "FactoCore.v" "dff_opstart" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_en_64_l _dff_r_en_64_l:dff_result_l " "Elaborating entity \"_dff_r_en_64_l\" for hierarchy \"_dff_r_en_64_l:dff_result_l\"" {  } { { "FactoCore.v" "dff_result_l" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Facto_Controller Facto_Controller:U1_controller " "Elaborating entity \"Facto_Controller\" for hierarchy \"Facto_Controller:U1_controller\"" {  } { { "FactoCore.v" "U1_controller" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808291 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_opdone Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_opdone\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808294 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_result_h Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_result_h\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_result_l Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_result_l\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_multiplier Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_multiplier\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_multiplicand Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_multiplicand\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_m_opstart Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_m_opstart\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_m_opclear Facto_Controller.v(40) " "Verilog HDL Always Construct warning at Facto_Controller.v(40): inferring latch(es) for variable \"n_m_opclear\", which holds its previous value in one or more paths through the always construct" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808295 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_m_opclear Facto_Controller.v(40) " "Inferred latch for \"n_m_opclear\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_m_opstart Facto_Controller.v(40) " "Inferred latch for \"n_m_opstart\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[0\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[0\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[1\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[1\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[2\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[2\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[3\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[3\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[4\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[4\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[5\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[5\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[6\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[6\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[7\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[7\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[8\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[8\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[9\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[9\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[10\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[10\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[11\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[11\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[12\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[12\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[13\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[13\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[14\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[14\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[15\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[15\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[16\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[16\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808298 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[17\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[17\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[18\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[18\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[19\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[19\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[20\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[20\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[21\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[21\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[22\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[22\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[23\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[23\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[24\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[24\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[25\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[25\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[26\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[26\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[27\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[27\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[28\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[28\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[29\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[29\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[30\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[30\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[31\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[31\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[32\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[32\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[33\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[33\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[34\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[34\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[35\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[35\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[36\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[36\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[37\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[37\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[38\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[38\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808299 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[39\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[39\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[40\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[40\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[41\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[41\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[42\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[42\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[43\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[43\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[44\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[44\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[45\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[45\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[46\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[46\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[47\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[47\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[48\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[48\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[49\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[49\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[50\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[50\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[51\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[51\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[52\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[52\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[53\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[53\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[54\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[54\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[55\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[55\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[56\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[56\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[57\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[57\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[58\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[58\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[59\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[59\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[60\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[60\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808300 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[61\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[61\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[62\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[62\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplicand\[63\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplicand\[63\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[0\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[0\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[1\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[1\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[2\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[2\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[3\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[3\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[4\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[4\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[5\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[5\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[6\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[6\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[7\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[7\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[8\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[8\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[9\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[9\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[10\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[10\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[11\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[11\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[12\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[12\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[13\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[13\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[14\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[14\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[15\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[15\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[16\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[16\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808301 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[17\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[17\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[18\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[18\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[19\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[19\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[20\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[20\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[21\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[21\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[22\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[22\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[23\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[23\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[24\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[24\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[25\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[25\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[26\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[26\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[27\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[27\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[28\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[28\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[29\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[29\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[30\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[30\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[31\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[31\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[32\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[32\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[33\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[33\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[34\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[34\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[35\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[35\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[36\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[36\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[37\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[37\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[38\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[38\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808302 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[39\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[39\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[40\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[40\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[41\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[41\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[42\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[42\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[43\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[43\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[44\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[44\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[45\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[45\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[46\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[46\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[47\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[47\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[48\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[48\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[49\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[49\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[50\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[50\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[51\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[51\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[52\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[52\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[53\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[53\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[54\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[54\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[55\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[55\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[56\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[56\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[57\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[57\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808303 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[58\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[58\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[59\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[59\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[60\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[60\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[61\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[61\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[62\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[62\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_multiplier\[63\] Facto_Controller.v(40) " "Inferred latch for \"n_multiplier\[63\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[0\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[0\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[1\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[1\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[2\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[2\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[3\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[3\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[4\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[4\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[5\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[5\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[6\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[6\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[7\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[7\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[8\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[8\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[9\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[9\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[10\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[10\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[11\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[11\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[12\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[12\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[13\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[13\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808304 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[14\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[14\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[15\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[15\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[16\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[16\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[17\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[17\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[18\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[18\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[19\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[19\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[20\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[20\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[21\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[21\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[22\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[22\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[23\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[23\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[24\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[24\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[25\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[25\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[26\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[26\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[27\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[27\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[28\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[28\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[29\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[29\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[30\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[30\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[31\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[31\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[32\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[32\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[33\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[33\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[34\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[34\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808305 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[35\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[35\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[36\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[36\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[37\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[37\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[38\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[38\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[39\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[39\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[40\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[40\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[41\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[41\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[42\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[42\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[43\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[43\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[44\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[44\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[45\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[45\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[46\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[46\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[47\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[47\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[48\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[48\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[49\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[49\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[50\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[50\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[51\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[51\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[52\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[52\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[53\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[53\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[54\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[54\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[55\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[55\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808306 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[56\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[56\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[57\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[57\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[58\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[58\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[59\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[59\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[60\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[60\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[61\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[61\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[62\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[62\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_l\[63\] Facto_Controller.v(40) " "Inferred latch for \"n_result_l\[63\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[0\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[0\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[1\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[1\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[2\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[2\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[3\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[3\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[4\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[4\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[5\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[5\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[6\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[6\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[7\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[7\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[8\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[8\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[9\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[9\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[10\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[10\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[11\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[11\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[12\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[12\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808307 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[13\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[13\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[14\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[14\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[15\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[15\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[16\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[16\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[17\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[17\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[18\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[18\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[19\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[19\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[20\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[20\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[21\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[21\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[22\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[22\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[23\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[23\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[24\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[24\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[25\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[25\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[26\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[26\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[27\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[27\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[28\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[28\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[29\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[29\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[30\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[30\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[31\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[31\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[32\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[32\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808308 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[33\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[33\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[34\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[34\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[35\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[35\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[36\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[36\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[37\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[37\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[38\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[38\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[39\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[39\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[40\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[40\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[41\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[41\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[42\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[42\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[43\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[43\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[44\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[44\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[45\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[45\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[46\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[46\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[47\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[47\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[48\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[48\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[49\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[49\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[50\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[50\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[51\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[51\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[52\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[52\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[53\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[53\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808309 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[54\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[54\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[55\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[55\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[56\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[56\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[57\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[57\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[58\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[58\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[59\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[59\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[60\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[60\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[61\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[61\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[62\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[62\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result_h\[63\] Facto_Controller.v(40) " "Inferred latch for \"n_result_h\[63\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[0\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[0\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[1\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[1\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[2\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[2\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[3\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[3\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[4\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[4\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[5\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[5\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[6\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[6\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[7\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[7\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[8\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[8\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[9\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[9\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[10\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[10\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[11\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[11\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808310 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[12\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[12\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[13\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[13\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[14\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[14\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[15\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[15\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[16\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[16\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[17\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[17\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[18\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[18\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[19\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[19\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[20\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[20\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[21\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[21\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[22\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[22\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[23\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[23\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[24\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[24\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[25\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[25\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[26\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[26\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[27\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[27\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[28\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[28\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[29\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[29\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[30\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[30\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[31\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[31\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[32\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[32\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[33\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[33\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[34\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[34\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[35\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[35\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808311 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[36\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[36\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[37\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[37\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[38\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[38\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[39\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[39\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[40\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[40\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[41\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[41\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[42\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[42\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[43\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[43\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[44\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[44\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[45\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[45\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[46\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[46\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[47\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[47\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[48\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[48\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[49\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[49\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[50\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[50\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[51\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[51\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[52\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[52\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[53\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[53\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[54\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[54\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[55\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[55\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[56\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[56\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808312 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[57\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[57\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[58\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[58\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[59\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[59\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[60\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[60\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[61\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[61\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[62\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[62\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_opdone\[63\] Facto_Controller.v(40) " "Inferred latch for \"n_opdone\[63\]\" at Facto_Controller.v(40)" {  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808313 "|FactoCore|Facto_Controller:U1_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ns_controller Facto_Controller:U1_controller\|ns_controller:U0_ns_logic " "Elaborating entity \"ns_controller\" for hierarchy \"Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\"" {  } { { "Facto_Controller.v" "U0_ns_logic" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808360 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand ns_controller.v(26) " "Verilog HDL Always Construct warning at ns_controller.v(26): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m_opdone ns_controller.v(30) " "Verilog HDL Always Construct warning at ns_controller.v(30): variable \"m_opdone\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "multiplier ns_controller.v(31) " "Verilog HDL Always Construct warning at ns_controller.v(31): variable \"multiplier\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state ns_controller.v(17) " "Verilog HDL Always Construct warning at ns_controller.v(17): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[0\] ns_controller.v(17) " "Inferred latch for \"n_state\[0\]\" at ns_controller.v(17)" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[1\] ns_controller.v(17) " "Inferred latch for \"n_state\[1\]\" at ns_controller.v(17)" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[2\] ns_controller.v(17) " "Inferred latch for \"n_state\[2\]\" at ns_controller.v(17)" {  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808362 "|FactoCore|Facto_Controller:U1_controller|ns_controller:U0_ns_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_3_state Facto_Controller:U1_controller\|_dff_r_3_state:dff_state " "Elaborating entity \"_dff_r_3_state\" for hierarchy \"Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\"" {  } { { "Facto_Controller.v" "dff_state" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_64_ Facto_Controller:U1_controller\|_dff_r_64_:dff_multiplier " "Elaborating entity \"_dff_r_64_\" for hierarchy \"Facto_Controller:U1_controller\|_dff_r_64_:dff_multiplier\"" {  } { { "Facto_Controller.v" "dff_multiplier" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r Facto_Controller:U1_controller\|_dff_r:dff_m_opstart " "Elaborating entity \"_dff_r\" for hierarchy \"Facto_Controller:U1_controller\|_dff_r:dff_m_opstart\"" {  } { { "Facto_Controller.v" "dff_m_opstart" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_128_result Facto_Controller:U1_controller\|_dff_r_128_result:dff_result " "Elaborating entity \"_dff_r_128_result\" for hierarchy \"Facto_Controller:U1_controller\|_dff_r_128_result:dff_result\"" {  } { { "Facto_Controller.v" "dff_result" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier Facto_Controller:U1_controller\|multiplier:U2_multiplier " "Elaborating entity \"multiplier\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\"" {  } { { "Facto_Controller.v" "U2_multiplier" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_ns Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_ns:U0_multiplier_ns " "Elaborating entity \"multiplier_ns\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_ns:U0_multiplier_ns\"" {  } { { "multiplier.v" "U0_multiplier_ns" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_2 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns " "Elaborating entity \"_dff_r_2\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\"" {  } { { "multiplier.v" "U1_dff_ns" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_cal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal " "Elaborating entity \"multiplier_cal\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\"" {  } { { "multiplier.v" "U2_multiplier_cal" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808427 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(35) " "Verilog HDL Always Construct warning at multiplier_cal.v(35): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(37) " "Verilog HDL Always Construct warning at multiplier_cal.v(37): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(39) " "Verilog HDL Always Construct warning at multiplier_cal.v(39): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_add multiplier_cal.v(43) " "Verilog HDL Always Construct warning at multiplier_cal.v(43): variable \"temp_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(50) " "Verilog HDL Always Construct warning at multiplier_cal.v(50): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_n_cnt multiplier_cal.v(57) " "Verilog HDL Always Construct warning at multiplier_cal.v(57): variable \"temp_n_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_done multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"op_done\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_result multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_result\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_temp multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_cnt multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808431 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808432 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808433 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808434 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[64\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[64\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[65\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[65\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[66\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[66\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[67\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[67\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[68\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[68\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[69\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[69\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[70\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[70\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[71\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[71\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[72\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[72\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[73\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[73\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[74\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[74\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[75\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[75\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[76\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[76\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[77\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[77\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[78\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[78\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[79\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[79\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[80\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[80\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[81\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[81\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[82\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[82\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[83\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[83\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[84\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[84\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[85\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[85\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808435 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[86\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[86\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[87\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[87\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[88\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[88\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[89\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[89\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[90\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[90\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[91\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[91\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[92\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[92\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[93\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[93\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[94\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[94\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[95\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[95\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[96\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[96\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[97\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[97\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[98\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[98\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[99\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[99\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[100\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[100\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[101\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[101\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[102\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[102\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[103\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[103\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[104\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[104\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[105\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[105\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[106\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[106\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[107\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[107\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[108\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[108\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[109\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[109\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[110\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[110\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[111\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[111\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[112\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[112\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[113\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[113\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[114\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[114\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[115\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[115\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[116\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[116\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[117\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[117\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[118\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[118\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[119\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[119\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[120\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[120\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[121\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[121\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[122\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[122\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[123\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[123\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[124\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[124\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808436 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[125\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[125\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808437 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[126\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[126\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808437 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[127\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[127\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808437 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_done multiplier_cal.v(22) " "Inferred latch for \"op_done\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599808437 "|FactoCore|Facto_Controller:U1_controller|multiplier:U2_multiplier|multiplier_cal:U2_multiplier_cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla64 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add " "Elaborating entity \"cla64\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\"" {  } { { "multiplier_cal.v" "U0_add" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\"" {  } { { "cla64.v" "U0_cla4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla64.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa_v2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/gates.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3 " "Elaborating entity \"_and3\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3\"" {  } { { "clb4.v" "U11_and3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3 " "Elaborating entity \"_or3\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3\"" {  } { { "clb4.v" "U12_or3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4 " "Elaborating entity \"_and4\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4\"" {  } { { "clb4.v" "U15_and4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4 " "Elaborating entity \"_or4\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4\"" {  } { { "clb4.v" "U16_or4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5 " "Elaborating entity \"_and5\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5\"" {  } { { "clb4.v" "U20_and5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5 " "Elaborating entity \"_or5\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5\"" {  } { { "clb4.v" "U21_or5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599808648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca6 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt " "Elaborating entity \"rca6\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\"" {  } { { "multiplier_cal.v" "U2_cnt" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa " "Elaborating entity \"fa\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\"" {  } { { "rca6.v" "U0_fa" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/rca6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha " "Elaborating entity \"ha\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha\"" {  } { { "fa.v" "U0_ha" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/fa.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_6 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_6:U3_dff_cnt " "Elaborating entity \"_dff_r_6\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_6:U3_dff_cnt\"" {  } { { "multiplier.v" "U3_dff_cnt" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_64 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_64:U4_dff_temp " "Elaborating entity \"_dff_r_64\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_64:U4_dff_temp\"" {  } { { "multiplier.v" "U4_dff_temp" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_128 Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_128:U5_dff_result " "Elaborating entity \"_dff_r_128\" for hierarchy \"Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_128:U5_dff_result\"" {  } { { "multiplier.v" "U5_dff_result" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_64_dout mux3_64_dout:mux_dout " "Elaborating entity \"mux3_64_dout\" for hierarchy \"mux3_64_dout:mux_dout\"" {  } { { "FactoCore.v" "mux_dout" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599814243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[0\] " "Latch Facto_Controller:U1_controller\|n_result_h\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[0\] " "Latch Facto_Controller:U1_controller\|n_result_l\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_opdone\[0\] " "Latch Facto_Controller:U1_controller\|n_opdone\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[1\] " "Latch Facto_Controller:U1_controller\|n_result_h\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[1\] " "Latch Facto_Controller:U1_controller\|n_result_l\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_opdone\[1\] " "Latch Facto_Controller:U1_controller\|n_opdone\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[2\] " "Latch Facto_Controller:U1_controller\|n_result_l\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[2\] " "Latch Facto_Controller:U1_controller\|n_result_h\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[3\] " "Latch Facto_Controller:U1_controller\|n_result_l\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[3\] " "Latch Facto_Controller:U1_controller\|n_result_h\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[4\] " "Latch Facto_Controller:U1_controller\|n_result_l\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816141 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[4\] " "Latch Facto_Controller:U1_controller\|n_result_h\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[5\] " "Latch Facto_Controller:U1_controller\|n_result_l\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[5\] " "Latch Facto_Controller:U1_controller\|n_result_h\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[6\] " "Latch Facto_Controller:U1_controller\|n_result_l\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[6\] " "Latch Facto_Controller:U1_controller\|n_result_h\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[7\] " "Latch Facto_Controller:U1_controller\|n_result_l\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[7\] " "Latch Facto_Controller:U1_controller\|n_result_h\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[8\] " "Latch Facto_Controller:U1_controller\|n_result_l\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[8\] " "Latch Facto_Controller:U1_controller\|n_result_h\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[9\] " "Latch Facto_Controller:U1_controller\|n_result_l\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[9\] " "Latch Facto_Controller:U1_controller\|n_result_h\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[10\] " "Latch Facto_Controller:U1_controller\|n_result_l\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[10\] " "Latch Facto_Controller:U1_controller\|n_result_h\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[11\] " "Latch Facto_Controller:U1_controller\|n_result_l\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[11\] " "Latch Facto_Controller:U1_controller\|n_result_h\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[12\] " "Latch Facto_Controller:U1_controller\|n_result_l\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[12\] " "Latch Facto_Controller:U1_controller\|n_result_h\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[13\] " "Latch Facto_Controller:U1_controller\|n_result_l\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816142 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[13\] " "Latch Facto_Controller:U1_controller\|n_result_h\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[14\] " "Latch Facto_Controller:U1_controller\|n_result_l\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[14\] " "Latch Facto_Controller:U1_controller\|n_result_h\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[15\] " "Latch Facto_Controller:U1_controller\|n_result_l\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[15\] " "Latch Facto_Controller:U1_controller\|n_result_h\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[16\] " "Latch Facto_Controller:U1_controller\|n_result_l\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[16\] " "Latch Facto_Controller:U1_controller\|n_result_h\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[17\] " "Latch Facto_Controller:U1_controller\|n_result_l\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[17\] " "Latch Facto_Controller:U1_controller\|n_result_h\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[18\] " "Latch Facto_Controller:U1_controller\|n_result_l\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[18\] " "Latch Facto_Controller:U1_controller\|n_result_h\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[19\] " "Latch Facto_Controller:U1_controller\|n_result_l\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[19\] " "Latch Facto_Controller:U1_controller\|n_result_h\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[20\] " "Latch Facto_Controller:U1_controller\|n_result_l\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[20\] " "Latch Facto_Controller:U1_controller\|n_result_h\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[21\] " "Latch Facto_Controller:U1_controller\|n_result_l\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816143 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[21\] " "Latch Facto_Controller:U1_controller\|n_result_h\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[22\] " "Latch Facto_Controller:U1_controller\|n_result_l\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[22\] " "Latch Facto_Controller:U1_controller\|n_result_h\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[23\] " "Latch Facto_Controller:U1_controller\|n_result_l\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[23\] " "Latch Facto_Controller:U1_controller\|n_result_h\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[24\] " "Latch Facto_Controller:U1_controller\|n_result_l\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[24\] " "Latch Facto_Controller:U1_controller\|n_result_h\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[25\] " "Latch Facto_Controller:U1_controller\|n_result_l\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[25\] " "Latch Facto_Controller:U1_controller\|n_result_h\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[26\] " "Latch Facto_Controller:U1_controller\|n_result_l\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[26\] " "Latch Facto_Controller:U1_controller\|n_result_h\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[27\] " "Latch Facto_Controller:U1_controller\|n_result_l\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[27\] " "Latch Facto_Controller:U1_controller\|n_result_h\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[28\] " "Latch Facto_Controller:U1_controller\|n_result_l\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[28\] " "Latch Facto_Controller:U1_controller\|n_result_h\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[29\] " "Latch Facto_Controller:U1_controller\|n_result_l\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816144 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[29\] " "Latch Facto_Controller:U1_controller\|n_result_h\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[30\] " "Latch Facto_Controller:U1_controller\|n_result_l\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[30\] " "Latch Facto_Controller:U1_controller\|n_result_h\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[31\] " "Latch Facto_Controller:U1_controller\|n_result_l\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[31\] " "Latch Facto_Controller:U1_controller\|n_result_h\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[32\] " "Latch Facto_Controller:U1_controller\|n_result_l\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[32\] " "Latch Facto_Controller:U1_controller\|n_result_h\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[33\] " "Latch Facto_Controller:U1_controller\|n_result_l\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[33\] " "Latch Facto_Controller:U1_controller\|n_result_h\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[34\] " "Latch Facto_Controller:U1_controller\|n_result_l\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[34\] " "Latch Facto_Controller:U1_controller\|n_result_h\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[35\] " "Latch Facto_Controller:U1_controller\|n_result_l\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[35\] " "Latch Facto_Controller:U1_controller\|n_result_h\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[36\] " "Latch Facto_Controller:U1_controller\|n_result_l\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[36\] " "Latch Facto_Controller:U1_controller\|n_result_h\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[37\] " "Latch Facto_Controller:U1_controller\|n_result_l\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[37\] " "Latch Facto_Controller:U1_controller\|n_result_h\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816145 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[38\] " "Latch Facto_Controller:U1_controller\|n_result_l\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[38\] " "Latch Facto_Controller:U1_controller\|n_result_h\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[39\] " "Latch Facto_Controller:U1_controller\|n_result_l\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[39\] " "Latch Facto_Controller:U1_controller\|n_result_h\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[40\] " "Latch Facto_Controller:U1_controller\|n_result_l\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[40\] " "Latch Facto_Controller:U1_controller\|n_result_h\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[41\] " "Latch Facto_Controller:U1_controller\|n_result_l\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[41\] " "Latch Facto_Controller:U1_controller\|n_result_h\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[42\] " "Latch Facto_Controller:U1_controller\|n_result_l\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[42\] " "Latch Facto_Controller:U1_controller\|n_result_h\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[43\] " "Latch Facto_Controller:U1_controller\|n_result_l\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[43\] " "Latch Facto_Controller:U1_controller\|n_result_h\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[44\] " "Latch Facto_Controller:U1_controller\|n_result_l\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[44\] " "Latch Facto_Controller:U1_controller\|n_result_h\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[45\] " "Latch Facto_Controller:U1_controller\|n_result_l\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[45\] " "Latch Facto_Controller:U1_controller\|n_result_h\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[46\] " "Latch Facto_Controller:U1_controller\|n_result_l\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816146 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[46\] " "Latch Facto_Controller:U1_controller\|n_result_h\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[47\] " "Latch Facto_Controller:U1_controller\|n_result_l\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[47\] " "Latch Facto_Controller:U1_controller\|n_result_h\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[48\] " "Latch Facto_Controller:U1_controller\|n_result_l\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[48\] " "Latch Facto_Controller:U1_controller\|n_result_h\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[49\] " "Latch Facto_Controller:U1_controller\|n_result_l\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[49\] " "Latch Facto_Controller:U1_controller\|n_result_h\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[50\] " "Latch Facto_Controller:U1_controller\|n_result_l\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[50\] " "Latch Facto_Controller:U1_controller\|n_result_h\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[51\] " "Latch Facto_Controller:U1_controller\|n_result_l\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[51\] " "Latch Facto_Controller:U1_controller\|n_result_h\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[52\] " "Latch Facto_Controller:U1_controller\|n_result_l\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[52\] " "Latch Facto_Controller:U1_controller\|n_result_h\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[53\] " "Latch Facto_Controller:U1_controller\|n_result_l\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[53\] " "Latch Facto_Controller:U1_controller\|n_result_h\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[54\] " "Latch Facto_Controller:U1_controller\|n_result_l\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[54\] " "Latch Facto_Controller:U1_controller\|n_result_h\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816147 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[55\] " "Latch Facto_Controller:U1_controller\|n_result_l\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[55\] " "Latch Facto_Controller:U1_controller\|n_result_h\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[56\] " "Latch Facto_Controller:U1_controller\|n_result_l\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[56\] " "Latch Facto_Controller:U1_controller\|n_result_h\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[57\] " "Latch Facto_Controller:U1_controller\|n_result_l\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[57\] " "Latch Facto_Controller:U1_controller\|n_result_h\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[58\] " "Latch Facto_Controller:U1_controller\|n_result_l\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[58\] " "Latch Facto_Controller:U1_controller\|n_result_h\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[59\] " "Latch Facto_Controller:U1_controller\|n_result_l\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[59\] " "Latch Facto_Controller:U1_controller\|n_result_h\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[60\] " "Latch Facto_Controller:U1_controller\|n_result_l\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[60\] " "Latch Facto_Controller:U1_controller\|n_result_h\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[61\] " "Latch Facto_Controller:U1_controller\|n_result_l\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[61\] " "Latch Facto_Controller:U1_controller\|n_result_h\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[62\] " "Latch Facto_Controller:U1_controller\|n_result_l\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[62\] " "Latch Facto_Controller:U1_controller\|n_result_h\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816148 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_l\[63\] " "Latch Facto_Controller:U1_controller\|n_result_l\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_result_h\[63\] " "Latch Facto_Controller:U1_controller\|n_result_h\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[2\] " "Latch Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[0\] " "Latch Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[1\] " "Latch Facto_Controller:U1_controller\|ns_controller:U0_ns_logic\|n_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "ns_controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/ns_controller.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[64\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[0\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[65\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[1\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[2\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[66\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[3\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[67\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[4\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[68\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816149 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[5\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[69\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[6\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[70\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[7\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[71\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[8\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[72\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[9\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[73\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[10\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[74\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[11\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[75\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[12\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816150 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[76\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[13\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[77\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[14\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[78\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[15\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[79\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[16\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[80\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[17\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[81\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[18\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[82\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[19\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[83\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816151 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[20\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[84\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[21\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[85\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[22\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[86\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[23\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[87\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[24\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[88\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[25\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816152 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[89\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[26\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[90\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[27\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[91\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[28\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[92\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[29\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[93\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[30\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[94\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[31\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[95\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[32\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[96\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816153 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816153 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[33\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[97\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[34\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[98\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[35\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[99\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[36\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[100\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[37\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[101\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[38\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[102\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[39\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[103\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[40\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[104\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816154 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[41\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[105\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[42\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[106\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[43\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[107\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[44\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[108\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[45\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[109\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[46\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[110\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[47\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[111\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[48\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816155 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[112\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[49\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[113\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[50\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[114\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[51\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[115\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[52\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[116\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[53\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[117\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[54\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816156 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[118\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[55\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[119\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[56\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[120\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[57\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[121\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[58\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[122\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[59\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[123\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[60\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[124\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[61\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[125\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816157 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[62\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[126\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[63\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[127\] " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|n_result\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|op_done " "Latch Facto_Controller:U1_controller\|multiplier:U2_multiplier\|multiplier_cal:U2_multiplier_cal\|op_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|multiplier:U2_multiplier\|_dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/multiplier_cal.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[0\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[63\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[62\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[61\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[60\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[59\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[58\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[57\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[56\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[55\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816158 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816158 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[54\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[53\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[52\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[51\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[50\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[49\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[48\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[47\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[46\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[45\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[44\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[43\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[42\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[41\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[40\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[39\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[38\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816159 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816159 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[37\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[36\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[35\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[34\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[33\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[32\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[31\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[30\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[29\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[28\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[27\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[26\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[25\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[24\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[23\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[22\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816160 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[21\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[20\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[19\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[18\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[17\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[16\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[15\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[14\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[13\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[12\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[11\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[10\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[9\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[8\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[7\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816161 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[6\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[5\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[4\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[3\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[2\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplier\[1\] " "Latch Facto_Controller:U1_controller\|n_multiplier\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[2\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[1\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[0\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[2\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[3\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[4\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[5\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[6\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[7\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816162 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[8\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[9\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[10\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[11\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[12\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[13\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[14\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[15\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[16\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[17\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[18\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[19\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[20\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[21\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[22\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816163 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[23\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[24\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[25\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[26\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[27\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[28\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[29\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[30\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[31\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[32\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[33\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[34\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[35\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[36\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[37\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[38\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[39\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816164 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[40\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[41\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[42\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[43\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[44\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[45\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[46\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[47\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[48\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[49\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[50\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[51\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[52\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[53\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[54\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[55\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816165 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[56\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[57\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[58\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[59\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[60\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[61\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[62\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_multiplicand\[63\] " "Latch Facto_Controller:U1_controller\|n_multiplicand\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[0\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_m_opstart " "Latch Facto_Controller:U1_controller\|n_m_opstart has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Facto_Controller:U1_controller\|n_m_opclear " "Latch Facto_Controller:U1_controller\|n_m_opclear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\] " "Ports D and ENA on the latch are fed by the same signal Facto_Controller:U1_controller\|_dff_r_3_state:dff_state\|q\[1\]" {  } { { "_dff_r_3_state.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/_dff_r_3_state.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701599816166 ""}  } { { "Facto_Controller.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/Facto_Controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701599816166 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701599817876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701599820461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701599820461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_wr " "No output dependent on input pin \"s_wr\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[8\] " "No output dependent on input pin \"s_addr\[8\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[9\] " "No output dependent on input pin \"s_addr\[9\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[10\] " "No output dependent on input pin \"s_addr\[10\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[11\] " "No output dependent on input pin \"s_addr\[11\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[12\] " "No output dependent on input pin \"s_addr\[12\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[13\] " "No output dependent on input pin \"s_addr\[13\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[14\] " "No output dependent on input pin \"s_addr\[14\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[15\] " "No output dependent on input pin \"s_addr\[15\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[2\] " "No output dependent on input pin \"s_addr\[2\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[1\] " "No output dependent on input pin \"s_addr\[1\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_addr\[0\] " "No output dependent on input pin \"s_addr\[0\]\"" {  } { { "FactoCore.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/project/FactoCore.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701599820618 "|FactoCore|s_addr[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701599820618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2399 " "Implemented 2399 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "84 " "Implemented 84 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701599820623 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701599820623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2250 " "Implemented 2250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701599820623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701599820623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 819 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 819 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701599820675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 19:37:00 2023 " "Processing ended: Sun Dec 03 19:37:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701599820675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701599820675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701599820675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701599820675 ""}
