// Seed: 1607982753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_3 = id_6;
endmodule
module module_1;
  assign id_1 = 1;
  wor id_2 = id_1;
  always @(posedge id_2) begin
    casez (1)
      1 !== id_2: id_1 = id_2 == (1'b0 && id_1 < id_1);
      id_2: id_2 = id_1;
      default: id_2 = 1 > 1;
    endcase
  end
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1
  );
endmodule
