

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_LOAD_WTS'
================================================================
* Date:           Fri Dec 13 13:11:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.718 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_LOAD_WTS  |        3|        3|         1|          1|          1|     3|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 4 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%wtbuf_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'wtbuf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'wtbuf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%wtbuf_V_1_2 = alloca i32 1"   --->   Operation 7 'alloca' 'wtbuf_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%wt_word_V_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wt_word_V"   --->   Operation 8 'read' 'wt_word_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%wtbuf_V_0_0143_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wtbuf_V_0_0143"   --->   Operation 9 'read' 'wtbuf_V_0_0143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%wtbuf_V_1_0144_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wtbuf_V_1_0144"   --->   Operation 10 'read' 'wtbuf_V_1_0144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%wtbuf_V_2_0145_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wtbuf_V_2_0145"   --->   Operation 11 'read' 'wtbuf_V_2_0145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %wtbuf_V_2_0145_read, i9 %wtbuf_V_1_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %wtbuf_V_1_0144_read, i9 %wtbuf_V_1_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 %wtbuf_V_0_0143_read, i9 %wtbuf_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc109"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_V_1 = load i2 %m_V"   --->   Operation 17 'load' 'm_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln1027 = icmp_eq  i2 %m_V_1, i2 3"   --->   Operation 19 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_1, i2 1"   --->   Operation 21 'add' 'add_ln840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln501 = br i1 %icmp_ln1027, void %for.inc109.split, void %LOOP_CONV_ROWS.exitStub" [Accel.cpp:501]   --->   Operation 22 'br' 'br_ln501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty"   --->   Operation 23 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Lo = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %m_V_1, i1 0, i2 %m_V_1"   --->   Operation 24 'bitconcatenate' 'Lo' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%Hi = add i5 %Lo, i5 8"   --->   Operation 25 'add' 'Hi' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.63ns)   --->   "%icmp_ln628 = icmp_ugt  i5 %Lo, i5 23"   --->   Operation 26 'icmp' 'icmp_ln628' <Predicate = (!icmp_ln1027)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %Lo"   --->   Operation 27 'zext' 'zext_ln628' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln628_1 = zext i5 %Hi"   --->   Operation 28 'zext' 'zext_ln628_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%tmp = partselect i64 @llvm.part.select.i64, i64 %wt_word_V_read, i32 63, i32 0"   --->   Operation 29 'partselect' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%sub_ln628 = sub i6 %zext_ln628, i6 %zext_ln628_1"   --->   Operation 30 'sub' 'sub_ln628' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%xor_ln628 = xor i6 %zext_ln628, i6 63"   --->   Operation 31 'xor' 'xor_ln628' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.10> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%sub_ln628_1 = sub i6 %zext_ln628_1, i6 %zext_ln628"   --->   Operation 32 'sub' 'sub_ln628_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%select_ln628 = select i1 %icmp_ln628, i6 %sub_ln628, i6 %sub_ln628_1"   --->   Operation 33 'select' 'select_ln628' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i64 %tmp, i64 %wt_word_V_read"   --->   Operation 34 'select' 'select_ln628_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i6 %xor_ln628, i6 %zext_ln628"   --->   Operation 35 'select' 'select_ln628_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%xor_ln628_1 = xor i6 %select_ln628, i6 63"   --->   Operation 36 'xor' 'xor_ln628_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628)   --->   "%zext_ln628_2 = zext i6 %select_ln628_2"   --->   Operation 37 'zext' 'zext_ln628_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_1)   --->   "%zext_ln628_3 = zext i6 %xor_ln628_1"   --->   Operation 38 'zext' 'zext_ln628_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln628 = lshr i64 %select_ln628_1, i64 %zext_ln628_2"   --->   Operation 39 'lshr' 'lshr_ln628' <Predicate = (!icmp_ln1027)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.62ns) (out node of the LUT)   --->   "%lshr_ln628_1 = lshr i64 18446744073709551615, i64 %zext_ln628_3"   --->   Operation 40 'lshr' 'lshr_ln628_1' <Predicate = (!icmp_ln1027)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%p_Result_s = and i64 %lshr_ln628, i64 %lshr_ln628_1"   --->   Operation 41 'and' 'p_Result_s' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%wtbuf_V_1_4 = trunc i64 %p_Result_s"   --->   Operation 42 'trunc' 'wtbuf_V_1_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.34ns)   --->   "%switch_ln502 = switch i2 %m_V_1, void %branch2, i2 0, void %for.inc109.split.for.inc109.split142_crit_edge, i2 1, void %for.inc109.split.for.inc109.split142_crit_edge5" [Accel.cpp:502]   --->   Operation 43 'switch' 'switch_ln502' <Predicate = (!icmp_ln1027)> <Delay = 0.34>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln502 = store i9 %wtbuf_V_1_4, i9 %wtbuf_V_1_1" [Accel.cpp:502]   --->   Operation 44 'store' 'store_ln502' <Predicate = (!icmp_ln1027 & m_V_1 == 1)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln502 = br void %for.inc109.split142" [Accel.cpp:502]   --->   Operation 45 'br' 'br_ln502' <Predicate = (!icmp_ln1027 & m_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln502 = store i9 %wtbuf_V_1_4, i9 %wtbuf_V_1" [Accel.cpp:502]   --->   Operation 46 'store' 'store_ln502' <Predicate = (!icmp_ln1027 & m_V_1 == 0)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln502 = br void %for.inc109.split142" [Accel.cpp:502]   --->   Operation 47 'br' 'br_ln502' <Predicate = (!icmp_ln1027 & m_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln502 = store i9 %wtbuf_V_1_4, i9 %wtbuf_V_1_2" [Accel.cpp:502]   --->   Operation 48 'store' 'store_ln502' <Predicate = (!icmp_ln1027 & m_V_1 != 0 & m_V_1 != 1)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln502 = br void %for.inc109.split142" [Accel.cpp:502]   --->   Operation 49 'br' 'br_ln502' <Predicate = (!icmp_ln1027 & m_V_1 != 0 & m_V_1 != 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln501 = store i2 %add_ln840, i2 %m_V" [Accel.cpp:501]   --->   Operation 50 'store' 'store_ln501' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln501 = br void %for.inc109" [Accel.cpp:501]   --->   Operation 51 'br' 'br_ln501' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%wtbuf_V_1_load = load i9 %wtbuf_V_1"   --->   Operation 52 'load' 'wtbuf_V_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_load = load i9 %wtbuf_V_1_1"   --->   Operation 53 'load' 'wtbuf_V_1_1_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%wtbuf_V_1_2_load = load i9 %wtbuf_V_1_2"   --->   Operation 54 'load' 'wtbuf_V_1_2_load' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %wtbuf_V_2_1_out, i9 %wtbuf_V_1_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %wtbuf_V_1_1_out, i9 %wtbuf_V_1_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %wtbuf_V_0_1_out, i9 %wtbuf_V_1_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wtbuf_V_2_0145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wtbuf_V_1_0144]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wtbuf_V_0_0143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt_word_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wtbuf_V_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ wtbuf_V_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ wtbuf_V_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V                   (alloca           ) [ 01]
wtbuf_V_1             (alloca           ) [ 01]
wtbuf_V_1_1           (alloca           ) [ 01]
wtbuf_V_1_2           (alloca           ) [ 01]
wt_word_V_read        (read             ) [ 00]
wtbuf_V_0_0143_read   (read             ) [ 00]
wtbuf_V_1_0144_read   (read             ) [ 00]
wtbuf_V_2_0145_read   (read             ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
m_V_1                 (load             ) [ 01]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln1027           (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln840             (add              ) [ 00]
br_ln501              (br               ) [ 00]
specloopname_ln1633   (specloopname     ) [ 00]
Lo                    (bitconcatenate   ) [ 00]
Hi                    (add              ) [ 00]
icmp_ln628            (icmp             ) [ 00]
zext_ln628            (zext             ) [ 00]
zext_ln628_1          (zext             ) [ 00]
tmp                   (partselect       ) [ 00]
sub_ln628             (sub              ) [ 00]
xor_ln628             (xor              ) [ 00]
sub_ln628_1           (sub              ) [ 00]
select_ln628          (select           ) [ 00]
select_ln628_1        (select           ) [ 00]
select_ln628_2        (select           ) [ 00]
xor_ln628_1           (xor              ) [ 00]
zext_ln628_2          (zext             ) [ 00]
zext_ln628_3          (zext             ) [ 00]
lshr_ln628            (lshr             ) [ 00]
lshr_ln628_1          (lshr             ) [ 00]
p_Result_s            (and              ) [ 00]
wtbuf_V_1_4           (trunc            ) [ 00]
switch_ln502          (switch           ) [ 00]
store_ln502           (store            ) [ 00]
br_ln502              (br               ) [ 00]
store_ln502           (store            ) [ 00]
br_ln502              (br               ) [ 00]
store_ln502           (store            ) [ 00]
br_ln502              (br               ) [ 00]
store_ln501           (store            ) [ 00]
br_ln501              (br               ) [ 00]
wtbuf_V_1_load        (load             ) [ 00]
wtbuf_V_1_1_load      (load             ) [ 00]
wtbuf_V_1_2_load      (load             ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wtbuf_V_2_0145">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_2_0145"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wtbuf_V_1_0144">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_1_0144"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wtbuf_V_0_0143">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_0_0143"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wt_word_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_word_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wtbuf_V_2_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="wtbuf_V_1_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wtbuf_V_0_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wtbuf_V_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="m_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="wtbuf_V_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="wtbuf_V_1_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_1_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="wtbuf_V_1_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wtbuf_V_1_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="wt_word_V_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_word_V_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="wtbuf_V_0_0143_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wtbuf_V_0_0143_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="wtbuf_V_1_0144_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wtbuf_V_1_0144_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="wtbuf_V_2_0145_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wtbuf_V_2_0145_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln0_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="9" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="0"/>
<pin id="133" dir="0" index="1" bw="9" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="m_V_1_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln1027_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln840_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="Lo_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="2" slack="0"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Hi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hi/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln628_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="5" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln628_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln628_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln628_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln628_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln628_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln628_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln628_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln628_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="6" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln628_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln628_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln628_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_3/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="lshr_ln628_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lshr_ln628_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_Result_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="wtbuf_V_1_4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="wtbuf_V_1_4/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln502_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln502/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln502_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln502/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln502_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="0" index="1" bw="9" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln502/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln501_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="0" index="1" bw="2" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln501/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="wtbuf_V_1_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_1_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="wtbuf_V_1_1_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="wtbuf_V_1_2_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wtbuf_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="m_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="wtbuf_V_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="wtbuf_V_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="wtbuf_V_1_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="wtbuf_V_1_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="wtbuf_V_1_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="wtbuf_V_1_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="94" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="88" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="141" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="141" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="156" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="156" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="156" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="166" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="76" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="200"><net_src comp="178" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="182" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="178" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="182" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="178" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="172" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="196" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="172" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="186" pin="4"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="76" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="172" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="202" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="178" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="242"><net_src comp="214" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="230" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="238" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="222" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="244" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="248" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="270" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="150" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="309"><net_src comp="60" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="316"><net_src comp="64" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="323"><net_src comp="68" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="330"><net_src comp="72" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="302" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wtbuf_V_2_1_out | {1 }
	Port: wtbuf_V_1_1_out | {1 }
	Port: wtbuf_V_0_1_out | {1 }
 - Input state : 
	Port: fp_conv_Pipeline_LOOP_LOAD_WTS : wtbuf_V_2_0145 | {1 }
	Port: fp_conv_Pipeline_LOOP_LOAD_WTS : wtbuf_V_1_0144 | {1 }
	Port: fp_conv_Pipeline_LOOP_LOAD_WTS : wtbuf_V_0_0143 | {1 }
	Port: fp_conv_Pipeline_LOOP_LOAD_WTS : wt_word_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		m_V_1 : 1
		icmp_ln1027 : 2
		add_ln840 : 2
		br_ln501 : 3
		Lo : 2
		Hi : 3
		icmp_ln628 : 3
		zext_ln628 : 3
		zext_ln628_1 : 4
		sub_ln628 : 5
		xor_ln628 : 4
		sub_ln628_1 : 5
		select_ln628 : 6
		select_ln628_1 : 4
		select_ln628_2 : 4
		xor_ln628_1 : 7
		zext_ln628_2 : 5
		zext_ln628_3 : 7
		lshr_ln628 : 6
		lshr_ln628_1 : 8
		p_Result_s : 9
		wtbuf_V_1_4 : 9
		switch_ln502 : 2
		store_ln502 : 10
		store_ln502 : 10
		store_ln502 : 10
		store_ln501 : 3
		wtbuf_V_1_load : 1
		wtbuf_V_1_1_load : 1
		wtbuf_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   lshr   |        lshr_ln628_fu_252       |    0    |   182   |
|          |       lshr_ln628_1_fu_258      |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |       select_ln628_fu_214      |    0    |    6    |
|  select  |      select_ln628_1_fu_222     |    0    |    63   |
|          |      select_ln628_2_fu_230     |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    and   |        p_Result_s_fu_264       |    0    |    64   |
|----------|--------------------------------|---------|---------|
|    sub   |        sub_ln628_fu_196        |    0    |    12   |
|          |       sub_ln628_1_fu_208       |    0    |    12   |
|----------|--------------------------------|---------|---------|
|    add   |        add_ln840_fu_150        |    0    |    9    |
|          |            Hi_fu_166           |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln1027_fu_144       |    0    |    8    |
|          |        icmp_ln628_fu_172       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    xor   |        xor_ln628_fu_202        |    0    |    5    |
|          |       xor_ln628_1_fu_238       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |    wt_word_V_read_read_fu_76   |    0    |    0    |
|   read   | wtbuf_V_0_0143_read_read_fu_82 |    0    |    0    |
|          | wtbuf_V_1_0144_read_read_fu_88 |    0    |    0    |
|          | wtbuf_V_2_0145_read_read_fu_94 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln0_write_fu_100     |    0    |    0    |
|   write  |     write_ln0_write_fu_107     |    0    |    0    |
|          |     write_ln0_write_fu_114     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|            Lo_fu_156           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln628_fu_178       |    0    |    0    |
|   zext   |       zext_ln628_1_fu_182      |    0    |    0    |
|          |       zext_ln628_2_fu_244      |    0    |    0    |
|          |       zext_ln628_3_fu_248      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           tmp_fu_186           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       wtbuf_V_1_4_fu_270       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   407   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    m_V_reg_306    |    2   |
|wtbuf_V_1_1_reg_320|    9   |
|wtbuf_V_1_2_reg_327|    9   |
| wtbuf_V_1_reg_313 |    9   |
+-------------------+--------+
|       Total       |   29   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   407  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   407  |
+-----------+--------+--------+
