

================================================================
== Vitis HLS Report for 'color_convert'
================================================================
* Date:           Fri Sep  6 14:45:08 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        color_convert
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.520 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  42.000 ns|  42.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    0|     222|    847|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|    1440|    320|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1662|   1917|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |control_s_axi_U        |control_s_axi       |        0|   0|  222|  280|    0|
    |mul_10s_8ns_18_1_1_U1  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U2  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U3  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U4  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U5  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U6  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U7  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U8  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    |mul_10s_8ns_18_1_1_U9  |mul_10s_8ns_18_1_1  |        0|   0|    0|   63|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+
    |Total                  |                    |        0|   0|  222|  847|    0|
    +-----------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_523_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln32_2_fu_551_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln32_3_fu_835_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln32_4_fu_540_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln32_5_fu_557_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln32_6_fu_561_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln32_7_fu_840_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln32_8_fu_409_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln32_fu_413_p2                |         +|   0|  0|  26|          19|          19|
    |add_ln33_1_fu_627_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln33_2_fu_655_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln33_3_fu_906_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln33_4_fu_644_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln33_5_fu_661_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln33_6_fu_665_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln33_7_fu_911_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln33_8_fu_449_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln33_fu_453_p2                |         +|   0|  0|  26|          19|          19|
    |add_ln34_1_fu_731_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln34_2_fu_759_p2              |         +|   0|  0|  20|          20|          20|
    |add_ln34_3_fu_977_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln34_4_fu_748_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln34_5_fu_765_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln34_6_fu_769_p2              |         +|   0|  0|  16|          16|          16|
    |add_ln34_7_fu_982_p2              |         +|   0|  0|  14|           7|           7|
    |add_ln34_8_fu_486_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln34_fu_490_p2                |         +|   0|  0|  26|          19|          19|
    |and_ln32_1_fu_895_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln32_2_fu_1062_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_889_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln33_1_fu_966_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln33_2_fu_1113_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_960_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln34_1_fu_1037_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_2_fu_1164_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln34_fu_1031_p2               |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_1_fu_850_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln32_fu_845_p2               |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln33_1_fu_921_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln33_fu_916_p2               |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln34_1_fu_992_p2             |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln34_fu_987_p2               |      icmp|   0|  0|  13|           4|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter6  |        or|   0|  0|   2|           1|           1|
    |or_ln32_1_fu_1067_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_884_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln33_1_fu_1118_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_955_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln34_1_fu_1169_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_1026_p2                |        or|   0|  0|   2|           1|           1|
    |out1_fu_1086_p3                   |    select|   0|  0|   8|           1|           8|
    |out2_fu_1137_p3                   |    select|   0|  0|   8|           1|           8|
    |out3_fu_1188_p3                   |    select|   0|  0|   8|           1|           8|
    |select_ln32_1_fu_1052_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln32_2_fu_1079_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln32_3_fu_877_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln32_4_fu_1073_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln32_fu_869_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln33_1_fu_1103_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln33_2_fu_1130_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln33_3_fu_948_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln33_4_fu_1124_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln33_fu_940_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_1154_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln34_2_fu_1181_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln34_3_fu_1019_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln34_4_fu_1175_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln34_fu_1011_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_1_fu_1047_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln32_2_fu_863_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_fu_1042_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_1_fu_1098_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln33_2_fu_934_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_fu_1093_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_1_fu_1149_p2             |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_2_fu_1005_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln34_fu_1144_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 732|         462|         532|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |stream_in_24_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_24_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|          4|    2|          4|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln32_3_reg_1571                |   8|   0|    8|          0|
    |add_ln32_7_reg_1577                |   7|   0|    7|          0|
    |add_ln32_8_reg_1376                |  16|   0|   16|          0|
    |add_ln32_reg_1381                  |  19|   0|   19|          0|
    |add_ln33_3_reg_1594                |   8|   0|    8|          0|
    |add_ln33_7_reg_1600                |   7|   0|    7|          0|
    |add_ln33_8_reg_1406                |  16|   0|   16|          0|
    |add_ln33_reg_1411                  |  19|   0|   19|          0|
    |add_ln34_3_reg_1617                |   8|   0|    8|          0|
    |add_ln34_7_reg_1623                |   7|   0|    7|          0|
    |add_ln34_8_reg_1436                |  16|   0|   16|          0|
    |add_ln34_reg_1441                  |  19|   0|   19|          0|
    |and_ln32_1_reg_1588                |   1|   0|    1|          0|
    |and_ln33_1_reg_1611                |   1|   0|    1|          0|
    |and_ln34_1_reg_1634                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |bias_c1_read_reg_1256              |  10|   0|   10|          0|
    |bias_c2_read_reg_1281              |  10|   0|   10|          0|
    |bias_c3_read_reg_1306              |  10|   0|   10|          0|
    |c1_c1_read_reg_1241                |  10|   0|   10|          0|
    |c1_c2_read_reg_1246                |  10|   0|   10|          0|
    |c1_c3_read_reg_1251                |  10|   0|   10|          0|
    |c1_c3_read_reg_1251_pp0_iter1_reg  |  10|   0|   10|          0|
    |c2_c1_read_reg_1266                |  10|   0|   10|          0|
    |c2_c2_read_reg_1271                |  10|   0|   10|          0|
    |c2_c3_read_reg_1276                |  10|   0|   10|          0|
    |c2_c3_read_reg_1276_pp0_iter1_reg  |  10|   0|   10|          0|
    |c3_c1_read_reg_1291                |  10|   0|   10|          0|
    |c3_c2_read_reg_1296                |  10|   0|   10|          0|
    |c3_c3_read_reg_1301                |  10|   0|   10|          0|
    |c3_c3_read_reg_1301_pp0_iter1_reg  |  10|   0|   10|          0|
    |curr_pixel_keep_reg_1206           |   3|   0|    3|          0|
    |curr_pixel_last_reg_1221           |   1|   0|    1|          0|
    |curr_pixel_strb_reg_1211           |   3|   0|    3|          0|
    |curr_pixel_user_reg_1216           |   1|   0|    1|          0|
    |mul_ln32_1_reg_1326                |  18|   0|   18|          0|
    |mul_ln32_2_reg_1386                |  18|   0|   18|          0|
    |mul_ln32_reg_1316                  |  18|   0|   18|          0|
    |mul_ln33_1_reg_1346                |  18|   0|   18|          0|
    |mul_ln33_2_reg_1416                |  18|   0|   18|          0|
    |mul_ln33_reg_1336                  |  18|   0|   18|          0|
    |mul_ln34_1_reg_1366                |  18|   0|   18|          0|
    |mul_ln34_2_reg_1446                |  18|   0|   18|          0|
    |mul_ln34_reg_1356                  |  18|   0|   18|          0|
    |or_ln32_reg_1582                   |   1|   0|    1|          0|
    |or_ln33_reg_1605                   |   1|   0|    1|          0|
    |or_ln34_reg_1628                   |   1|   0|    1|          0|
    |tmp_11_reg_1536                    |   1|   0|    1|          0|
    |tmp_11_reg_1536_pp0_iter4_reg      |   1|   0|    1|          0|
    |tmp_12_reg_1548                    |   1|   0|    1|          0|
    |tmp_13_reg_1554                    |   1|   0|    1|          0|
    |tmp_1_reg_1530                     |   4|   0|    4|          0|
    |tmp_2_reg_1565                     |   4|   0|    4|          0|
    |tmp_3_reg_1466                     |   1|   0|    1|          0|
    |tmp_3_reg_1466_pp0_iter4_reg       |   1|   0|    1|          0|
    |tmp_4_reg_1478                     |   1|   0|    1|          0|
    |tmp_5_reg_1484                     |   1|   0|    1|          0|
    |tmp_7_reg_1501                     |   1|   0|    1|          0|
    |tmp_7_reg_1501_pp0_iter4_reg       |   1|   0|    1|          0|
    |tmp_8_reg_1513                     |   1|   0|    1|          0|
    |tmp_9_reg_1519                     |   1|   0|    1|          0|
    |tmp_reg_1495                       |   4|   0|    4|          0|
    |trunc_ln1_reg_1508                 |   8|   0|    8|          0|
    |trunc_ln2_reg_1543                 |   8|   0|    8|          0|
    |trunc_ln32_1_reg_1331              |  16|   0|   16|          0|
    |trunc_ln32_2_reg_1391              |   8|   0|    8|          0|
    |trunc_ln32_3_reg_1396              |   8|   0|    8|          0|
    |trunc_ln32_4_reg_1401              |  16|   0|   16|          0|
    |trunc_ln32_5_reg_1261              |   8|   0|    8|          0|
    |trunc_ln32_7_reg_1490              |   7|   0|    7|          0|
    |trunc_ln32_reg_1321                |  16|   0|   16|          0|
    |trunc_ln33_1_reg_1351              |  16|   0|   16|          0|
    |trunc_ln33_2_reg_1421              |   8|   0|    8|          0|
    |trunc_ln33_3_reg_1426              |   8|   0|    8|          0|
    |trunc_ln33_4_reg_1431              |  16|   0|   16|          0|
    |trunc_ln33_5_reg_1286              |   8|   0|    8|          0|
    |trunc_ln33_7_reg_1525              |   7|   0|    7|          0|
    |trunc_ln33_reg_1341                |  16|   0|   16|          0|
    |trunc_ln34_1_reg_1371              |  16|   0|   16|          0|
    |trunc_ln34_2_reg_1451              |   8|   0|    8|          0|
    |trunc_ln34_3_reg_1456              |   8|   0|    8|          0|
    |trunc_ln34_4_reg_1461              |  16|   0|   16|          0|
    |trunc_ln34_5_reg_1311              |   8|   0|    8|          0|
    |trunc_ln34_7_reg_1560              |   7|   0|    7|          0|
    |trunc_ln34_reg_1361                |  16|   0|   16|          0|
    |trunc_ln_reg_1473                  |   8|   0|    8|          0|
    |v_p1_reg_1226                      |   8|   0|    8|          0|
    |v_p2_reg_1231                      |   8|   0|    8|          0|
    |v_p3_reg_1236                      |   8|   0|    8|          0|
    |v_p3_reg_1236_pp0_iter1_reg        |   8|   0|    8|          0|
    |bias_c1_read_reg_1256              |  64|  32|   10|          0|
    |bias_c2_read_reg_1281              |  64|  32|   10|          0|
    |bias_c3_read_reg_1306              |  64|  32|   10|          0|
    |curr_pixel_keep_reg_1206           |  64|  32|    3|          0|
    |curr_pixel_last_reg_1221           |  64|  32|    1|          0|
    |curr_pixel_strb_reg_1211           |  64|  32|    3|          0|
    |curr_pixel_user_reg_1216           |  64|  32|    1|          0|
    |trunc_ln32_5_reg_1261              |  64|  32|    8|          0|
    |trunc_ln33_5_reg_1286              |  64|  32|    8|          0|
    |trunc_ln34_5_reg_1311              |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1440| 320|  862|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_AWADDR   |   in|    7|         s_axi|                 control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|                 control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|                 control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_ARADDR   |   in|    7|         s_axi|                 control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|                 control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|                 control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|                 control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|                 control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|                 control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|           color_convert|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|           color_convert|  return value|
|stream_in_24_TDATA     |   in|   24|          axis|   stream_in_24_V_data_V|       pointer|
|stream_in_24_TVALID    |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TREADY    |  out|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TLAST     |   in|    1|          axis|   stream_in_24_V_last_V|       pointer|
|stream_in_24_TKEEP     |   in|    3|          axis|   stream_in_24_V_keep_V|       pointer|
|stream_in_24_TSTRB     |   in|    3|          axis|   stream_in_24_V_strb_V|       pointer|
|stream_in_24_TUSER     |   in|    1|          axis|   stream_in_24_V_user_V|       pointer|
|stream_out_24_TDATA    |  out|   24|          axis|  stream_out_24_V_data_V|       pointer|
|stream_out_24_TVALID   |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TREADY   |   in|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TLAST    |  out|    1|          axis|  stream_out_24_V_last_V|       pointer|
|stream_out_24_TKEEP    |  out|    3|          axis|  stream_out_24_V_keep_V|       pointer|
|stream_out_24_TSTRB    |  out|    3|          axis|  stream_out_24_V_strb_V|       pointer|
|stream_out_24_TUSER    |  out|    1|          axis|  stream_out_24_V_user_V|       pointer|
+-----------------------+-----+-----+--------------+------------------------+--------------+

