<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Amin/Documents/FPGA_Project/Up_Down_Counter_4Bits/Up_Down_Counter_TB_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="up_down_counter_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/up_down_counter_tb/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/up_down_counter_tb/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/up_down_counter_tb/up_down" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">up_down</obj_property>
      <obj_property name="ObjectShortName">up_down</obj_property>
   </wvobject>
   <wvobject fp_name="/up_down_counter_tb/counter_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">counter_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter_out[3:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/up_down_counter_tb/clock_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clock_period</obj_property>
      <obj_property name="ObjectShortName">clock_period</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
