<module name="CLK1_2_MMU2_BW_REGULATOR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L3_BW_REGULATOR_STDHOSTHDR_COREREG" acronym="L3_BW_REGULATOR_STDHOSTHDR_COREREG" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_CORECODE" width="6" begin="21" end="16" resetval="0x31" description="The Core Code field is a constant reporting a vendor-specific core generator code. Type: Constant. Reset value: 0x31." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_COREREG_VENDORCODE" width="1" begin="0" end="0" resetval="1" description="The Vendor Code field is a constant reporting the core generator vendor code. Type: Constant. Reset value: 0x1." range="" rwaccess="R">
      <bitenum value="0" id="Third-party_vendor." token="STDHOSTHDR_COREREG_VENDORCODE_0_r" description="Third-party vendor."/>
      <bitenum value="1" id="" token="STDHOSTHDR_COREREG_VENDORCODE_1_r" description=""/>
    </bitfield>
  </register>
  <register id="L3_BW_REGULATOR_STDHOSTHDR_VERSIONREG" acronym="L3_BW_REGULATOR_STDHOSTHDR_VERSIONREG" offset="0x4" width="32" description="">
    <bitfield id="STDHOSTHDR_VERSIONREG_REVISIONID" width="8" begin="31" end="24" resetval="0x00" description="The Revision Identifier field is a constant reporting the core generator revision number. Type: Constant. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="STDHOSTHDR_VERSIONREG_COREPARAMSCHECKSUM" width="24" begin="23" end="0" resetval="0x000000" description="Reserved. Type: Reserved. Reset value: Reserved." range="" rwaccess="R"/>
  </register>
  <register id="L3_BW_REGULATOR_BANDWIDTH" acronym="L3_BW_REGULATOR_BANDWIDTH" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BANDWIDTH" width="16" begin="15" end="0" resetval="0x0000" description="Bandwidth, in bytes per second. Type: Control. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="L3_BW_REGULATOR_WATERMARK" acronym="L3_BW_REGULATOR_WATERMARK" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WATERMARK" width="12" begin="11" end="0" resetval="0x001" description="Peak permissible bandwidth, in bytes. Type: Control. Reset value: 0x1." range="" rwaccess="RW"/>
  </register>
  <register id="L3_BW_REGULATOR_PRESS" acronym="L3_BW_REGULATOR_PRESS" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRESS_LOW" width="2" begin="3" end="2" resetval="0" description="Pressure value inserted if the measured bandwidth is over the watermark. The pressure is bar graph encoded. Type: Control. Reset value: 0x0." range="" rwaccess="R"/>
    <bitfield id="PRESS_HIGH" width="2" begin="1" end="0" resetval="0x3" description="Pressure value inserted if the measured bandwidth is under the watermark. The pressure is bar graph encoded. Type: Control. Reset value: 0x1." range="" rwaccess="R"/>
  </register>
  <register id="L3_BW_REGULATOR_CLEARHISTORY" acronym="L3_BW_REGULATOR_CLEARHISTORY" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEARHISTORY" width="1" begin="0" end="0" resetval="0" description="Write a 1 clear the traffic counter Type: Give_AutoCleared. Reset value: 0x0." range="" rwaccess="RW"/>
  </register>
</module>
