
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010475                       # Number of seconds simulated
sim_ticks                                 10474878000                       # Number of ticks simulated
final_tick                                10474878000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124066                       # Simulator instruction rate (inst/s)
host_op_rate                                   249237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105755353                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449520                       # Number of bytes of host memory used
host_seconds                                    99.05                       # Real time elapsed on the host
sim_insts                                    12288481                       # Number of instructions simulated
sim_ops                                      24686447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          97408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27435392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           27532800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       562816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          562816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          428678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              430200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9299201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2619161006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2628460207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9299201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9299201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53730077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53730077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53730077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9299201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2619161006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2682190284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6494.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    423514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003416594250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          392                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          392                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              846589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      430201                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9805                       # Number of write requests accepted
system.mem_ctrls.readBursts                    430201                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9805                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               27199744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  333120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  413632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                27532864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               627520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3311                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              166                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10474876000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                430201                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   98491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   70016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    830.093257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   697.650841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.820539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1221      3.67%      3.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2610      7.85%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1313      3.95%     15.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1126      3.39%     18.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          969      2.91%     21.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1052      3.16%     24.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1310      3.94%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1768      5.32%     34.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21894     65.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33263                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1084.130102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    228.149946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1153.369451                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           201     51.28%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.77%     52.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.77%     52.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.77%     53.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.26%     53.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.26%     54.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.26%     54.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      1.02%     55.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      1.53%     56.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      1.28%     58.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      1.02%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.77%     59.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            9      2.30%     62.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      1.79%     64.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      2.30%     66.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           26      6.63%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           32      8.16%     81.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           23      5.87%     86.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           32      8.16%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           11      2.81%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            7      1.79%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           392                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.487245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.465331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              296     75.51%     75.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.02%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               90     22.96%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.26%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           392                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        94848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     27104896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       413632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9054807.129973256961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2587609707.721655368805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39488001.674100644886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       428678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9805                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56637750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13659856000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 257096346250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37188.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31865.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26220943.01                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5747818750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13716493750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2124980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13524.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32274.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2596.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2628.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   392516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5666                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.25                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23806.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    92.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 63353220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 33650265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               653916900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               26517600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         820544400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1064942400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             20475360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3548741910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        88865760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         20139000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6341146815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            605.367128                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           8085195000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9007000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     347100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     72407750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    231238250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2033426500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7781698500                       # Time in different power states
system.mem_ctrls_1.actEnergy                174244560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 92582820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2380547400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                7219260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         823617600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2479232100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17511840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2210690280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        42931200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         10575000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8239152060                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            786.563057                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4992334750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7696500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     348400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     32558750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    111788000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5126446750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4847988000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  561747                       # Number of BP lookups
system.cpu.branchPred.condPredicted            561747                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17948                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               318356                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91509                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                383                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          318356                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             297148                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            21208                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1794                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     6399248                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499029                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           664                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           137                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1127210                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           406                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         20949757                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1181051                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12745869                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      561747                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             388657                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      19667722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2012                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          467                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1126915                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3187                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           20869807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.229722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.747461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16996593     81.44%     81.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72154      0.35%     81.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349205      1.67%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   123395      0.59%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   342824      1.64%     85.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   105378      0.50%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   157363      0.75%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   102216      0.49%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2620679     12.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             20869807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.026814                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.608402                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1005420                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              16416407                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2430401                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                999355                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18224                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25188460                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18224                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1398593                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10088926                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6367                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2942856                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6414841                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25088876                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3376                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2411769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4568483                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 191044                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            27748750                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              52723947                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19012439                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24729049                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263973                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   484777                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            115                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6025795                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5080776                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504142                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            191635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            55629                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25019033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 279                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26150607                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3182                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          332864                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       564639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            215                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      20869807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.253035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.198482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14107795     67.60%     67.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1002869      4.81%     72.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1307838      6.27%     78.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1023580      4.90%     83.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1077827      5.16%     88.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              678293      3.25%     91.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              610417      2.92%     94.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              393457      1.89%     96.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              667731      3.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        20869807                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20422      2.18%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15866      1.69%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   3056      0.33%      4.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.00%      4.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                159537     17.02%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     21.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            315888     33.69%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            98893     10.55%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2024      0.22%     65.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   942      0.10%     65.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            320836     34.22%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               56      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15120      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7547182     28.86%     28.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40082      0.15%     29.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1955      0.01%     29.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282497     16.38%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  633      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81512      0.31%     45.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     45.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1568      0.01%     45.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960900     11.32%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                725      0.00%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310006      8.83%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30030      0.11%     66.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080003      7.95%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               851923      3.26%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349394      1.34%     78.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         5446239     20.83%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150760      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26150607                       # Type of FU issued
system.cpu.iq.rate                           1.248253                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      937535                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035851                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33264821                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6547360                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6155864                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            40846917                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18804940                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18691291                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6192901                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20880121                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           437478                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        87657                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9568                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10013                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1246691                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18224                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6907786                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1759217                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25019312                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5084                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5080776                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504142                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 175053                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1504532                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            131                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12682                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7136                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19818                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26109441                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6270950                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41166                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6769968                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   521757                       # Number of branches executed
system.cpu.iew.exec_stores                     499018                       # Number of stores executed
system.cpu.iew.exec_rate                     1.246288                       # Inst execution rate
system.cpu.iew.wb_sent                       24851190                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24847155                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14478160                       # num instructions producing a value
system.cpu.iew.wb_consumers                  23680795                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.186035                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611388                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          333334                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18120                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     20816002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.185936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.664759                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16682083     80.14%     80.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       419513      2.02%     82.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       365129      1.75%     83.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       287004      1.38%     85.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       240342      1.15%     86.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       153428      0.74%     87.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87135      0.42%     87.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       226598      1.09%     88.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2354770     11.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     20816002                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288481                       # Number of instructions committed
system.cpu.commit.committedOps               24686447                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487693                       # Number of memory references committed
system.cpu.commit.loads                       4993119                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510551                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311137                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401573     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821881      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686447                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2354770                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     43481013                       # The number of ROB reads
system.cpu.rob.rob_writes                    50093844                       # The number of ROB writes
system.cpu.timesIdled                             808                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288481                       # Number of Instructions Simulated
system.cpu.committedOps                      24686447                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.704829                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.704829                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.586569                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.586569                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21079779                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5319951                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24713370                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18540104                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2162483                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3591601                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7798746                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.770419                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4736009                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            428166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.061152                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.770419                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997598                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997598                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10867538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10867538                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      3866485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3866485                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       491454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491454                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      4357939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4357939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4357939                       # number of overall hits
system.cpu.dcache.overall_hits::total         4357939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       858367                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        858367                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       861491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         861491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       861491                       # number of overall misses
system.cpu.dcache.overall_misses::total        861491                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48324810000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48324810000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    194169962                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    194169962                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  48518979962                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48518979962                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48518979962                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48518979962                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4724852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4724852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5219430                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5219430                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5219430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5219430                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.181671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.181671                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006316                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.165055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.165055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165055                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56298.541300                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56298.541300                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62154.277209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62154.277209                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56319.775786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56319.775786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56319.775786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56319.775786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8767132                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          593                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            206832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.387696                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.125000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8794                       # number of writebacks
system.cpu.dcache.writebacks::total              8794                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       432183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       432183                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          630                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          630                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       432813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       432813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       432813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       432813                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       426184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       426184                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2494                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2494                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       428678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       428678                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       428678                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  27042831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27042831500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    157119497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157119497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27199950997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27199950997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27199950997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27199950997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.090200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090200                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.082131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.082131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082131                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63453.418007                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63453.418007                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62998.996391                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62998.996391                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63450.774234                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63450.774234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63450.774234                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63450.774234                       # average overall mshr miss latency
system.cpu.dcache.replacements                 428166                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.322541                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              205364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1011                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            203.129575                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.322541                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996724                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2255349                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2255349                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1124794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1124794                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1124794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1124794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1124794                       # number of overall hits
system.cpu.icache.overall_hits::total         1124794                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2119                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2119                       # number of overall misses
system.cpu.icache.overall_misses::total          2119                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135207999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135207999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    135207999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135207999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135207999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135207999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1126913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1126913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1126913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1126913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1126913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1126913                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001880                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001880                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001880                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001880                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001880                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001880                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63807.455875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63807.455875                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63807.455875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63807.455875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63807.455875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63807.455875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1809                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.576923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1011                       # number of writebacks
system.cpu.icache.writebacks::total              1011                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          595                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          595                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          595                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          595                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          595                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1524                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105533999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105533999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105533999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105533999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105533999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105533999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001352                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69248.030840                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69248.030840                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69248.030840                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69248.030840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69248.030840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69248.030840                       # average overall mshr miss latency
system.cpu.icache.replacements                   1011                       # number of replacements
system.membus.snoop_filter.tot_requests        859379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       429178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10474878000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             427707                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8794                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1011                       # Transaction distribution
system.membus.trans_dist::CleanEvict           419372                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2494                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2494                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        426184                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1285522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1285522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1289579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       162112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       162112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     27998208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     27998208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28160320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            430202                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000019                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004312                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  430194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              430202                       # Request fanout histogram
system.membus.reqLayer2.occupancy           962483500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8087995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2222069249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             21.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
